Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date              : Tue Dec 17 21:22:19 2024
| Host              : DESKTOP-T0U5DNL running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                      522         
HPDR-1     Warning           Port pin direction inconsistency                 2           
XDCC-5     Warning           User Non-Timing constraint/property overwritten  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (522)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3082)
5. checking no_input_delay (11)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (522)
--------------------------
 There are 165 register/latch pins with no clock driven by root clock pin: camera_PCLK_i (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sysclk_i (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: CLK_GEN_I2C/sig_clk_out_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: CLK_GEN_MAIN/sig_clk_out_reg/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: CLK_GEN_TFTLCD/sig_clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3082)
---------------------------------------------------
 There are 3082 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3104          inf        0.000                      0                 3104           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3104 Endpoints
Min Delay          3104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_SDA_b_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_SDA_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.287ns  (logic 5.752ns (91.491%)  route 0.535ns (8.509%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE                         0.000     0.000 r  camera_SDA_b_OBUFT_inst_i_1/C
    SLICE_X14Y119        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  camera_SDA_b_OBUFT_inst_i_1/Q
                         net (fo=1, routed)           0.535     0.631    camera_SDA_b_TRI
    G6                   OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.656     6.287 r  camera_SDA_b_OBUFT_inst/O
                         net (fo=0)                   0.000     6.287    camera_SDA_b
    G6                                                                r  camera_SDA_b (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CAMEARA_TO_RAM/sig_ram_wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.488ns  (logic 0.096ns (2.139%)  route 4.392ns (97.861%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE                         0.000     0.000 r  CAMEARA_TO_RAM/sig_ram_wr_addr_reg[6]/C
    SLICE_X21Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  CAMEARA_TO_RAM/sig_ram_wr_addr_reg[6]/Q
                         net (fo=60, routed)          4.392     4.488    RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y10         RAMB36E2                                     r  RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_TO_LCD/ram_rd_addr_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.402ns  (logic 0.196ns (4.452%)  route 4.206ns (95.548%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDRE                         0.000     0.000 r  RAM_TO_LCD/ram_rd_addr_reg[16]/C
    SLICE_X32Y111        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.096 f  RAM_TO_LCD/ram_rd_addr_reg[16]/Q
                         net (fo=54, routed)          2.740     2.836    RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X15Y105        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     2.936 r  RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T_i_3__0/O
                         net (fo=7, routed)           1.466     4.402    RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ENBWREN
    RAMB36_X1Y14         RAMB36E2                                     r  RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CAMEARA_TO_RAM/sig_ram_wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.357ns  (logic 0.096ns (2.203%)  route 4.261ns (97.797%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE                         0.000     0.000 r  CAMEARA_TO_RAM/sig_ram_wr_addr_reg[6]/C
    SLICE_X21Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  CAMEARA_TO_RAM/sig_ram_wr_addr_reg[6]/Q
                         net (fo=60, routed)          4.261     4.357    RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y11         RAMB36E2                                     r  RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_TO_LCD/ram_rd_addr_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.344ns  (logic 0.196ns (4.512%)  route 4.148ns (95.488%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDRE                         0.000     0.000 r  RAM_TO_LCD/ram_rd_addr_reg[16]/C
    SLICE_X32Y111        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.096 f  RAM_TO_LCD/ram_rd_addr_reg[16]/Q
                         net (fo=54, routed)          2.740     2.836    RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X15Y105        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     2.936 r  RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T_i_3__0/O
                         net (fo=7, routed)           1.408     4.344    RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/ENBWREN
    RAMB36_X2Y11         RAMB36E2                                     r  RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_TO_LCD/ram_rd_addr_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.291ns  (logic 0.278ns (6.478%)  route 4.013ns (93.522%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDRE                         0.000     0.000 r  RAM_TO_LCD/ram_rd_addr_reg[16]/C
    SLICE_X32Y111        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.096 r  RAM_TO_LCD/ram_rd_addr_reg[16]/Q
                         net (fo=54, routed)          2.006     2.102    RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X14Y94         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.284 r  RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T_i_3/O
                         net (fo=7, routed)           2.008     4.291    RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/ENBWREN
    RAMB36_X1Y12         RAMB36E2                                     r  RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CAMEARA_TO_RAM/sig_ram_wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.282ns  (logic 0.096ns (2.242%)  route 4.186ns (97.758%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE                         0.000     0.000 r  CAMEARA_TO_RAM/sig_ram_wr_addr_reg[6]/C
    SLICE_X21Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  CAMEARA_TO_RAM/sig_ram_wr_addr_reg[6]/Q
                         net (fo=60, routed)          4.186     4.282    RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y12         RAMB36E2                                     r  RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CAMEARA_TO_RAM/sig_ram_wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.206ns  (logic 0.096ns (2.283%)  route 4.110ns (97.717%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE                         0.000     0.000 r  CAMEARA_TO_RAM/sig_ram_wr_addr_reg[6]/C
    SLICE_X21Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  CAMEARA_TO_RAM/sig_ram_wr_addr_reg[6]/Q
                         net (fo=60, routed)          4.110     4.206    RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X1Y11         RAMB36E2                                     r  RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_TO_LCD/ram_rd_addr_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.159ns  (logic 0.196ns (4.712%)  route 3.963ns (95.288%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDRE                         0.000     0.000 r  RAM_TO_LCD/ram_rd_addr_reg[16]/C
    SLICE_X32Y111        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.096 f  RAM_TO_LCD/ram_rd_addr_reg[16]/Q
                         net (fo=54, routed)          2.740     2.836    RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X15Y105        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     2.936 r  RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T_i_3__0/O
                         net (fo=7, routed)           1.223     4.159    RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/ENBWREN
    RAMB36_X2Y13         RAMB36E2                                     r  RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_TO_LCD/ram_rd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.152ns  (logic 0.096ns (2.312%)  route 4.056ns (97.688%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE                         0.000     0.000 r  RAM_TO_LCD/ram_rd_addr_reg[4]/C
    SLICE_X32Y109        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  RAM_TO_LCD/ram_rd_addr_reg[4]/Q
                         net (fo=61, routed)          4.056     4.152    RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y20         RAMB36E2                                     r  RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CAMEARA_TO_RAM/sig_cam_vsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAMEARA_TO_RAM/sig_cam_vsync_delay_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.037ns (45.297%)  route 0.045ns (54.703%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y111        FDRE                         0.000     0.000 r  CAMEARA_TO_RAM/sig_cam_vsync_reg/C
    SLICE_X20Y111        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.037 r  CAMEARA_TO_RAM/sig_cam_vsync_reg/Q
                         net (fo=36, routed)          0.045     0.082    CAMEARA_TO_RAM/sig_cam_vsync
    SLICE_X20Y111        FDRE                                         r  CAMEARA_TO_RAM/sig_cam_vsync_delay_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.088ns  (logic 0.039ns (44.135%)  route 0.049ns (55.865%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE                         0.000     0.000 r  RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X34Y101        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.039 r  RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.049     0.088    RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X34Y101        FDRE                                         r  RAM_CAMERA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CAMEARA_TO_RAM/sig_addr_count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAMEARA_TO_RAM/sig_ram_wr_addr_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.096ns  (logic 0.039ns (40.586%)  route 0.057ns (59.414%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y108        FDRE                         0.000     0.000 r  CAMEARA_TO_RAM/sig_addr_count_reg[15]/C
    SLICE_X22Y108        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  CAMEARA_TO_RAM/sig_addr_count_reg[15]/Q
                         net (fo=2, routed)           0.057     0.096    CAMEARA_TO_RAM/sig_addr_count_reg[15]
    SLICE_X22Y109        FDRE                                         r  CAMEARA_TO_RAM/sig_ram_wr_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CAMEARA_TO_RAM/sig_addr_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAMEARA_TO_RAM/sig_ram_wr_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.039ns (39.758%)  route 0.059ns (60.242%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE                         0.000     0.000 r  CAMEARA_TO_RAM/sig_addr_count_reg[7]/C
    SLICE_X22Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  CAMEARA_TO_RAM/sig_addr_count_reg[7]/Q
                         net (fo=2, routed)           0.059     0.098    CAMEARA_TO_RAM/sig_addr_count_reg[7]
    SLICE_X21Y107        FDRE                                         r  CAMEARA_TO_RAM/sig_ram_wr_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEDIAN_FILTER_INST/pixel_out_o_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RAM_TO_LCD/ram_rd_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.041ns (41.414%)  route 0.058ns (58.586%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDCE                         0.000     0.000 r  MEDIAN_FILTER_INST/pixel_out_o_reg[5]/C
    SLICE_X35Y80         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.041 r  MEDIAN_FILTER_INST/pixel_out_o_reg[5]/Q
                         net (fo=1, routed)           0.058     0.099    RAM_TO_LCD/D[5]
    SLICE_X35Y79         FDRE                                         r  RAM_TO_LCD/ram_rd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CAM_I2C/sig_i2c_rom_address_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAM_I2C/sig_i2c_rom_address_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.054ns (54.345%)  route 0.045ns (45.655%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y122        FDRE                         0.000     0.000 r  CAM_I2C/sig_i2c_rom_address_reg[7]/C
    SLICE_X15Y122        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  CAM_I2C/sig_i2c_rom_address_reg[7]/Q
                         net (fo=24, routed)          0.030     0.069    CAM_I2C/sel0[7]
    SLICE_X15Y122        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.084 r  CAM_I2C/sig_i2c_rom_address[7]_i_3/O
                         net (fo=1, routed)           0.015     0.099    CAM_I2C/sig_i2c_rom_address[7]_i_3_n_0
    SLICE_X15Y122        FDRE                                         r  CAM_I2C/sig_i2c_rom_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CAM_I2C/sig_initialize_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAM_I2C/sig_initialize_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.100ns  (logic 0.054ns (54.204%)  route 0.046ns (45.796%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE                         0.000     0.000 r  CAM_I2C/sig_initialize_count_reg[2]/C
    SLICE_X13Y124        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  CAM_I2C/sig_initialize_count_reg[2]/Q
                         net (fo=15, routed)          0.031     0.070    CAM_I2C/sig_initialize_count_reg_n_0_[2]
    SLICE_X13Y124        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.085 r  CAM_I2C/sig_initialize_count[2]_i_1/O
                         net (fo=1, routed)           0.015     0.100    CAM_I2C/sig_initialize_count[2]_i_1_n_0
    SLICE_X13Y124        FDRE                                         r  CAM_I2C/sig_initialize_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CAM_I2C/sig_initialize_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAM_I2C/sig_initialize_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.100ns  (logic 0.053ns (52.800%)  route 0.047ns (47.200%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDRE                         0.000     0.000 r  CAM_I2C/sig_initialize_count_reg[7]/C
    SLICE_X13Y123        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  CAM_I2C/sig_initialize_count_reg[7]/Q
                         net (fo=7, routed)           0.031     0.070    CAM_I2C/sig_initialize_count_reg_n_0_[7]
    SLICE_X13Y123        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.084 r  CAM_I2C/sig_initialize_count[5]_i_1/O
                         net (fo=1, routed)           0.016     0.100    CAM_I2C/sig_initialize_count[5]_i_1_n_0
    SLICE_X13Y123        FDRE                                         r  CAM_I2C/sig_initialize_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_TO_LCD/hsync_delay1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM_TO_LCD/hsync_delay2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.101ns  (logic 0.039ns (38.735%)  route 0.062ns (61.265%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE                         0.000     0.000 r  RAM_TO_LCD/hsync_delay1_reg/C
    SLICE_X33Y103        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.039 r  RAM_TO_LCD/hsync_delay1_reg/Q
                         net (fo=2, routed)           0.062     0.101    RAM_TO_LCD/hsync_delay1
    SLICE_X33Y103        FDRE                                         r  RAM_TO_LCD/hsync_delay2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CAM_I2C/component_camera_i2c_rom/i2c_rom_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAM_I2C/component_camera_i2c_command/sig_i2c_command_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.101ns  (logic 0.037ns (36.634%)  route 0.064ns (63.366%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y121        FDRE                         0.000     0.000 r  CAM_I2C/component_camera_i2c_rom/i2c_rom_data_reg[2]/C
    SLICE_X14Y121        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.037 r  CAM_I2C/component_camera_i2c_rom/i2c_rom_data_reg[2]/Q
                         net (fo=1, routed)           0.064     0.101    CAM_I2C/component_camera_i2c_command/D[2]
    SLICE_X14Y120        FDRE                                         r  CAM_I2C/component_camera_i2c_command/sig_i2c_command_data_reg[2]/D
  -------------------------------------------------------------------    -------------------





