<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\TangNano\tangnano9k-vfb-psram\impl\gwsynthesis\VFB_PSRAM_RefDesign.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\TangNano\tangnano9k-vfb-psram\src\VFB_PSRAM_RefDesign.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-3</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Sep 06 13:24:34 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>5663</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3426</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>52</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>831</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>I_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>I_clk_ibuf/I </td>
</tr>
<tr>
<td>vdg_pix_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>vdg_pix_clk_s1/F </td>
</tr>
<tr>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.173</td>
<td>162.000
<td>0.000</td>
<td>3.086</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>u_tmds_pll/rpll_inst/CLKOUT</td>
<td>u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
<tr>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>27.000(MHz)</td>
<td>125.759(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>vdg_pix_clk</td>
<td>50.000(MHz)</td>
<td>93.478(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td style="color: #FF0000;" class = "error">65.292(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>81.000(MHz)</td>
<td style="color: #FF0000;" class = "error">64.437(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdg_pix_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdg_pix_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-2.632</td>
<td>3</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-151.050</td>
<td>94</td>
</tr>
<tr>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.859</td>
<td>testpattern_inst/O_vs_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0/D</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>4.889</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.345</td>
<td>syn_gen_inst/O_vs_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>-0.002</td>
<td>4.039</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.173</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s1/CE</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>15.476</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.034</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s5/D</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>14.980</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.952</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0/D</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>14.898</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.952</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_46_s0/D</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>14.898</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.895</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_IFF0_WRITE_DDR_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Empty_s0/D</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>14.841</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.773</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0/D</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>14.719</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.762</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s3/D</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>14.707</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.761</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_2_s1/CE</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>15.063</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.761</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s1/CE</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>15.063</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.636</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1_s1/CE</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>14.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.636</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_2_s1/CE</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>14.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.636</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_3_s1/CE</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>14.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.580</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_41_s0/D</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>14.526</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.528</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_10_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12/DI[2]</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>1.915</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.524</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_8_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12/DI[0]</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>1.910</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.505</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0/D</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>14.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.489</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0/D</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>14.434</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.454</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s2/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_10_s0/D</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>14.400</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.452</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s/CEA</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>14.624</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.436</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s/DI[16]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>14.738</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.397</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s2/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_9_s0/D</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>14.343</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.395</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s/DI[18]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>14.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.360</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10/DI[0]</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>1.746</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.024</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.449</td>
</tr>
<tr>
<td>2</td>
<td>0.006</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.480</td>
</tr>
<tr>
<td>3</td>
<td>0.006</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.480</td>
</tr>
<tr>
<td>4</td>
<td>0.014</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.487</td>
</tr>
<tr>
<td>5</td>
<td>0.014</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.487</td>
</tr>
<tr>
<td>6</td>
<td>0.059</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_4_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CE</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.123</td>
<td>-0.694</td>
<td>0.908</td>
</tr>
<tr>
<td>7</td>
<td>0.266</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.739</td>
</tr>
<tr>
<td>8</td>
<td>0.278</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.751</td>
</tr>
<tr>
<td>9</td>
<td>0.284</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.757</td>
</tr>
<tr>
<td>10</td>
<td>0.305</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.779</td>
</tr>
<tr>
<td>11</td>
<td>0.308</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.781</td>
</tr>
<tr>
<td>12</td>
<td>0.308</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.781</td>
</tr>
<tr>
<td>13</td>
<td>0.327</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.800</td>
</tr>
<tr>
<td>14</td>
<td>0.423</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0/D</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>0.904</td>
</tr>
<tr>
<td>15</td>
<td>0.479</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_2_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s/DI[2]</td>
<td>vdg_pix_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>16</td>
<td>0.556</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CE</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>17</td>
<td>0.563</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_7_s0/CE</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>18</td>
<td>0.571</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>2.044</td>
</tr>
<tr>
<td>19</td>
<td>0.586</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_5_s0/CE</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>20</td>
<td>0.586</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_23_s0/CE</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>21</td>
<td>0.587</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>2.060</td>
</tr>
<tr>
<td>22</td>
<td>0.593</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_6_s0/CE</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.608</td>
</tr>
<tr>
<td>23</td>
<td>0.593</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_14_s0/CE</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.608</td>
</tr>
<tr>
<td>24</td>
<td>0.613</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>2.086</td>
</tr>
<tr>
<td>25</td>
<td>0.613</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>2.086</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.750</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.750</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.750</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.750</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.750</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.750</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.750</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.750</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.750</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.412</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.123</td>
<td>-0.674</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.412</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.123</td>
<td>-0.674</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.412</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.123</td>
<td>-0.674</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.412</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.123</td>
<td>-0.674</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.412</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.123</td>
<td>-0.674</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.412</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.123</td>
<td>-0.674</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.412</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.123</td>
<td>-0.674</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.412</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.123</td>
<td>-0.674</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.301</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>-0.662</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.301</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>-0.662</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.301</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>-0.662</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.301</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>-0.662</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.301</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>-0.662</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.301</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>-0.662</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.301</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>-0.662</td>
<td>6.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.301</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>-0.662</td>
<td>6.135</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.625</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0/PRESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.561</td>
<td>-0.012</td>
<td>1.121</td>
</tr>
<tr>
<td>2</td>
<td>1.625</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/PRESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.561</td>
<td>-0.012</td>
<td>1.121</td>
</tr>
<tr>
<td>3</td>
<td>1.762</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/RESETN</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.192</td>
<td>2.997</td>
</tr>
<tr>
<td>4</td>
<td>1.767</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/PRESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.441</td>
<td>1.371</td>
</tr>
<tr>
<td>5</td>
<td>1.767</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0/PRESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.441</td>
<td>1.371</td>
</tr>
<tr>
<td>6</td>
<td>2.414</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.991</td>
<td>3.451</td>
</tr>
<tr>
<td>7</td>
<td>2.414</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.991</td>
<td>3.451</td>
</tr>
<tr>
<td>8</td>
<td>2.414</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.991</td>
<td>3.451</td>
</tr>
<tr>
<td>9</td>
<td>2.414</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.991</td>
<td>3.451</td>
</tr>
<tr>
<td>10</td>
<td>2.414</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.991</td>
<td>3.451</td>
</tr>
<tr>
<td>11</td>
<td>2.414</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.991</td>
<td>3.451</td>
</tr>
<tr>
<td>12</td>
<td>2.414</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.991</td>
<td>3.451</td>
</tr>
<tr>
<td>13</td>
<td>2.523</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.123</td>
<td>-1.005</td>
<td>3.451</td>
</tr>
<tr>
<td>14</td>
<td>2.523</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.123</td>
<td>-1.005</td>
<td>3.451</td>
</tr>
<tr>
<td>15</td>
<td>2.523</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.123</td>
<td>-1.005</td>
<td>3.451</td>
</tr>
<tr>
<td>16</td>
<td>2.523</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.123</td>
<td>-1.005</td>
<td>3.451</td>
</tr>
<tr>
<td>17</td>
<td>2.523</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.123</td>
<td>-1.005</td>
<td>3.451</td>
</tr>
<tr>
<td>18</td>
<td>2.523</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.123</td>
<td>-1.005</td>
<td>3.451</td>
</tr>
<tr>
<td>19</td>
<td>2.523</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.123</td>
<td>-1.005</td>
<td>3.451</td>
</tr>
<tr>
<td>20</td>
<td>3.857</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.452</td>
<td>3.451</td>
</tr>
<tr>
<td>21</td>
<td>3.857</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.452</td>
<td>3.451</td>
</tr>
<tr>
<td>22</td>
<td>3.857</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.452</td>
<td>3.451</td>
</tr>
<tr>
<td>23</td>
<td>3.857</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.452</td>
<td>3.451</td>
</tr>
<tr>
<td>24</td>
<td>3.857</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.452</td>
<td>3.451</td>
</tr>
<tr>
<td>25</td>
<td>3.857</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.452</td>
<td>3.451</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d1_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/rd_data_d_35_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q14_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q2_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_43_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_s1</td>
</tr>
<tr>
<td>9</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_2_s1</td>
</tr>
<tr>
<td>10</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>586.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/O_vs_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>testpattern_inst/O_vs_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R21C32[1][B]</td>
<td style=" font-weight:bold;">testpattern_inst/O_vs_s0/Q</td>
</tr>
<tr>
<td>583.276</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[3][A]</td>
<td>ch0_vfb_vs_in_s2/I0</td>
</tr>
<tr>
<td>584.308</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C31[3][A]</td>
<td style=" background: #97FFFF;">ch0_vfb_vs_in_s2/F</td>
</tr>
<tr>
<td>586.250</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0/CLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0</td>
</tr>
<tr>
<td>580.391</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.109%; route: 3.399, 69.516%; tC2Q: 0.458, 9.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>139.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>135.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>syn_gen_inst/O_vs_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>134.680</td>
<td>134.680</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>134.680</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>135.010</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>233</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>135.252</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>syn_gen_inst/O_vs_s0/CLK</td>
</tr>
<tr>
<td>135.711</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" font-weight:bold;">syn_gen_inst/O_vs_s0/Q</td>
</tr>
<tr>
<td>137.502</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>n212_s2/I0</td>
</tr>
<tr>
<td>138.324</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">n212_s2/F</td>
</tr>
<tr>
<td>139.291</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[2][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>135.802</td>
<td>135.802</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>135.802</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>136.133</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>136.377</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0/CLK</td>
</tr>
<tr>
<td>136.347</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0</td>
</tr>
<tr>
<td>135.947</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C25[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 20.351%; route: 2.759, 68.301%; tC2Q: 0.458, 11.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>308</td>
<td>R23C16[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>4.179</td>
<td>3.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3/I3</td>
</tr>
<tr>
<td>5.240</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1/I2</td>
</tr>
<tr>
<td>6.285</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1/F</td>
</tr>
<tr>
<td>7.908</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s/I1</td>
</tr>
<tr>
<td>8.730</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s/F</td>
</tr>
<tr>
<td>11.014</td>
<td>2.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2/I1</td>
</tr>
<tr>
<td>11.836</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C10[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2/F</td>
</tr>
<tr>
<td>12.991</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0/I2</td>
</tr>
<tr>
<td>13.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C8[1][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0/F</td>
</tr>
<tr>
<td>14.459</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s6/I2</td>
</tr>
<tr>
<td>15.261</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C8[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s6/F</td>
</tr>
<tr>
<td>16.050</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>12.876</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.759, 30.752%; route: 10.258, 66.287%; tC2Q: 0.458, 2.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>308</td>
<td>R23C16[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>4.179</td>
<td>3.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3/I3</td>
</tr>
<tr>
<td>5.240</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1/I2</td>
</tr>
<tr>
<td>6.285</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1/F</td>
</tr>
<tr>
<td>7.908</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s/I1</td>
</tr>
<tr>
<td>8.730</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s/F</td>
</tr>
<tr>
<td>11.014</td>
<td>2.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2/I1</td>
</tr>
<tr>
<td>11.836</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C10[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2/F</td>
</tr>
<tr>
<td>12.991</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0/I2</td>
</tr>
<tr>
<td>13.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C8[1][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0/F</td>
</tr>
<tr>
<td>14.455</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_s3/I2</td>
</tr>
<tr>
<td>15.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_s3/F</td>
</tr>
<tr>
<td>15.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s5/CLK</td>
</tr>
<tr>
<td>12.520</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.056, 33.752%; route: 9.465, 63.188%; tC2Q: 0.458, 3.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
</tr>
<tr>
<td>2.175</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2/I1</td>
</tr>
<tr>
<td>2.997</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C23[3][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2/F</td>
</tr>
<tr>
<td>3.977</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0/F</td>
</tr>
<tr>
<td>8.303</td>
<td>3.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I0</td>
</tr>
<tr>
<td>8.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>10.918</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_addr_d_16_s/I3</td>
</tr>
<tr>
<td>12.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_addr_d_16_s/F</td>
</tr>
<tr>
<td>14.440</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/addr_d_16_s1/I1</td>
</tr>
<tr>
<td>15.472</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/addr_d_16_s1/F</td>
</tr>
<tr>
<td>15.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0/CLK</td>
</tr>
<tr>
<td>12.520</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.611, 30.951%; route: 9.828, 65.973%; tC2Q: 0.458, 3.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_46_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
</tr>
<tr>
<td>2.175</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2/I1</td>
</tr>
<tr>
<td>2.997</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C23[3][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2/F</td>
</tr>
<tr>
<td>3.977</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0/F</td>
</tr>
<tr>
<td>8.303</td>
<td>3.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I0</td>
</tr>
<tr>
<td>8.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>10.918</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_addr_d_17_s/I3</td>
</tr>
<tr>
<td>12.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_addr_d_17_s/F</td>
</tr>
<tr>
<td>14.440</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/addr_d_17_s1/I1</td>
</tr>
<tr>
<td>15.472</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/addr_d_17_s1/F</td>
</tr>
<tr>
<td>15.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_46_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_46_s0/CLK</td>
</tr>
<tr>
<td>12.520</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_46_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.611, 30.951%; route: 9.828, 65.973%; tC2Q: 0.458, 3.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_IFF0_WRITE_DDR_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_IFF0_WRITE_DDR_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R8C24[2][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_IFF0_WRITE_DDR_s0/Q</td>
</tr>
<tr>
<td>3.163</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_en_s0/I1</td>
</tr>
<tr>
<td>3.985</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_en_s0/F</td>
</tr>
<tr>
<td>5.497</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_s4/I3</td>
</tr>
<tr>
<td>6.558</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R18C28[0][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_s4/F</td>
</tr>
<tr>
<td>6.997</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[3][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_s4/I3</td>
</tr>
<tr>
<td>8.096</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R18C29[3][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_s4/F</td>
</tr>
<tr>
<td>8.933</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_s3/I2</td>
</tr>
<tr>
<td>9.965</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C28[1][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_s3/F</td>
</tr>
<tr>
<td>10.791</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_6_s1/I0</td>
</tr>
<tr>
<td>11.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C29[2][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_6_s1/F</td>
</tr>
<tr>
<td>12.716</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n457_s0/I0</td>
</tr>
<tr>
<td>13.674</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n457_s0/COUT</td>
</tr>
<tr>
<td>13.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n458_s0/CIN</td>
</tr>
<tr>
<td>13.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n458_s0/COUT</td>
</tr>
<tr>
<td>13.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n459_s0/CIN</td>
</tr>
<tr>
<td>13.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n459_s0/COUT</td>
</tr>
<tr>
<td>13.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n460_s0/CIN</td>
</tr>
<tr>
<td>13.842</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n460_s0/COUT</td>
</tr>
<tr>
<td>14.789</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rempty_val_s1/I2</td>
</tr>
<tr>
<td>15.415</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rempty_val_s1/F</td>
</tr>
<tr>
<td>15.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Empty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>12.520</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.865, 46.257%; route: 7.518, 50.655%; tC2Q: 0.458, 3.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
</tr>
<tr>
<td>2.175</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2/I1</td>
</tr>
<tr>
<td>2.997</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C23[3][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2/F</td>
</tr>
<tr>
<td>3.977</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0/F</td>
</tr>
<tr>
<td>8.303</td>
<td>3.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I0</td>
</tr>
<tr>
<td>8.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>10.745</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[3][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_addr_d_20_s/I3</td>
</tr>
<tr>
<td>11.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[3][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_addr_d_20_s/F</td>
</tr>
<tr>
<td>14.261</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/addr_d_20_s1/I1</td>
</tr>
<tr>
<td>15.293</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/addr_d_20_s1/F</td>
</tr>
<tr>
<td>15.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0/CLK</td>
</tr>
<tr>
<td>12.520</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.611, 31.327%; route: 9.650, 65.559%; tC2Q: 0.458, 3.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>308</td>
<td>R23C16[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>4.179</td>
<td>3.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3/I3</td>
</tr>
<tr>
<td>5.240</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1/I2</td>
</tr>
<tr>
<td>6.285</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1/F</td>
</tr>
<tr>
<td>7.908</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s/I1</td>
</tr>
<tr>
<td>8.730</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s/F</td>
</tr>
<tr>
<td>11.014</td>
<td>2.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2/I1</td>
</tr>
<tr>
<td>11.836</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C10[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2/F</td>
</tr>
<tr>
<td>12.991</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0/I2</td>
</tr>
<tr>
<td>13.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C8[1][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0/F</td>
</tr>
<tr>
<td>14.459</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n143_s3/I2</td>
</tr>
<tr>
<td>15.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C8[0][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n143_s3/F</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s3/CLK</td>
</tr>
<tr>
<td>12.520</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C8[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.779, 32.494%; route: 9.470, 64.389%; tC2Q: 0.458, 3.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>308</td>
<td>R23C16[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>4.179</td>
<td>3.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3/I3</td>
</tr>
<tr>
<td>5.240</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1/I2</td>
</tr>
<tr>
<td>6.285</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1/F</td>
</tr>
<tr>
<td>7.908</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s/I1</td>
</tr>
<tr>
<td>8.730</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s/F</td>
</tr>
<tr>
<td>11.014</td>
<td>2.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2/I1</td>
</tr>
<tr>
<td>11.836</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C10[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2/F</td>
</tr>
<tr>
<td>12.991</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0/I2</td>
</tr>
<tr>
<td>13.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C8[1][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0/F</td>
</tr>
<tr>
<td>14.459</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s6/I2</td>
</tr>
<tr>
<td>15.261</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C8[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s6/F</td>
</tr>
<tr>
<td>15.637</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>12.876</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C8[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.759, 31.593%; route: 9.846, 65.364%; tC2Q: 0.458, 3.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>308</td>
<td>R23C16[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>4.179</td>
<td>3.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3/I3</td>
</tr>
<tr>
<td>5.240</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1/I2</td>
</tr>
<tr>
<td>6.285</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1/F</td>
</tr>
<tr>
<td>7.908</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s/I1</td>
</tr>
<tr>
<td>8.730</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s/F</td>
</tr>
<tr>
<td>11.014</td>
<td>2.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2/I1</td>
</tr>
<tr>
<td>11.836</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C10[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2/F</td>
</tr>
<tr>
<td>12.991</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0/I2</td>
</tr>
<tr>
<td>13.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C8[1][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0/F</td>
</tr>
<tr>
<td>14.459</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s6/I2</td>
</tr>
<tr>
<td>15.261</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C8[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s6/F</td>
</tr>
<tr>
<td>15.637</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s1/CLK</td>
</tr>
<tr>
<td>12.876</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.759, 31.593%; route: 9.846, 65.364%; tC2Q: 0.458, 3.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>308</td>
<td>R23C16[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>4.179</td>
<td>3.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3/I3</td>
</tr>
<tr>
<td>5.240</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1/I2</td>
</tr>
<tr>
<td>6.285</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1/F</td>
</tr>
<tr>
<td>7.908</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s/I1</td>
</tr>
<tr>
<td>8.730</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s/F</td>
</tr>
<tr>
<td>11.014</td>
<td>2.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2/I1</td>
</tr>
<tr>
<td>11.836</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C10[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2/F</td>
</tr>
<tr>
<td>12.991</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0/I2</td>
</tr>
<tr>
<td>13.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C8[1][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0/F</td>
</tr>
<tr>
<td>13.656</td>
<td>0.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s6/I0</td>
</tr>
<tr>
<td>14.717</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s6/F</td>
</tr>
<tr>
<td>15.513</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>12.876</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.018, 33.591%; route: 9.462, 63.341%; tC2Q: 0.458, 3.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>308</td>
<td>R23C16[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>4.179</td>
<td>3.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3/I3</td>
</tr>
<tr>
<td>5.240</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1/I2</td>
</tr>
<tr>
<td>6.285</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1/F</td>
</tr>
<tr>
<td>7.908</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s/I1</td>
</tr>
<tr>
<td>8.730</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s/F</td>
</tr>
<tr>
<td>11.014</td>
<td>2.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2/I1</td>
</tr>
<tr>
<td>11.836</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C10[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2/F</td>
</tr>
<tr>
<td>12.991</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0/I2</td>
</tr>
<tr>
<td>13.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C8[1][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0/F</td>
</tr>
<tr>
<td>13.656</td>
<td>0.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s6/I0</td>
</tr>
<tr>
<td>14.717</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s6/F</td>
</tr>
<tr>
<td>15.513</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>12.876</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C8[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.018, 33.591%; route: 9.462, 63.341%; tC2Q: 0.458, 3.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>308</td>
<td>R23C16[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>4.179</td>
<td>3.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3/I3</td>
</tr>
<tr>
<td>5.240</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1/I2</td>
</tr>
<tr>
<td>6.285</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1/F</td>
</tr>
<tr>
<td>7.908</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s/I1</td>
</tr>
<tr>
<td>8.730</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s/F</td>
</tr>
<tr>
<td>11.014</td>
<td>2.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2/I1</td>
</tr>
<tr>
<td>11.836</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C10[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2/F</td>
</tr>
<tr>
<td>12.991</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0/I2</td>
</tr>
<tr>
<td>13.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C8[1][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0/F</td>
</tr>
<tr>
<td>13.656</td>
<td>0.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s6/I0</td>
</tr>
<tr>
<td>14.717</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s6/F</td>
</tr>
<tr>
<td>15.513</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_3_s1/CLK</td>
</tr>
<tr>
<td>12.876</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C8[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.018, 33.591%; route: 9.462, 63.341%; tC2Q: 0.458, 3.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
</tr>
<tr>
<td>2.175</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2/I1</td>
</tr>
<tr>
<td>2.997</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C23[3][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2/F</td>
</tr>
<tr>
<td>3.977</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0/F</td>
</tr>
<tr>
<td>8.303</td>
<td>3.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I0</td>
</tr>
<tr>
<td>8.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>10.763</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_addr_d_12_s/I3</td>
</tr>
<tr>
<td>11.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_addr_d_12_s/F</td>
</tr>
<tr>
<td>14.068</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/addr_d_12_s1/I1</td>
</tr>
<tr>
<td>15.100</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/addr_d_12_s1/F</td>
</tr>
<tr>
<td>15.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_41_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_41_s0/CLK</td>
</tr>
<tr>
<td>12.520</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.544, 31.282%; route: 9.524, 65.563%; tC2Q: 0.458, 3.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>583.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_10_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_10_s0/Q</td>
</tr>
<tr>
<td>583.276</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12/CLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12</td>
</tr>
<tr>
<td>580.748</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C30</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.456, 76.060%; tC2Q: 0.458, 23.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>583.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_8_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_8_s0/Q</td>
</tr>
<tr>
<td>583.272</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12/CLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12</td>
</tr>
<tr>
<td>580.748</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C30</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.452, 76.009%; tC2Q: 0.458, 23.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
</tr>
<tr>
<td>2.175</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2/I1</td>
</tr>
<tr>
<td>2.997</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C23[3][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2/F</td>
</tr>
<tr>
<td>3.977</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0/F</td>
</tr>
<tr>
<td>8.303</td>
<td>3.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I0</td>
</tr>
<tr>
<td>8.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>10.763</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_addr_d_19_s/I3</td>
</tr>
<tr>
<td>11.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_addr_d_19_s/F</td>
</tr>
<tr>
<td>14.399</td>
<td>2.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/addr_d_19_s1/I1</td>
</tr>
<tr>
<td>15.025</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/addr_d_19_s1/F</td>
</tr>
<tr>
<td>15.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0/CLK</td>
</tr>
<tr>
<td>12.520</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.138, 28.635%; route: 9.855, 68.193%; tC2Q: 0.458, 3.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
</tr>
<tr>
<td>2.175</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2/I1</td>
</tr>
<tr>
<td>2.997</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C23[3][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2/F</td>
</tr>
<tr>
<td>3.977</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0/F</td>
</tr>
<tr>
<td>8.303</td>
<td>3.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I0</td>
</tr>
<tr>
<td>8.929</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>10.763</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_addr_d_11_s/I3</td>
</tr>
<tr>
<td>11.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_addr_d_11_s/F</td>
</tr>
<tr>
<td>14.382</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/addr_d_11_s1/I1</td>
</tr>
<tr>
<td>15.008</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/addr_d_11_s1/F</td>
</tr>
<tr>
<td>15.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0/CLK</td>
</tr>
<tr>
<td>12.520</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.138, 28.668%; route: 9.838, 68.157%; tC2Q: 0.458, 3.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s2/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R18C32[1][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s2/Q</td>
</tr>
<tr>
<td>2.519</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R23C30</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12/AD[0]</td>
</tr>
<tr>
<td>2.778</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C30</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12/DO[1]</td>
</tr>
<tr>
<td>4.242</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_8_s1/I1</td>
</tr>
<tr>
<td>5.303</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[3][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_8_s1/F</td>
</tr>
<tr>
<td>5.722</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_7_s1/I1</td>
</tr>
<tr>
<td>6.348</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C31[2][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_7_s1/F</td>
</tr>
<tr>
<td>6.359</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_6_s1/I0</td>
</tr>
<tr>
<td>7.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_6_s1/F</td>
</tr>
<tr>
<td>8.971</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_1_s0/I0</td>
</tr>
<tr>
<td>9.793</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_1_s0/F</td>
</tr>
<tr>
<td>10.619</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_0_s1/I0</td>
</tr>
<tr>
<td>11.651</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_0_s1/F</td>
</tr>
<tr>
<td>12.940</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_s/I0</td>
</tr>
<tr>
<td>13.898</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_s/COUT</td>
</tr>
<tr>
<td>13.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_s/CIN</td>
</tr>
<tr>
<td>13.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_s/COUT</td>
</tr>
<tr>
<td>13.955</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_s/CIN</td>
</tr>
<tr>
<td>14.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_s/COUT</td>
</tr>
<tr>
<td>14.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_s/CIN</td>
</tr>
<tr>
<td>14.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.297</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.354</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.411</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.974</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_10_s/SUM</td>
</tr>
<tr>
<td>14.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_10_s0/CLK</td>
</tr>
<tr>
<td>12.520</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.656, 46.224%; route: 7.285, 50.593%; tC2Q: 0.458, 3.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>308</td>
<td>R23C16[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>4.179</td>
<td>3.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3/I3</td>
</tr>
<tr>
<td>5.240</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1/I2</td>
</tr>
<tr>
<td>6.285</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1/F</td>
</tr>
<tr>
<td>7.908</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s/I1</td>
</tr>
<tr>
<td>8.730</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s/F</td>
</tr>
<tr>
<td>11.014</td>
<td>2.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2/I1</td>
</tr>
<tr>
<td>11.836</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C10[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2/F</td>
</tr>
<tr>
<td>12.991</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0/I2</td>
</tr>
<tr>
<td>13.616</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C8[1][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0/F</td>
</tr>
<tr>
<td>15.198</td>
<td>1.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s/CLKA</td>
</tr>
<tr>
<td>12.746</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 27.052%; route: 10.209, 69.813%; tC2Q: 0.458, 3.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
</tr>
<tr>
<td>2.175</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2/I1</td>
</tr>
<tr>
<td>2.997</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C23[3][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2/F</td>
</tr>
<tr>
<td>3.977</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0/F</td>
</tr>
<tr>
<td>8.959</td>
<td>3.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_wr_data_d_4_s0/I1</td>
</tr>
<tr>
<td>9.991</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_wr_data_d_4_s0/F</td>
</tr>
<tr>
<td>12.094</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/wr_data_d_4_s0/I0</td>
</tr>
<tr>
<td>13.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/wr_data_d_4_s0/F</td>
</tr>
<tr>
<td>15.312</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s/CLKA</td>
</tr>
<tr>
<td>12.876</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 27.039%; route: 10.295, 69.851%; tC2Q: 0.458, 3.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s2/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R18C32[1][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s2/Q</td>
</tr>
<tr>
<td>2.519</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R23C30</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12/AD[0]</td>
</tr>
<tr>
<td>2.778</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C30</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12/DO[1]</td>
</tr>
<tr>
<td>4.242</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_8_s1/I1</td>
</tr>
<tr>
<td>5.303</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[3][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_8_s1/F</td>
</tr>
<tr>
<td>5.722</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_7_s1/I1</td>
</tr>
<tr>
<td>6.348</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C31[2][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_7_s1/F</td>
</tr>
<tr>
<td>6.359</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_6_s1/I0</td>
</tr>
<tr>
<td>7.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_6_s1/F</td>
</tr>
<tr>
<td>8.971</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_1_s0/I0</td>
</tr>
<tr>
<td>9.793</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_1_s0/F</td>
</tr>
<tr>
<td>10.619</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_0_s1/I0</td>
</tr>
<tr>
<td>11.651</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_0_s1/F</td>
</tr>
<tr>
<td>12.940</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_s/I0</td>
</tr>
<tr>
<td>13.898</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_s/COUT</td>
</tr>
<tr>
<td>13.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_s/CIN</td>
</tr>
<tr>
<td>13.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_s/COUT</td>
</tr>
<tr>
<td>13.955</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_s/CIN</td>
</tr>
<tr>
<td>14.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_s/COUT</td>
</tr>
<tr>
<td>14.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_s/CIN</td>
</tr>
<tr>
<td>14.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.297</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.354</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.917</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_9_s/SUM</td>
</tr>
<tr>
<td>14.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_9_s0/CLK</td>
</tr>
<tr>
<td>12.520</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.599, 46.011%; route: 7.285, 50.794%; tC2Q: 0.458, 3.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
</tr>
<tr>
<td>2.175</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2/I1</td>
</tr>
<tr>
<td>2.997</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C23[3][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2/F</td>
</tr>
<tr>
<td>3.977</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0/F</td>
</tr>
<tr>
<td>9.782</td>
<td>4.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_wr_data_d_36_s0/I1</td>
</tr>
<tr>
<td>10.408</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][B]</td>
<td style=" background: #97FFFF;">VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_wr_data_d_36_s0/F</td>
</tr>
<tr>
<td>12.996</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/wr_data_d_36_s0/I0</td>
</tr>
<tr>
<td>13.818</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/wr_data_d_36_s0/F</td>
</tr>
<tr>
<td>15.271</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s/DI[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s/CLKA</td>
</tr>
<tr>
<td>12.876</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.302, 22.467%; route: 10.937, 74.414%; tC2Q: 0.458, 3.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>583.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s0/Q</td>
</tr>
<tr>
<td>583.107</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>580.748</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.288, 73.747%; tC2Q: 0.458, 26.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C14[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.964</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.116, 76.997%; tC2Q: 0.333, 23.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R22C14[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>1.994</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 77.470%; tC2Q: 0.333, 22.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R22C14[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>1.994</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 77.470%; tC2Q: 0.333, 22.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R22C14[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.002</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 77.584%; tC2Q: 0.333, 22.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R22C14[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.002</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 77.584%; tC2Q: 0.333, 22.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>461.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>461.816</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>460.000</td>
<td>460.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>460.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_4_s0/CLK</td>
</tr>
<tr>
<td>461.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_4_s0/Q</td>
</tr>
<tr>
<td>461.875</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>459.877</td>
<td>459.877</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>459.877</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>461.537</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>461.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>461.567</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p</td>
</tr>
<tr>
<td>461.815</td>
<td>0.248</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.575, 63.307%; tC2Q: 0.333, 36.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R22C14[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.406, 80.832%; tC2Q: 0.333, 19.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R22C14[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.265</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 80.961%; tC2Q: 0.333, 19.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C14[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.272</td>
<td>1.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.424, 81.032%; tC2Q: 0.333, 18.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C14[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.293</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL17[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 81.259%; tC2Q: 0.333, 18.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C14[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.295</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 81.281%; tC2Q: 0.333, 18.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R22C14[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.295</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 81.281%; tC2Q: 0.333, 18.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R22C14[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.314</td>
<td>1.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.466, 81.479%; tC2Q: 0.333, 18.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.052</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_2_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_2_s0/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.052</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C16[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE_s0/Q</td>
</tr>
<tr>
<td>1.086</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>0.530</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C16[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>233</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R7C24[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0/Q</td>
</tr>
<tr>
<td>1.091</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>233</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_7_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C14[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.559</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL2[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.711, 83.696%; tC2Q: 0.333, 16.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>233</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R7C24[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0/Q</td>
</tr>
<tr>
<td>1.114</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>233</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_5_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 44.502%; tC2Q: 0.333, 55.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>233</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R7C24[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0/Q</td>
</tr>
<tr>
<td>1.114</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>233</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_23_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C23[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 44.502%; tC2Q: 0.333, 55.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.575</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C14[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.575</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 83.819%; tC2Q: 0.333, 16.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>233</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R7C24[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0/Q</td>
</tr>
<tr>
<td>1.121</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>233</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_6_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C22[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 45.187%; tC2Q: 0.333, 54.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>233</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R7C24[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0/Q</td>
</tr>
<tr>
<td>1.121</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>233</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_14_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 45.187%; tC2Q: 0.333, 54.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C14[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.601</td>
<td>1.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.753, 84.022%; tC2Q: 0.333, 15.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C14[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.601</td>
<td>1.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.753, 84.022%; tC2Q: 0.333, 15.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>587.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>583.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>583.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>587.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>580.746</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>587.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>583.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>583.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>587.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/PCLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>580.746</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>587.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>583.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>583.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>587.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/PCLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>580.746</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>587.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>583.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>583.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>587.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/PCLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>580.746</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>587.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>583.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>583.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>587.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/PCLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>580.746</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>587.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>583.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>583.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>587.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/PCLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>580.746</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>587.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>583.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>583.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>587.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/PCLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>580.746</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>587.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>583.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>583.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>587.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/PCLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>580.746</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>587.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>583.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>583.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>587.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/PCLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>580.746</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>41.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>41.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>43.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>43.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>47.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.123</td>
<td>40.123</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.123</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.784</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>42.038</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>42.159</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL23[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>42.129</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>42.084</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>41.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>41.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>43.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>43.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>47.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.123</td>
<td>40.123</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.123</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.784</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>42.038</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>42.159</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>42.129</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>42.084</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>41.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>41.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>43.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>43.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>47.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.123</td>
<td>40.123</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.123</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.784</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>42.038</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>42.159</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>42.129</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>42.084</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>41.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>41.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>43.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>43.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>47.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.123</td>
<td>40.123</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.123</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.784</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>42.038</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>42.159</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>42.129</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>42.084</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>41.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>41.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>43.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>43.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>47.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.123</td>
<td>40.123</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.123</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.784</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>42.038</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>42.159</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>42.129</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>42.084</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>41.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>41.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>43.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>43.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>47.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.123</td>
<td>40.123</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.123</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.784</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>42.038</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>42.159</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>42.129</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>42.084</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>41.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>41.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>43.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>43.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>47.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.123</td>
<td>40.123</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.123</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.784</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>42.038</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>42.159</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>42.129</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>42.084</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>41.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>41.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>43.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>43.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>47.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.123</td>
<td>40.123</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.123</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.784</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>42.038</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>42.159</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>42.129</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>42.084</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>87.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>81.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>81.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>83.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>83.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>87.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.247</td>
<td>80.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>81.907</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>81.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>82.156</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>82.271</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>82.241</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>82.196</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>87.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>81.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>81.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>83.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>83.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>87.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.247</td>
<td>80.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>81.907</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>81.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>82.156</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>82.271</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>82.241</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>82.196</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>87.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>81.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>81.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>83.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>83.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>87.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.247</td>
<td>80.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>81.907</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>81.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>82.156</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>82.271</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>82.241</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>82.196</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>87.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>81.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>81.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>83.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>83.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>87.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.247</td>
<td>80.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>81.907</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>81.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>82.156</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>82.271</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>82.241</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>82.196</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>87.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>81.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>81.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>83.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>83.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>87.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.247</td>
<td>80.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>81.907</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>81.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>82.156</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>82.271</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>82.241</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>82.196</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>87.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>81.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>81.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>83.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>83.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>87.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.247</td>
<td>80.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>81.907</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>81.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>82.156</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>82.271</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>82.241</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>82.196</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>87.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>81.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>81.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>83.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>83.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>87.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.247</td>
<td>80.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>81.907</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>81.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>82.156</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>82.271</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>82.241</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>82.196</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>87.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>81.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>81.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>83.110</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>83.736</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>87.496</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.247</td>
<td>80.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>81.907</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>81.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>82.156</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>82.271</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>82.241</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>82.196</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.204%; route: 5.051, 82.326%; tC2Q: 0.458, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>82.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.808</td>
<td>80.808</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.808</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>81.138</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>233</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>81.321</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>81.655</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R6C21[2][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
</tr>
<tr>
<td>82.443</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.247</td>
<td>80.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.577</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>80.772</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0/CLK</td>
</tr>
<tr>
<td>80.802</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0</td>
</tr>
<tr>
<td>80.817</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.561</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.788, 70.277%; tC2Q: 0.333, 29.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>82.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.808</td>
<td>80.808</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.808</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>81.138</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>233</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>81.321</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>81.655</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R6C21[2][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
</tr>
<tr>
<td>82.443</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.247</td>
<td>80.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.577</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>80.772</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>80.802</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td>80.817</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.561</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.788, 70.277%; tC2Q: 0.333, 29.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.164</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[3][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/n492_s1/I0</td>
</tr>
<tr>
<td>2.536</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[3][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/n492_s1/F</td>
</tr>
<tr>
<td>3.963</td>
<td>1.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>LEFTSIDE[0]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.159</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/HCLKIN</td>
</tr>
<tr>
<td>2.189</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv</td>
</tr>
<tr>
<td>2.201</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 12.412%; route: 2.292, 76.466%; tC2Q: 0.333, 11.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 42.689%; route: 0.286, 57.311%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>500.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>500.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>501.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>502.337</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>500.330</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>500.525</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>500.555</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td>500.570</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.441</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 75.682%; tC2Q: 0.333, 24.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>500.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>500.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>501.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>502.337</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>500.330</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>500.525</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0/CLK</td>
</tr>
<tr>
<td>500.555</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0</td>
</tr>
<tr>
<td>500.570</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.441</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 75.682%; tC2Q: 0.333, 24.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.562</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>2.288</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.417</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>2.003</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.040%; route: 2.391, 69.300%; tC2Q: 0.333, 9.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.562</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>2.288</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.417</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>2.003</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.040%; route: 2.391, 69.300%; tC2Q: 0.333, 9.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.562</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>2.288</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.417</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>2.003</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.040%; route: 2.391, 69.300%; tC2Q: 0.333, 9.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.562</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>2.288</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.417</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>2.003</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.040%; route: 2.391, 69.300%; tC2Q: 0.333, 9.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.562</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>2.288</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.417</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>2.003</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.040%; route: 2.391, 69.300%; tC2Q: 0.333, 9.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.562</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>2.288</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.417</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>2.003</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.040%; route: 2.391, 69.300%; tC2Q: 0.333, 9.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.562</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>2.288</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.417</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>2.003</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.040%; route: 2.391, 69.300%; tC2Q: 0.333, 9.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>464.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>461.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>460.000</td>
<td>460.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>460.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>461.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>461.562</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>462.288</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>464.417</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>459.877</td>
<td>459.877</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>459.877</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>461.537</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>461.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>461.758</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>461.848</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL23[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>461.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>461.893</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.040%; route: 2.391, 69.300%; tC2Q: 0.333, 9.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>464.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>461.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>460.000</td>
<td>460.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>460.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>461.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>461.562</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>462.288</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>464.417</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>459.877</td>
<td>459.877</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>459.877</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>461.537</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>461.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>461.758</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>461.848</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>461.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>461.893</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.040%; route: 2.391, 69.300%; tC2Q: 0.333, 9.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>464.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>461.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>460.000</td>
<td>460.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>460.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>461.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>461.562</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>462.288</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>464.417</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>459.877</td>
<td>459.877</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>459.877</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>461.537</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>461.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>461.758</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>461.848</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>461.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>461.893</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.040%; route: 2.391, 69.300%; tC2Q: 0.333, 9.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>464.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>461.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>460.000</td>
<td>460.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>460.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>461.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>461.562</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>462.288</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>464.417</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>459.877</td>
<td>459.877</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>459.877</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>461.537</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>461.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>461.758</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>461.848</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>461.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>461.893</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.040%; route: 2.391, 69.300%; tC2Q: 0.333, 9.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>464.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>461.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>460.000</td>
<td>460.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>460.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>461.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>461.562</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>462.288</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>464.417</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>459.877</td>
<td>459.877</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>459.877</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>461.537</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>461.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>461.758</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>461.848</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>461.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>461.893</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.040%; route: 2.391, 69.300%; tC2Q: 0.333, 9.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>464.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>461.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>460.000</td>
<td>460.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>460.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>461.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>461.562</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>462.288</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>464.417</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>459.877</td>
<td>459.877</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>459.877</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>461.537</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>461.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>461.758</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>461.848</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>461.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>461.893</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.040%; route: 2.391, 69.300%; tC2Q: 0.333, 9.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>464.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>461.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>460.000</td>
<td>460.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>460.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>461.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>461.562</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>462.288</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>464.417</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>459.877</td>
<td>459.877</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>459.877</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>461.537</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>461.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>461.758</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>461.848</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>461.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>461.893</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.040%; route: 2.391, 69.300%; tC2Q: 0.333, 9.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.562</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>2.288</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.417</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>0.560</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.040%; route: 2.391, 69.300%; tC2Q: 0.333, 9.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.562</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>2.288</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.417</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>0.560</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.040%; route: 2.391, 69.300%; tC2Q: 0.333, 9.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.562</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>2.288</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.417</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>0.560</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.040%; route: 2.391, 69.300%; tC2Q: 0.333, 9.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.562</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>2.288</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.417</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>0.560</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.040%; route: 2.391, 69.300%; tC2Q: 0.333, 9.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.562</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>2.288</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.417</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>0.560</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.040%; route: 2.391, 69.300%; tC2Q: 0.333, 9.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>1.562</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>2.288</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>523</td>
<td>R6C11[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.417</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>0.560</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.040%; route: 2.391, 69.300%; tC2Q: 0.333, 9.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/rd_data_d_35_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/rd_data_d_35_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/rd_data_d_35_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q14_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q14_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q14_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q2_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q2_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q2_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_43_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_43_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_43_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_2_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>730</td>
<td>dma_clk</td>
<td>-6.374</td>
<td>0.262</td>
</tr>
<tr>
<td>523</td>
<td>ddr_rsti</td>
<td>-6.750</td>
<td>3.761</td>
</tr>
<tr>
<td>308</td>
<td>init_calib</td>
<td>-6.374</td>
<td>3.362</td>
</tr>
<tr>
<td>293</td>
<td>vdg_pix_clk</td>
<td>-6.750</td>
<td>1.727</td>
</tr>
<tr>
<td>246</td>
<td>n14_11</td>
<td>-6.374</td>
<td>3.117</td>
</tr>
<tr>
<td>233</td>
<td>pix_clk</td>
<td>-3.345</td>
<td>0.257</td>
</tr>
<tr>
<td>78</td>
<td>n64_5</td>
<td>-1.126</td>
<td>2.629</td>
</tr>
<tr>
<td>66</td>
<td>O_cmd_en_d_4</td>
<td>-2.952</td>
<td>4.774</td>
</tr>
<tr>
<td>65</td>
<td>rd_data_valid_d1_0[1]</td>
<td>7.107</td>
<td>3.308</td>
</tr>
<tr>
<td>65</td>
<td>rd_data_valid_d1[0]</td>
<td>7.344</td>
<td>3.148</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C11</td>
<td>86.11%</td>
</tr>
<tr>
<td>R11C31</td>
<td>86.11%</td>
</tr>
<tr>
<td>R15C23</td>
<td>84.72%</td>
</tr>
<tr>
<td>R11C33</td>
<td>84.72%</td>
</tr>
<tr>
<td>R9C20</td>
<td>83.33%</td>
</tr>
<tr>
<td>R11C28</td>
<td>83.33%</td>
</tr>
<tr>
<td>R8C11</td>
<td>81.94%</td>
</tr>
<tr>
<td>R11C34</td>
<td>81.94%</td>
</tr>
<tr>
<td>R15C31</td>
<td>81.94%</td>
</tr>
<tr>
<td>R7C13</td>
<td>80.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
