<?xml version="1.0" encoding="utf-8" ?>
<parameters xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
	<design>
		<device id="dspba">
			<param name="deviceMember" value="" />
			<param name="family" value="Agilex 7" />
			<param name="max10NoMemInit" value="false" />
			<param name="part" value="AUTO" />
			<param name="speedGrade" value="3" />
		</device>
		<avalonmmslave id="dspba">
			<param name="addressWidth" value="10" />
			<param name="busClockFreq" value="100" />
			<param name="busClockSynchronous" value="false" />
			<param name="busEndian" value="Big Endian" />
			<param name="dataWidth" value="32" />
			<param name="interfaceName" value="bus" />
			<param name="separateBusClock" value="true" />
		</avalonmmslave>
		<param name="busDomainSimMode" value="simulationModeStandard" />
		<param name="clock" value="clk" />
		<param name="clockFrequency" value="prach_short.ClockRate" />
		<param name="clockMargin" value="prach_short.ClockMargin" />
		<param name="createATBs" value="true" />
		<param name="createTrace" value="false" />
		<param name="cycleAccurate" value="false" />
		<param name="deviceOutputVariable" value="" />
		<param name="dualMemMediumLargeThreshold" value="-1" />
		<param name="dualMemSmallMediumThreshold" value="-1" />
		<param name="errorOnBusMismatch" value="false" />
		<param name="errorOnChanMismatch" value="true" />
		<param name="errorOnDDRMismatch" value="false" />
		<param name="errorOnGPIOMismatch" value="false" />
		<param name="fastSimCompilerLinuxC" value="" />
		<param name="fastSimCompilerLinuxCpp" value="" />
		<param name="fastSimCompilerWindows" value="VS2017" />
		<param name="fastSimGenerationEnabled" value="false" />
		<param name="floatMismatchTolerance" value="0.0" />
		<param name="floatMismatchZeroTolerance" value="0.0" />
		<param name="generateHardware" value="true" />
		<param name="generateSingleConduitInterface" value="true" />
		<param name="hardwareDescriptionLanguage" value="SystemVerilog" />
		<param name="hardwareDestinationDirectory" value="../../rtl/short_prach_rtl" />
		<param name="importModelSimResults" value="false" />
		<param name="inputDuringReset" value="0" />
		<param name="libraryWrapperDefaultInstanceCount" value="1" />
		<param name="libraryWrapperFunctionName" value="" />
		<param name="libraryWrapperGenerationEnabled" value="false" />
		<param name="libraryWrapperIsVariableLatency" value="false" />
		<param name="libraryWrapperPackValidInData" value="false" />
		<param name="libraryWrapperTarget" value="OCL" />
		<param name="libraryWrapperType" value="Stateful" />
		<param name="memUninitContent" value="0 - Initialized to Zeroes" />
		<param name="minResetPulseWidth" value="" />
		<param name="multiplierLogicDSPThreshold" value="-1" />
		<param name="quartusWorkDirectory" value="../rtl" />
		<param name="registerRAMBlockThreshold" value="-1" />
		<param name="reinterpretCastMult" value="false" />
		<param name="reportFIFOFillLevel" value="false" />
		<param name="reset" value="areset" />
		<param name="resetActive" value="High" />
		<param name="resetMinimizationGlobalEnable" value="Auto" />
		<param name="resetMinimizeFloatSubmodels" value="Auto" />
		<param name="simulationMode" value="simulationModeStandard" />
		<param name="softwareModelCycleAccurate" value="false" />
		<param name="softwareModelGenerationEnabled" value="false" />
		<param name="useSeparateQuartusDirectory" value="false" />
		<param name="validMapVariable" value="" />
		<param name="verificationFunction" value="" />
	</design>
</parameters>
