<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
The file contains the information about all compile points from mapper to be displayed as part of the summary report.
*******************************************************************************************-->
<report_table display_priority="4" name="Compile Points Summary">
<row>
<data>Name</data>
<data>Status</data>
<data>Reason</data>
<data>Real Time</data>
<data>CPU Time</data>
</row>
<row>
<data>
<value>CoreDMA_IO_CTRL</value>
<report_link name="Report">
<data>/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/CoreDMA_IO_CTRL/CoreDMA_IO_CTRL.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:10s</data>
<data>0h:00m:10s</data>
</row>
<row>
<data>
<value>PF_DDR3_SS</value>
<report_link name="Report">
<data>/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/PF_DDR3_SS/PF_DDR3_SS.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:25s</data>
<data>0h:00m:24s</data>
</row>
<row>
<data>
<value>PF_DDR4_SS</value>
<report_link name="Report">
<data>/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/PF_DDR4_SS/PF_DDR4_SS.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:29s</data>
<data>0h:00m:28s</data>
</row>
<row>
<data>
<value>CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69</value>
<report_link name="Report">
<data>/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:20s</data>
<data>0h:00m:20s</data>
</row>
<row>
<data>
<value>C1_axi_if_Z76</value>
<report_link name="Report">
<data>/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/C1_axi_if_Z76/C1_axi_if_Z76.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:12s</data>
<data>0h:00m:12s</data>
</row>
<row>
<data>
<value>PCIe_EP_Demo</value>
<report_link name="Report">
<data>/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/PCIe_EP_Demo/PCIe_EP_Demo.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:47s</data>
<data>0h:00m:46s</data>
</row>
<row>
<data>
<value>C0_fastinit_Z173</value>
<report_link name="Report">
<data>/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/C0_fastinit_Z173/C0_fastinit_Z173.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:16s</data>
<data>0h:00m:16s</data>
</row>
<row>
<data>
<value>C0_axi_if_Z137</value>
<report_link name="Report">
<data>/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/C0_axi_if_Z137/C0_axi_if_Z137.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:14s</data>
<data>0h:00m:14s</data>
</row>
<row>
<data>
<value>RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN</value>
<report_link name="Report">
<data>/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN/RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:03s</data>
<data>0h:00m:03s</data>
</row>
<row>
<data>
<value>AXItoAPB</value>
<report_link name="Report">
<data>/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/AXItoAPB/AXItoAPB.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:06s</data>
<data>0h:00m:06s</data>
</row>
<row>
<data>
<value>C1_fastinit_Z112</value>
<report_link name="Report">
<data>/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/C1_fastinit_Z112/C1_fastinit_Z112.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:09s</data>
<data>0h:00m:09s</data>
</row>
<row>
<data>
<value>RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN</value>
<report_link name="Report">
<data>/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN/RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:03s</data>
<data>0h:00m:03s</data>
</row>
<row>
<data>
<value>RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0</value>
<report_link name="Report">
<data>/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0/RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:03s</data>
<data>0h:00m:03s</data>
</row>
<row>
<data>
<value>RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0</value>
<report_link name="Report">
<data>/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0/RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:03s</data>
<data>0h:00m:03s</data>
</row>
</report_table>
