{"gems":{"name":"rggen-systemverilog","downloads":36942,"version":"0.32.0","version_created_at":"2023-12-28T14:25:02.288Z","version_downloads":35,"platform":"ruby","authors":"Taichi Ishitani","info":"SystemVerilog RTL and UVM RAL model generators for RgGen.\n","licenses":["MIT"],"metadata":{"wiki_uri":"https://github.com/rggen/rggen/wiki","bug_tracker_uri":"https://github.com/rggen/rggen/issues","source_code_uri":"https://github.com/rggen/rggen-systemverilog","mailing_list_uri":"https://groups.google.com/d/forum/rggen","rubygems_mfa_required":"true"},"yanked":false,"sha":"c1520c66e9fb5e87ed7bf5a79fc02e14a03a7838015f6984dfb5e77fd32c8099","project_uri":"https://rubygems.org/gems/rggen-systemverilog","gem_uri":"https://rubygems.org/gems/rggen-systemverilog-0.32.0.gem","homepage_uri":"https://github.com/rggen/rggen-systemverilog","wiki_uri":"https://github.com/rggen/rggen/wiki","documentation_uri":null,"mailing_list_uri":"https://groups.google.com/d/forum/rggen","source_code_uri":"https://github.com/rggen/rggen-systemverilog","bug_tracker_uri":"https://github.com/rggen/rggen/issues","changelog_uri":null,"funding_uri":null,"dependencies":{"development":[],"runtime":[]}},"vcs_name":"GitHub","ci":1,"github_actions":1,"vcs_uri":"https://github.com/rggen/rggen-systemverilog"}