

================================================================
== Vitis HLS Report for 'seedInitialization'
================================================================
* Date:           Wed Sep 14 20:24:10 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.024 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      629|      629|  12.580 us|  12.580 us|  629|  629|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                      |                                            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                       |                   Module                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_65  |seedInitialization_Pipeline_SEED_INIT_LOOP  |      625|      625|  12.500 us|  12.500 us|  625|  625|       no|
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        1|     3|      45|     157|    0|
|Memory           |        1|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     177|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     3|      51|     334|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |                       Instance                       |                   Module                   | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_65  |seedInitialization_Pipeline_SEED_INIT_LOOP  |        1|   3|  45|  157|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |Total                                                 |                                            |        1|   3|  45|  157|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                 Memory                 |                                     Module                                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |rngMT19937ICN_uniformRNG_mt_even_1_V_U  |seedInitialization_Pipeline_SEED_INIT_LOOP_rngMT19937ICN_uniformRNG_mt_odd_1_V  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +----------------------------------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                   |                                                                                |        1|  0|   0|    0|   512|   32|     1|        16384|
    +----------------------------------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  31|          6|    1|          6|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_address0  |  20|          4|    9|         36|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_ce0       |  14|          3|    1|          3|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_d0        |  14|          3|   32|         96|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_we0       |  14|          3|    1|          3|
    |rngMT19937ICN_uniformRNG_mt_even_1_V_address0  |  14|          3|    9|         27|
    |rngMT19937ICN_uniformRNG_mt_even_1_V_ce0       |  14|          3|    1|          3|
    |rngMT19937ICN_uniformRNG_mt_even_1_V_d0        |  14|          3|   32|         96|
    |rngMT19937ICN_uniformRNG_mt_even_1_V_we0       |  14|          3|    1|          3|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_address0   |  14|          3|    9|         27|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0        |  14|          3|    1|          3|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 177|         37|   97|        303|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                               | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                          |  5|   0|    5|          0|
    |grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_65_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                              |  6|   0|    6|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                         |   in|    1|  ap_ctrl_hs|                    seedInitialization|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_hs|                    seedInitialization|  return value|
|ap_start                                       |   in|    1|  ap_ctrl_hs|                    seedInitialization|  return value|
|ap_done                                        |  out|    1|  ap_ctrl_hs|                    seedInitialization|  return value|
|ap_idle                                        |  out|    1|  ap_ctrl_hs|                    seedInitialization|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_hs|                    seedInitialization|  return value|
|rngMT19937ICN_uniformRNG_mt_even_0_V_address0  |  out|    9|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_ce0       |  out|    1|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_we0       |  out|    1|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_d0        |  out|   32|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_q0        |   in|   32|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_address1  |  out|    9|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_ce1       |  out|    1|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_q1        |   in|   32|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_address0   |  out|    9|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0        |  out|    1|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_we0        |  out|    1|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_d0         |  out|   32|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_q0         |   in|   32|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_address1   |  out|    9|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1        |  out|    1|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_q1         |   in|   32|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_x_k_p_0_V             |  out|   32|      ap_vld|    rngMT19937ICN_uniformRNG_x_k_p_0_V|       pointer|
|rngMT19937ICN_uniformRNG_x_k_p_0_V_ap_vld      |  out|    1|      ap_vld|    rngMT19937ICN_uniformRNG_x_k_p_0_V|       pointer|
|rngMT19937ICN_uniformRNG_x_k_p_1_V             |  out|   32|      ap_vld|    rngMT19937ICN_uniformRNG_x_k_p_1_V|       pointer|
|rngMT19937ICN_uniformRNG_x_k_p_1_V_ap_vld      |  out|    1|      ap_vld|    rngMT19937ICN_uniformRNG_x_k_p_1_V|       pointer|
|rngMT19937ICN_uniformRNG_x_k_p_2_V             |  out|   32|      ap_vld|    rngMT19937ICN_uniformRNG_x_k_p_2_V|       pointer|
|rngMT19937ICN_uniformRNG_x_k_p_2_V_ap_vld      |  out|    1|      ap_vld|    rngMT19937ICN_uniformRNG_x_k_p_2_V|       pointer|
|rngMT19937ICN_uniformRNG_x_k_p_m_V             |  out|   32|      ap_vld|    rngMT19937ICN_uniformRNG_x_k_p_m_V|       pointer|
|rngMT19937ICN_uniformRNG_x_k_p_m_V_ap_vld      |  out|    1|      ap_vld|    rngMT19937ICN_uniformRNG_x_k_p_m_V|       pointer|
|rngMT19937ICN_uniformRNG_addr_head_V           |  out|   10|      ap_vld|  rngMT19937ICN_uniformRNG_addr_head_V|       pointer|
|rngMT19937ICN_uniformRNG_addr_head_V_ap_vld    |  out|    1|      ap_vld|  rngMT19937ICN_uniformRNG_addr_head_V|       pointer|
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

