m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vparity_conventional
Z0 !s110 1632087638
!i10b 1
!s100 @1Y>E[OGdi=g]UC`Dk^L83
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IYRVLG]_^c>`aibLo<HD;Y3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/tslot/school/cme433/lab1
w1631986658
8C:/Users/tslot/school/cme433/lab1/parity_conventional.v
FC:/Users/tslot/school/cme433/lab1/parity_conventional.v
!i122 31
L0 1 18
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1632087638.000000
!s107 C:/Users/tslot/school/cme433/lab1/parity_conventional.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tslot/school/cme433/lab1/parity_conventional.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vparity_davio
R0
!i10b 1
!s100 Q66JZZBFh91KEcBSb@fj00
R1
IKJd:2DnSC=Y?Kd3A6O@R61
R2
R3
w1632084852
8C:/Users/tslot/school/cme433/lab1/parity_davio_template.v
FC:/Users/tslot/school/cme433/lab1/parity_davio_template.v
!i122 32
L0 1 36
R4
r1
!s85 0
31
R5
!s107 C:/Users/tslot/school/cme433/lab1/parity_davio_template.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tslot/school/cme433/lab1/parity_davio_template.v|
!i113 1
R6
R7
