set_property MARK_DEBUG true [get_nets uart_write_OBUF]
set_property MARK_DEBUG true [get_nets uart_read_IBUF]
set_property MARK_DEBUG true [get_nets reset_rtl_IBUF]
set_property MARK_DEBUG true [get_nets reset_rtl_0_IBUF]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/address_reg_reg[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_read_reg_reg[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_read_reg_reg[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_read_reg_reg[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_read_reg_reg[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_write_reg_reg[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_write_reg_reg[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_write_reg_reg[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_write_reg_reg[3]}]
set_property MARK_DEBUG true [get_nets design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu_n_45]
set_property MARK_DEBUG true [get_nets design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart_n_9]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[9]}]
set_property MARK_DEBUG true [get_nets design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/s00_axi_aresetn]
set_property MARK_DEBUG true [get_nets design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/uart_read]
set_property MARK_DEBUG true [get_nets design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/uart_write]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[8]}]
set_property MARK_DEBUG false [get_nets design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/s00_axi_aclk]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
