<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>r100d.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/r100d.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/r100d.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='r100d.h.html'>r100d.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: r100d.h,v 1.2 2018/08/27 04:58:36 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2008 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright 2008 Red Hat Inc.</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright 2009 Jerome Glisse.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="9">9</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="10">10</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="11">11</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="12">12</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="13">13</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="16">16</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="19">19</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="20">20</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="21">21</th><td><i> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="22">22</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="23">23</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="24">24</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> * Authors: Dave Airlie</i></td></tr>
<tr><th id="27">27</th><td><i> *          Alex Deucher</i></td></tr>
<tr><th id="28">28</th><td><i> *          Jerome Glisse</i></td></tr>
<tr><th id="29">29</th><td><i> */</i></td></tr>
<tr><th id="30">30</th><td><u>#<span data-ppcond="30">ifndef</span> <span class="macro" data-ref="_M/__R100D_H__">__R100D_H__</span></u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/__R100D_H__" data-ref="_M/__R100D_H__">__R100D_H__</dfn></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/CP_PACKET0" data-ref="_M/CP_PACKET0">CP_PACKET0</dfn>			0x00000000</u></td></tr>
<tr><th id="34">34</th><td><u>#define		<dfn class="macro" id="_M/PACKET0_BASE_INDEX_SHIFT" data-ref="_M/PACKET0_BASE_INDEX_SHIFT">PACKET0_BASE_INDEX_SHIFT</dfn>	0</u></td></tr>
<tr><th id="35">35</th><td><u>#define		<dfn class="macro" id="_M/PACKET0_BASE_INDEX_MASK" data-ref="_M/PACKET0_BASE_INDEX_MASK">PACKET0_BASE_INDEX_MASK</dfn>		(0x1ffff &lt;&lt; 0)</u></td></tr>
<tr><th id="36">36</th><td><u>#define		<dfn class="macro" id="_M/PACKET0_COUNT_SHIFT" data-ref="_M/PACKET0_COUNT_SHIFT">PACKET0_COUNT_SHIFT</dfn>		16</u></td></tr>
<tr><th id="37">37</th><td><u>#define		<dfn class="macro" id="_M/PACKET0_COUNT_MASK" data-ref="_M/PACKET0_COUNT_MASK">PACKET0_COUNT_MASK</dfn>		(0x3fff &lt;&lt; 16)</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/CP_PACKET1" data-ref="_M/CP_PACKET1">CP_PACKET1</dfn>			0x40000000</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/CP_PACKET2" data-ref="_M/CP_PACKET2">CP_PACKET2</dfn>			0x80000000</u></td></tr>
<tr><th id="40">40</th><td><u>#define		<dfn class="macro" id="_M/PACKET2_PAD_SHIFT" data-ref="_M/PACKET2_PAD_SHIFT">PACKET2_PAD_SHIFT</dfn>		0</u></td></tr>
<tr><th id="41">41</th><td><u>#define		<dfn class="macro" id="_M/PACKET2_PAD_MASK" data-ref="_M/PACKET2_PAD_MASK">PACKET2_PAD_MASK</dfn>		(0x3fffffff &lt;&lt; 0)</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/CP_PACKET3" data-ref="_M/CP_PACKET3">CP_PACKET3</dfn>			0xC0000000</u></td></tr>
<tr><th id="43">43</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_IT_OPCODE_SHIFT" data-ref="_M/PACKET3_IT_OPCODE_SHIFT">PACKET3_IT_OPCODE_SHIFT</dfn>		8</u></td></tr>
<tr><th id="44">44</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_IT_OPCODE_MASK" data-ref="_M/PACKET3_IT_OPCODE_MASK">PACKET3_IT_OPCODE_MASK</dfn>		(0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="45">45</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_COUNT_SHIFT" data-ref="_M/PACKET3_COUNT_SHIFT">PACKET3_COUNT_SHIFT</dfn>		16</u></td></tr>
<tr><th id="46">46</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_COUNT_MASK" data-ref="_M/PACKET3_COUNT_MASK">PACKET3_COUNT_MASK</dfn>		(0x3fff &lt;&lt; 16)</u></td></tr>
<tr><th id="47">47</th><td><i>/* PACKET3 op code */</i></td></tr>
<tr><th id="48">48</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_NOP" data-ref="_M/PACKET3_NOP">PACKET3_NOP</dfn>			0x10</u></td></tr>
<tr><th id="49">49</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_3D_DRAW_VBUF" data-ref="_M/PACKET3_3D_DRAW_VBUF">PACKET3_3D_DRAW_VBUF</dfn>		0x28</u></td></tr>
<tr><th id="50">50</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_3D_DRAW_IMMD" data-ref="_M/PACKET3_3D_DRAW_IMMD">PACKET3_3D_DRAW_IMMD</dfn>		0x29</u></td></tr>
<tr><th id="51">51</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_3D_DRAW_INDX" data-ref="_M/PACKET3_3D_DRAW_INDX">PACKET3_3D_DRAW_INDX</dfn>		0x2A</u></td></tr>
<tr><th id="52">52</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_3D_LOAD_VBPNTR" data-ref="_M/PACKET3_3D_LOAD_VBPNTR">PACKET3_3D_LOAD_VBPNTR</dfn>		0x2F</u></td></tr>
<tr><th id="53">53</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_3D_CLEAR_ZMASK" data-ref="_M/PACKET3_3D_CLEAR_ZMASK">PACKET3_3D_CLEAR_ZMASK</dfn>		0x32</u></td></tr>
<tr><th id="54">54</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_INDX_BUFFER" data-ref="_M/PACKET3_INDX_BUFFER">PACKET3_INDX_BUFFER</dfn>		0x33</u></td></tr>
<tr><th id="55">55</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_3D_DRAW_VBUF_2" data-ref="_M/PACKET3_3D_DRAW_VBUF_2">PACKET3_3D_DRAW_VBUF_2</dfn>		0x34</u></td></tr>
<tr><th id="56">56</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_3D_DRAW_IMMD_2" data-ref="_M/PACKET3_3D_DRAW_IMMD_2">PACKET3_3D_DRAW_IMMD_2</dfn>		0x35</u></td></tr>
<tr><th id="57">57</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_3D_DRAW_INDX_2" data-ref="_M/PACKET3_3D_DRAW_INDX_2">PACKET3_3D_DRAW_INDX_2</dfn>		0x36</u></td></tr>
<tr><th id="58">58</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_3D_CLEAR_HIZ" data-ref="_M/PACKET3_3D_CLEAR_HIZ">PACKET3_3D_CLEAR_HIZ</dfn>		0x37</u></td></tr>
<tr><th id="59">59</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_BITBLT_MULTI" data-ref="_M/PACKET3_BITBLT_MULTI">PACKET3_BITBLT_MULTI</dfn>		0x9B</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/PACKET0" data-ref="_M/PACKET0">PACKET0</dfn>(reg, n)	(CP_PACKET0 |					\</u></td></tr>
<tr><th id="62">62</th><td><u>			 REG_SET(PACKET0_BASE_INDEX, (reg) &gt;&gt; 2) |	\</u></td></tr>
<tr><th id="63">63</th><td><u>			 REG_SET(PACKET0_COUNT, (n)))</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/PACKET2" data-ref="_M/PACKET2">PACKET2</dfn>(v)	(CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/PACKET3" data-ref="_M/PACKET3">PACKET3</dfn>(op, n)	(CP_PACKET3 |					\</u></td></tr>
<tr><th id="66">66</th><td><u>			 REG_SET(PACKET3_IT_OPCODE, (op)) |		\</u></td></tr>
<tr><th id="67">67</th><td><u>			 REG_SET(PACKET3_COUNT, (n)))</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/* Registers */</i></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/R_0000F0_RBBM_SOFT_RESET" data-ref="_M/R_0000F0_RBBM_SOFT_RESET">R_0000F0_RBBM_SOFT_RESET</dfn>                     0x0000F0</u></td></tr>
<tr><th id="71">71</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_CP" data-ref="_M/S_0000F0_SOFT_RESET_CP">S_0000F0_SOFT_RESET_CP</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="72">72</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_CP" data-ref="_M/G_0000F0_SOFT_RESET_CP">G_0000F0_SOFT_RESET_CP</dfn>(x)                    (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="73">73</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_CP" data-ref="_M/C_0000F0_SOFT_RESET_CP">C_0000F0_SOFT_RESET_CP</dfn>                       0xFFFFFFFE</u></td></tr>
<tr><th id="74">74</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_HI" data-ref="_M/S_0000F0_SOFT_RESET_HI">S_0000F0_SOFT_RESET_HI</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="75">75</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_HI" data-ref="_M/G_0000F0_SOFT_RESET_HI">G_0000F0_SOFT_RESET_HI</dfn>(x)                    (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="76">76</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_HI" data-ref="_M/C_0000F0_SOFT_RESET_HI">C_0000F0_SOFT_RESET_HI</dfn>                       0xFFFFFFFD</u></td></tr>
<tr><th id="77">77</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_SE" data-ref="_M/S_0000F0_SOFT_RESET_SE">S_0000F0_SOFT_RESET_SE</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 2)</u></td></tr>
<tr><th id="78">78</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_SE" data-ref="_M/G_0000F0_SOFT_RESET_SE">G_0000F0_SOFT_RESET_SE</dfn>(x)                    (((x) &gt;&gt; 2) &amp; 0x1)</u></td></tr>
<tr><th id="79">79</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_SE" data-ref="_M/C_0000F0_SOFT_RESET_SE">C_0000F0_SOFT_RESET_SE</dfn>                       0xFFFFFFFB</u></td></tr>
<tr><th id="80">80</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_RE" data-ref="_M/S_0000F0_SOFT_RESET_RE">S_0000F0_SOFT_RESET_RE</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 3)</u></td></tr>
<tr><th id="81">81</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_RE" data-ref="_M/G_0000F0_SOFT_RESET_RE">G_0000F0_SOFT_RESET_RE</dfn>(x)                    (((x) &gt;&gt; 3) &amp; 0x1)</u></td></tr>
<tr><th id="82">82</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_RE" data-ref="_M/C_0000F0_SOFT_RESET_RE">C_0000F0_SOFT_RESET_RE</dfn>                       0xFFFFFFF7</u></td></tr>
<tr><th id="83">83</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_PP" data-ref="_M/S_0000F0_SOFT_RESET_PP">S_0000F0_SOFT_RESET_PP</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 4)</u></td></tr>
<tr><th id="84">84</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_PP" data-ref="_M/G_0000F0_SOFT_RESET_PP">G_0000F0_SOFT_RESET_PP</dfn>(x)                    (((x) &gt;&gt; 4) &amp; 0x1)</u></td></tr>
<tr><th id="85">85</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_PP" data-ref="_M/C_0000F0_SOFT_RESET_PP">C_0000F0_SOFT_RESET_PP</dfn>                       0xFFFFFFEF</u></td></tr>
<tr><th id="86">86</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_E2" data-ref="_M/S_0000F0_SOFT_RESET_E2">S_0000F0_SOFT_RESET_E2</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 5)</u></td></tr>
<tr><th id="87">87</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_E2" data-ref="_M/G_0000F0_SOFT_RESET_E2">G_0000F0_SOFT_RESET_E2</dfn>(x)                    (((x) &gt;&gt; 5) &amp; 0x1)</u></td></tr>
<tr><th id="88">88</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_E2" data-ref="_M/C_0000F0_SOFT_RESET_E2">C_0000F0_SOFT_RESET_E2</dfn>                       0xFFFFFFDF</u></td></tr>
<tr><th id="89">89</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_RB" data-ref="_M/S_0000F0_SOFT_RESET_RB">S_0000F0_SOFT_RESET_RB</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 6)</u></td></tr>
<tr><th id="90">90</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_RB" data-ref="_M/G_0000F0_SOFT_RESET_RB">G_0000F0_SOFT_RESET_RB</dfn>(x)                    (((x) &gt;&gt; 6) &amp; 0x1)</u></td></tr>
<tr><th id="91">91</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_RB" data-ref="_M/C_0000F0_SOFT_RESET_RB">C_0000F0_SOFT_RESET_RB</dfn>                       0xFFFFFFBF</u></td></tr>
<tr><th id="92">92</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_HDP" data-ref="_M/S_0000F0_SOFT_RESET_HDP">S_0000F0_SOFT_RESET_HDP</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 7)</u></td></tr>
<tr><th id="93">93</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_HDP" data-ref="_M/G_0000F0_SOFT_RESET_HDP">G_0000F0_SOFT_RESET_HDP</dfn>(x)                   (((x) &gt;&gt; 7) &amp; 0x1)</u></td></tr>
<tr><th id="94">94</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_HDP" data-ref="_M/C_0000F0_SOFT_RESET_HDP">C_0000F0_SOFT_RESET_HDP</dfn>                      0xFFFFFF7F</u></td></tr>
<tr><th id="95">95</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_MC" data-ref="_M/S_0000F0_SOFT_RESET_MC">S_0000F0_SOFT_RESET_MC</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 8)</u></td></tr>
<tr><th id="96">96</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_MC" data-ref="_M/G_0000F0_SOFT_RESET_MC">G_0000F0_SOFT_RESET_MC</dfn>(x)                    (((x) &gt;&gt; 8) &amp; 0x1)</u></td></tr>
<tr><th id="97">97</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_MC" data-ref="_M/C_0000F0_SOFT_RESET_MC">C_0000F0_SOFT_RESET_MC</dfn>                       0xFFFFFEFF</u></td></tr>
<tr><th id="98">98</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_AIC" data-ref="_M/S_0000F0_SOFT_RESET_AIC">S_0000F0_SOFT_RESET_AIC</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 9)</u></td></tr>
<tr><th id="99">99</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_AIC" data-ref="_M/G_0000F0_SOFT_RESET_AIC">G_0000F0_SOFT_RESET_AIC</dfn>(x)                   (((x) &gt;&gt; 9) &amp; 0x1)</u></td></tr>
<tr><th id="100">100</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_AIC" data-ref="_M/C_0000F0_SOFT_RESET_AIC">C_0000F0_SOFT_RESET_AIC</dfn>                      0xFFFFFDFF</u></td></tr>
<tr><th id="101">101</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_VIP" data-ref="_M/S_0000F0_SOFT_RESET_VIP">S_0000F0_SOFT_RESET_VIP</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 10)</u></td></tr>
<tr><th id="102">102</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_VIP" data-ref="_M/G_0000F0_SOFT_RESET_VIP">G_0000F0_SOFT_RESET_VIP</dfn>(x)                   (((x) &gt;&gt; 10) &amp; 0x1)</u></td></tr>
<tr><th id="103">103</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_VIP" data-ref="_M/C_0000F0_SOFT_RESET_VIP">C_0000F0_SOFT_RESET_VIP</dfn>                      0xFFFFFBFF</u></td></tr>
<tr><th id="104">104</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_DISP" data-ref="_M/S_0000F0_SOFT_RESET_DISP">S_0000F0_SOFT_RESET_DISP</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 11)</u></td></tr>
<tr><th id="105">105</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_DISP" data-ref="_M/G_0000F0_SOFT_RESET_DISP">G_0000F0_SOFT_RESET_DISP</dfn>(x)                  (((x) &gt;&gt; 11) &amp; 0x1)</u></td></tr>
<tr><th id="106">106</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_DISP" data-ref="_M/C_0000F0_SOFT_RESET_DISP">C_0000F0_SOFT_RESET_DISP</dfn>                     0xFFFFF7FF</u></td></tr>
<tr><th id="107">107</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_CG" data-ref="_M/S_0000F0_SOFT_RESET_CG">S_0000F0_SOFT_RESET_CG</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 12)</u></td></tr>
<tr><th id="108">108</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_CG" data-ref="_M/G_0000F0_SOFT_RESET_CG">G_0000F0_SOFT_RESET_CG</dfn>(x)                    (((x) &gt;&gt; 12) &amp; 0x1)</u></td></tr>
<tr><th id="109">109</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_CG" data-ref="_M/C_0000F0_SOFT_RESET_CG">C_0000F0_SOFT_RESET_CG</dfn>                       0xFFFFEFFF</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/R_000030_BUS_CNTL" data-ref="_M/R_000030_BUS_CNTL">R_000030_BUS_CNTL</dfn>                            0x000030</u></td></tr>
<tr><th id="111">111</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_DBL_RESYNC" data-ref="_M/S_000030_BUS_DBL_RESYNC">S_000030_BUS_DBL_RESYNC</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="112">112</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_DBL_RESYNC" data-ref="_M/G_000030_BUS_DBL_RESYNC">G_000030_BUS_DBL_RESYNC</dfn>(x)                   (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="113">113</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_DBL_RESYNC" data-ref="_M/C_000030_BUS_DBL_RESYNC">C_000030_BUS_DBL_RESYNC</dfn>                      0xFFFFFFFE</u></td></tr>
<tr><th id="114">114</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_MSTR_RESET" data-ref="_M/S_000030_BUS_MSTR_RESET">S_000030_BUS_MSTR_RESET</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="115">115</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_MSTR_RESET" data-ref="_M/G_000030_BUS_MSTR_RESET">G_000030_BUS_MSTR_RESET</dfn>(x)                   (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="116">116</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_MSTR_RESET" data-ref="_M/C_000030_BUS_MSTR_RESET">C_000030_BUS_MSTR_RESET</dfn>                      0xFFFFFFFD</u></td></tr>
<tr><th id="117">117</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_FLUSH_BUF" data-ref="_M/S_000030_BUS_FLUSH_BUF">S_000030_BUS_FLUSH_BUF</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 2)</u></td></tr>
<tr><th id="118">118</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_FLUSH_BUF" data-ref="_M/G_000030_BUS_FLUSH_BUF">G_000030_BUS_FLUSH_BUF</dfn>(x)                    (((x) &gt;&gt; 2) &amp; 0x1)</u></td></tr>
<tr><th id="119">119</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_FLUSH_BUF" data-ref="_M/C_000030_BUS_FLUSH_BUF">C_000030_BUS_FLUSH_BUF</dfn>                       0xFFFFFFFB</u></td></tr>
<tr><th id="120">120</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_STOP_REQ_DIS" data-ref="_M/S_000030_BUS_STOP_REQ_DIS">S_000030_BUS_STOP_REQ_DIS</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 3)</u></td></tr>
<tr><th id="121">121</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_STOP_REQ_DIS" data-ref="_M/G_000030_BUS_STOP_REQ_DIS">G_000030_BUS_STOP_REQ_DIS</dfn>(x)                 (((x) &gt;&gt; 3) &amp; 0x1)</u></td></tr>
<tr><th id="122">122</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_STOP_REQ_DIS" data-ref="_M/C_000030_BUS_STOP_REQ_DIS">C_000030_BUS_STOP_REQ_DIS</dfn>                    0xFFFFFFF7</u></td></tr>
<tr><th id="123">123</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_PM4_READ_COMBINE_EN" data-ref="_M/S_000030_BUS_PM4_READ_COMBINE_EN">S_000030_BUS_PM4_READ_COMBINE_EN</dfn>(x)          (((x) &amp; 0x1) &lt;&lt; 4)</u></td></tr>
<tr><th id="124">124</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_PM4_READ_COMBINE_EN" data-ref="_M/G_000030_BUS_PM4_READ_COMBINE_EN">G_000030_BUS_PM4_READ_COMBINE_EN</dfn>(x)          (((x) &gt;&gt; 4) &amp; 0x1)</u></td></tr>
<tr><th id="125">125</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_PM4_READ_COMBINE_EN" data-ref="_M/C_000030_BUS_PM4_READ_COMBINE_EN">C_000030_BUS_PM4_READ_COMBINE_EN</dfn>             0xFFFFFFEF</u></td></tr>
<tr><th id="126">126</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_WRT_COMBINE_EN" data-ref="_M/S_000030_BUS_WRT_COMBINE_EN">S_000030_BUS_WRT_COMBINE_EN</dfn>(x)               (((x) &amp; 0x1) &lt;&lt; 5)</u></td></tr>
<tr><th id="127">127</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_WRT_COMBINE_EN" data-ref="_M/G_000030_BUS_WRT_COMBINE_EN">G_000030_BUS_WRT_COMBINE_EN</dfn>(x)               (((x) &gt;&gt; 5) &amp; 0x1)</u></td></tr>
<tr><th id="128">128</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_WRT_COMBINE_EN" data-ref="_M/C_000030_BUS_WRT_COMBINE_EN">C_000030_BUS_WRT_COMBINE_EN</dfn>                  0xFFFFFFDF</u></td></tr>
<tr><th id="129">129</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_MASTER_DIS" data-ref="_M/S_000030_BUS_MASTER_DIS">S_000030_BUS_MASTER_DIS</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 6)</u></td></tr>
<tr><th id="130">130</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_MASTER_DIS" data-ref="_M/G_000030_BUS_MASTER_DIS">G_000030_BUS_MASTER_DIS</dfn>(x)                   (((x) &gt;&gt; 6) &amp; 0x1)</u></td></tr>
<tr><th id="131">131</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_MASTER_DIS" data-ref="_M/C_000030_BUS_MASTER_DIS">C_000030_BUS_MASTER_DIS</dfn>                      0xFFFFFFBF</u></td></tr>
<tr><th id="132">132</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BIOS_ROM_WRT_EN" data-ref="_M/S_000030_BIOS_ROM_WRT_EN">S_000030_BIOS_ROM_WRT_EN</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 7)</u></td></tr>
<tr><th id="133">133</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BIOS_ROM_WRT_EN" data-ref="_M/G_000030_BIOS_ROM_WRT_EN">G_000030_BIOS_ROM_WRT_EN</dfn>(x)                  (((x) &gt;&gt; 7) &amp; 0x1)</u></td></tr>
<tr><th id="134">134</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BIOS_ROM_WRT_EN" data-ref="_M/C_000030_BIOS_ROM_WRT_EN">C_000030_BIOS_ROM_WRT_EN</dfn>                     0xFFFFFF7F</u></td></tr>
<tr><th id="135">135</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BM_DAC_CRIPPLE" data-ref="_M/S_000030_BM_DAC_CRIPPLE">S_000030_BM_DAC_CRIPPLE</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 8)</u></td></tr>
<tr><th id="136">136</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BM_DAC_CRIPPLE" data-ref="_M/G_000030_BM_DAC_CRIPPLE">G_000030_BM_DAC_CRIPPLE</dfn>(x)                   (((x) &gt;&gt; 8) &amp; 0x1)</u></td></tr>
<tr><th id="137">137</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BM_DAC_CRIPPLE" data-ref="_M/C_000030_BM_DAC_CRIPPLE">C_000030_BM_DAC_CRIPPLE</dfn>                      0xFFFFFEFF</u></td></tr>
<tr><th id="138">138</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_NON_PM4_READ_COMBINE_EN" data-ref="_M/S_000030_BUS_NON_PM4_READ_COMBINE_EN">S_000030_BUS_NON_PM4_READ_COMBINE_EN</dfn>(x)      (((x) &amp; 0x1) &lt;&lt; 9)</u></td></tr>
<tr><th id="139">139</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_NON_PM4_READ_COMBINE_EN" data-ref="_M/G_000030_BUS_NON_PM4_READ_COMBINE_EN">G_000030_BUS_NON_PM4_READ_COMBINE_EN</dfn>(x)      (((x) &gt;&gt; 9) &amp; 0x1)</u></td></tr>
<tr><th id="140">140</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_NON_PM4_READ_COMBINE_EN" data-ref="_M/C_000030_BUS_NON_PM4_READ_COMBINE_EN">C_000030_BUS_NON_PM4_READ_COMBINE_EN</dfn>         0xFFFFFDFF</u></td></tr>
<tr><th id="141">141</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_XFERD_DISCARD_EN" data-ref="_M/S_000030_BUS_XFERD_DISCARD_EN">S_000030_BUS_XFERD_DISCARD_EN</dfn>(x)             (((x) &amp; 0x1) &lt;&lt; 10)</u></td></tr>
<tr><th id="142">142</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_XFERD_DISCARD_EN" data-ref="_M/G_000030_BUS_XFERD_DISCARD_EN">G_000030_BUS_XFERD_DISCARD_EN</dfn>(x)             (((x) &gt;&gt; 10) &amp; 0x1)</u></td></tr>
<tr><th id="143">143</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_XFERD_DISCARD_EN" data-ref="_M/C_000030_BUS_XFERD_DISCARD_EN">C_000030_BUS_XFERD_DISCARD_EN</dfn>                0xFFFFFBFF</u></td></tr>
<tr><th id="144">144</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_SGL_READ_DISABLE" data-ref="_M/S_000030_BUS_SGL_READ_DISABLE">S_000030_BUS_SGL_READ_DISABLE</dfn>(x)             (((x) &amp; 0x1) &lt;&lt; 11)</u></td></tr>
<tr><th id="145">145</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_SGL_READ_DISABLE" data-ref="_M/G_000030_BUS_SGL_READ_DISABLE">G_000030_BUS_SGL_READ_DISABLE</dfn>(x)             (((x) &gt;&gt; 11) &amp; 0x1)</u></td></tr>
<tr><th id="146">146</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_SGL_READ_DISABLE" data-ref="_M/C_000030_BUS_SGL_READ_DISABLE">C_000030_BUS_SGL_READ_DISABLE</dfn>                0xFFFFF7FF</u></td></tr>
<tr><th id="147">147</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BIOS_DIS_ROM" data-ref="_M/S_000030_BIOS_DIS_ROM">S_000030_BIOS_DIS_ROM</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 12)</u></td></tr>
<tr><th id="148">148</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BIOS_DIS_ROM" data-ref="_M/G_000030_BIOS_DIS_ROM">G_000030_BIOS_DIS_ROM</dfn>(x)                     (((x) &gt;&gt; 12) &amp; 0x1)</u></td></tr>
<tr><th id="149">149</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BIOS_DIS_ROM" data-ref="_M/C_000030_BIOS_DIS_ROM">C_000030_BIOS_DIS_ROM</dfn>                        0xFFFFEFFF</u></td></tr>
<tr><th id="150">150</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_PCI_READ_RETRY_EN" data-ref="_M/S_000030_BUS_PCI_READ_RETRY_EN">S_000030_BUS_PCI_READ_RETRY_EN</dfn>(x)            (((x) &amp; 0x1) &lt;&lt; 13)</u></td></tr>
<tr><th id="151">151</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_PCI_READ_RETRY_EN" data-ref="_M/G_000030_BUS_PCI_READ_RETRY_EN">G_000030_BUS_PCI_READ_RETRY_EN</dfn>(x)            (((x) &gt;&gt; 13) &amp; 0x1)</u></td></tr>
<tr><th id="152">152</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_PCI_READ_RETRY_EN" data-ref="_M/C_000030_BUS_PCI_READ_RETRY_EN">C_000030_BUS_PCI_READ_RETRY_EN</dfn>               0xFFFFDFFF</u></td></tr>
<tr><th id="153">153</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_AGP_AD_STEPPING_EN" data-ref="_M/S_000030_BUS_AGP_AD_STEPPING_EN">S_000030_BUS_AGP_AD_STEPPING_EN</dfn>(x)           (((x) &amp; 0x1) &lt;&lt; 14)</u></td></tr>
<tr><th id="154">154</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_AGP_AD_STEPPING_EN" data-ref="_M/G_000030_BUS_AGP_AD_STEPPING_EN">G_000030_BUS_AGP_AD_STEPPING_EN</dfn>(x)           (((x) &gt;&gt; 14) &amp; 0x1)</u></td></tr>
<tr><th id="155">155</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_AGP_AD_STEPPING_EN" data-ref="_M/C_000030_BUS_AGP_AD_STEPPING_EN">C_000030_BUS_AGP_AD_STEPPING_EN</dfn>              0xFFFFBFFF</u></td></tr>
<tr><th id="156">156</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_PCI_WRT_RETRY_EN" data-ref="_M/S_000030_BUS_PCI_WRT_RETRY_EN">S_000030_BUS_PCI_WRT_RETRY_EN</dfn>(x)             (((x) &amp; 0x1) &lt;&lt; 15)</u></td></tr>
<tr><th id="157">157</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_PCI_WRT_RETRY_EN" data-ref="_M/G_000030_BUS_PCI_WRT_RETRY_EN">G_000030_BUS_PCI_WRT_RETRY_EN</dfn>(x)             (((x) &gt;&gt; 15) &amp; 0x1)</u></td></tr>
<tr><th id="158">158</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_PCI_WRT_RETRY_EN" data-ref="_M/C_000030_BUS_PCI_WRT_RETRY_EN">C_000030_BUS_PCI_WRT_RETRY_EN</dfn>                0xFFFF7FFF</u></td></tr>
<tr><th id="159">159</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_RETRY_WS" data-ref="_M/S_000030_BUS_RETRY_WS">S_000030_BUS_RETRY_WS</dfn>(x)                     (((x) &amp; 0xF) &lt;&lt; 16)</u></td></tr>
<tr><th id="160">160</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_RETRY_WS" data-ref="_M/G_000030_BUS_RETRY_WS">G_000030_BUS_RETRY_WS</dfn>(x)                     (((x) &gt;&gt; 16) &amp; 0xF)</u></td></tr>
<tr><th id="161">161</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_RETRY_WS" data-ref="_M/C_000030_BUS_RETRY_WS">C_000030_BUS_RETRY_WS</dfn>                        0xFFF0FFFF</u></td></tr>
<tr><th id="162">162</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_MSTR_RD_MULT" data-ref="_M/S_000030_BUS_MSTR_RD_MULT">S_000030_BUS_MSTR_RD_MULT</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 20)</u></td></tr>
<tr><th id="163">163</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_MSTR_RD_MULT" data-ref="_M/G_000030_BUS_MSTR_RD_MULT">G_000030_BUS_MSTR_RD_MULT</dfn>(x)                 (((x) &gt;&gt; 20) &amp; 0x1)</u></td></tr>
<tr><th id="164">164</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_MSTR_RD_MULT" data-ref="_M/C_000030_BUS_MSTR_RD_MULT">C_000030_BUS_MSTR_RD_MULT</dfn>                    0xFFEFFFFF</u></td></tr>
<tr><th id="165">165</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_MSTR_RD_LINE" data-ref="_M/S_000030_BUS_MSTR_RD_LINE">S_000030_BUS_MSTR_RD_LINE</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 21)</u></td></tr>
<tr><th id="166">166</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_MSTR_RD_LINE" data-ref="_M/G_000030_BUS_MSTR_RD_LINE">G_000030_BUS_MSTR_RD_LINE</dfn>(x)                 (((x) &gt;&gt; 21) &amp; 0x1)</u></td></tr>
<tr><th id="167">167</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_MSTR_RD_LINE" data-ref="_M/C_000030_BUS_MSTR_RD_LINE">C_000030_BUS_MSTR_RD_LINE</dfn>                    0xFFDFFFFF</u></td></tr>
<tr><th id="168">168</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_SUSPEND" data-ref="_M/S_000030_BUS_SUSPEND">S_000030_BUS_SUSPEND</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 22)</u></td></tr>
<tr><th id="169">169</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_SUSPEND" data-ref="_M/G_000030_BUS_SUSPEND">G_000030_BUS_SUSPEND</dfn>(x)                      (((x) &gt;&gt; 22) &amp; 0x1)</u></td></tr>
<tr><th id="170">170</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_SUSPEND" data-ref="_M/C_000030_BUS_SUSPEND">C_000030_BUS_SUSPEND</dfn>                         0xFFBFFFFF</u></td></tr>
<tr><th id="171">171</th><td><u>#define   <dfn class="macro" id="_M/S_000030_LAT_16X" data-ref="_M/S_000030_LAT_16X">S_000030_LAT_16X</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 23)</u></td></tr>
<tr><th id="172">172</th><td><u>#define   <dfn class="macro" id="_M/G_000030_LAT_16X" data-ref="_M/G_000030_LAT_16X">G_000030_LAT_16X</dfn>(x)                          (((x) &gt;&gt; 23) &amp; 0x1)</u></td></tr>
<tr><th id="173">173</th><td><u>#define   <dfn class="macro" id="_M/C_000030_LAT_16X" data-ref="_M/C_000030_LAT_16X">C_000030_LAT_16X</dfn>                             0xFF7FFFFF</u></td></tr>
<tr><th id="174">174</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_RD_DISCARD_EN" data-ref="_M/S_000030_BUS_RD_DISCARD_EN">S_000030_BUS_RD_DISCARD_EN</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="175">175</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_RD_DISCARD_EN" data-ref="_M/G_000030_BUS_RD_DISCARD_EN">G_000030_BUS_RD_DISCARD_EN</dfn>(x)                (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="176">176</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_RD_DISCARD_EN" data-ref="_M/C_000030_BUS_RD_DISCARD_EN">C_000030_BUS_RD_DISCARD_EN</dfn>                   0xFEFFFFFF</u></td></tr>
<tr><th id="177">177</th><td><u>#define   <dfn class="macro" id="_M/S_000030_ENFRCWRDY" data-ref="_M/S_000030_ENFRCWRDY">S_000030_ENFRCWRDY</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 25)</u></td></tr>
<tr><th id="178">178</th><td><u>#define   <dfn class="macro" id="_M/G_000030_ENFRCWRDY" data-ref="_M/G_000030_ENFRCWRDY">G_000030_ENFRCWRDY</dfn>(x)                        (((x) &gt;&gt; 25) &amp; 0x1)</u></td></tr>
<tr><th id="179">179</th><td><u>#define   <dfn class="macro" id="_M/C_000030_ENFRCWRDY" data-ref="_M/C_000030_ENFRCWRDY">C_000030_ENFRCWRDY</dfn>                           0xFDFFFFFF</u></td></tr>
<tr><th id="180">180</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_MSTR_WS" data-ref="_M/S_000030_BUS_MSTR_WS">S_000030_BUS_MSTR_WS</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 26)</u></td></tr>
<tr><th id="181">181</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_MSTR_WS" data-ref="_M/G_000030_BUS_MSTR_WS">G_000030_BUS_MSTR_WS</dfn>(x)                      (((x) &gt;&gt; 26) &amp; 0x1)</u></td></tr>
<tr><th id="182">182</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_MSTR_WS" data-ref="_M/C_000030_BUS_MSTR_WS">C_000030_BUS_MSTR_WS</dfn>                         0xFBFFFFFF</u></td></tr>
<tr><th id="183">183</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_PARKING_DIS" data-ref="_M/S_000030_BUS_PARKING_DIS">S_000030_BUS_PARKING_DIS</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 27)</u></td></tr>
<tr><th id="184">184</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_PARKING_DIS" data-ref="_M/G_000030_BUS_PARKING_DIS">G_000030_BUS_PARKING_DIS</dfn>(x)                  (((x) &gt;&gt; 27) &amp; 0x1)</u></td></tr>
<tr><th id="185">185</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_PARKING_DIS" data-ref="_M/C_000030_BUS_PARKING_DIS">C_000030_BUS_PARKING_DIS</dfn>                     0xF7FFFFFF</u></td></tr>
<tr><th id="186">186</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_MSTR_DISCONNECT_EN" data-ref="_M/S_000030_BUS_MSTR_DISCONNECT_EN">S_000030_BUS_MSTR_DISCONNECT_EN</dfn>(x)           (((x) &amp; 0x1) &lt;&lt; 28)</u></td></tr>
<tr><th id="187">187</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_MSTR_DISCONNECT_EN" data-ref="_M/G_000030_BUS_MSTR_DISCONNECT_EN">G_000030_BUS_MSTR_DISCONNECT_EN</dfn>(x)           (((x) &gt;&gt; 28) &amp; 0x1)</u></td></tr>
<tr><th id="188">188</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_MSTR_DISCONNECT_EN" data-ref="_M/C_000030_BUS_MSTR_DISCONNECT_EN">C_000030_BUS_MSTR_DISCONNECT_EN</dfn>              0xEFFFFFFF</u></td></tr>
<tr><th id="189">189</th><td><u>#define   <dfn class="macro" id="_M/S_000030_SERR_EN" data-ref="_M/S_000030_SERR_EN">S_000030_SERR_EN</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 29)</u></td></tr>
<tr><th id="190">190</th><td><u>#define   <dfn class="macro" id="_M/G_000030_SERR_EN" data-ref="_M/G_000030_SERR_EN">G_000030_SERR_EN</dfn>(x)                          (((x) &gt;&gt; 29) &amp; 0x1)</u></td></tr>
<tr><th id="191">191</th><td><u>#define   <dfn class="macro" id="_M/C_000030_SERR_EN" data-ref="_M/C_000030_SERR_EN">C_000030_SERR_EN</dfn>                             0xDFFFFFFF</u></td></tr>
<tr><th id="192">192</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_READ_BURST" data-ref="_M/S_000030_BUS_READ_BURST">S_000030_BUS_READ_BURST</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 30)</u></td></tr>
<tr><th id="193">193</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_READ_BURST" data-ref="_M/G_000030_BUS_READ_BURST">G_000030_BUS_READ_BURST</dfn>(x)                   (((x) &gt;&gt; 30) &amp; 0x1)</u></td></tr>
<tr><th id="194">194</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_READ_BURST" data-ref="_M/C_000030_BUS_READ_BURST">C_000030_BUS_READ_BURST</dfn>                      0xBFFFFFFF</u></td></tr>
<tr><th id="195">195</th><td><u>#define   <dfn class="macro" id="_M/S_000030_BUS_RDY_READ_DLY" data-ref="_M/S_000030_BUS_RDY_READ_DLY">S_000030_BUS_RDY_READ_DLY</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 31)</u></td></tr>
<tr><th id="196">196</th><td><u>#define   <dfn class="macro" id="_M/G_000030_BUS_RDY_READ_DLY" data-ref="_M/G_000030_BUS_RDY_READ_DLY">G_000030_BUS_RDY_READ_DLY</dfn>(x)                 (((x) &gt;&gt; 31) &amp; 0x1)</u></td></tr>
<tr><th id="197">197</th><td><u>#define   <dfn class="macro" id="_M/C_000030_BUS_RDY_READ_DLY" data-ref="_M/C_000030_BUS_RDY_READ_DLY">C_000030_BUS_RDY_READ_DLY</dfn>                    0x7FFFFFFF</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/R_000040_GEN_INT_CNTL" data-ref="_M/R_000040_GEN_INT_CNTL">R_000040_GEN_INT_CNTL</dfn>                        0x000040</u></td></tr>
<tr><th id="199">199</th><td><u>#define   <dfn class="macro" id="_M/S_000040_CRTC_VBLANK" data-ref="_M/S_000040_CRTC_VBLANK">S_000040_CRTC_VBLANK</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="200">200</th><td><u>#define   <dfn class="macro" id="_M/G_000040_CRTC_VBLANK" data-ref="_M/G_000040_CRTC_VBLANK">G_000040_CRTC_VBLANK</dfn>(x)                      (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="201">201</th><td><u>#define   <dfn class="macro" id="_M/C_000040_CRTC_VBLANK" data-ref="_M/C_000040_CRTC_VBLANK">C_000040_CRTC_VBLANK</dfn>                         0xFFFFFFFE</u></td></tr>
<tr><th id="202">202</th><td><u>#define   <dfn class="macro" id="_M/S_000040_CRTC_VLINE" data-ref="_M/S_000040_CRTC_VLINE">S_000040_CRTC_VLINE</dfn>(x)                       (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="203">203</th><td><u>#define   <dfn class="macro" id="_M/G_000040_CRTC_VLINE" data-ref="_M/G_000040_CRTC_VLINE">G_000040_CRTC_VLINE</dfn>(x)                       (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="204">204</th><td><u>#define   <dfn class="macro" id="_M/C_000040_CRTC_VLINE" data-ref="_M/C_000040_CRTC_VLINE">C_000040_CRTC_VLINE</dfn>                          0xFFFFFFFD</u></td></tr>
<tr><th id="205">205</th><td><u>#define   <dfn class="macro" id="_M/S_000040_CRTC_VSYNC" data-ref="_M/S_000040_CRTC_VSYNC">S_000040_CRTC_VSYNC</dfn>(x)                       (((x) &amp; 0x1) &lt;&lt; 2)</u></td></tr>
<tr><th id="206">206</th><td><u>#define   <dfn class="macro" id="_M/G_000040_CRTC_VSYNC" data-ref="_M/G_000040_CRTC_VSYNC">G_000040_CRTC_VSYNC</dfn>(x)                       (((x) &gt;&gt; 2) &amp; 0x1)</u></td></tr>
<tr><th id="207">207</th><td><u>#define   <dfn class="macro" id="_M/C_000040_CRTC_VSYNC" data-ref="_M/C_000040_CRTC_VSYNC">C_000040_CRTC_VSYNC</dfn>                          0xFFFFFFFB</u></td></tr>
<tr><th id="208">208</th><td><u>#define   <dfn class="macro" id="_M/S_000040_SNAPSHOT" data-ref="_M/S_000040_SNAPSHOT">S_000040_SNAPSHOT</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 3)</u></td></tr>
<tr><th id="209">209</th><td><u>#define   <dfn class="macro" id="_M/G_000040_SNAPSHOT" data-ref="_M/G_000040_SNAPSHOT">G_000040_SNAPSHOT</dfn>(x)                         (((x) &gt;&gt; 3) &amp; 0x1)</u></td></tr>
<tr><th id="210">210</th><td><u>#define   <dfn class="macro" id="_M/C_000040_SNAPSHOT" data-ref="_M/C_000040_SNAPSHOT">C_000040_SNAPSHOT</dfn>                            0xFFFFFFF7</u></td></tr>
<tr><th id="211">211</th><td><u>#define   <dfn class="macro" id="_M/S_000040_FP_DETECT" data-ref="_M/S_000040_FP_DETECT">S_000040_FP_DETECT</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 4)</u></td></tr>
<tr><th id="212">212</th><td><u>#define   <dfn class="macro" id="_M/G_000040_FP_DETECT" data-ref="_M/G_000040_FP_DETECT">G_000040_FP_DETECT</dfn>(x)                        (((x) &gt;&gt; 4) &amp; 0x1)</u></td></tr>
<tr><th id="213">213</th><td><u>#define   <dfn class="macro" id="_M/C_000040_FP_DETECT" data-ref="_M/C_000040_FP_DETECT">C_000040_FP_DETECT</dfn>                           0xFFFFFFEF</u></td></tr>
<tr><th id="214">214</th><td><u>#define   <dfn class="macro" id="_M/S_000040_CRTC2_VLINE" data-ref="_M/S_000040_CRTC2_VLINE">S_000040_CRTC2_VLINE</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 5)</u></td></tr>
<tr><th id="215">215</th><td><u>#define   <dfn class="macro" id="_M/G_000040_CRTC2_VLINE" data-ref="_M/G_000040_CRTC2_VLINE">G_000040_CRTC2_VLINE</dfn>(x)                      (((x) &gt;&gt; 5) &amp; 0x1)</u></td></tr>
<tr><th id="216">216</th><td><u>#define   <dfn class="macro" id="_M/C_000040_CRTC2_VLINE" data-ref="_M/C_000040_CRTC2_VLINE">C_000040_CRTC2_VLINE</dfn>                         0xFFFFFFDF</u></td></tr>
<tr><th id="217">217</th><td><u>#define   <dfn class="macro" id="_M/S_000040_DMA_VIPH0_INT_EN" data-ref="_M/S_000040_DMA_VIPH0_INT_EN">S_000040_DMA_VIPH0_INT_EN</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 12)</u></td></tr>
<tr><th id="218">218</th><td><u>#define   <dfn class="macro" id="_M/G_000040_DMA_VIPH0_INT_EN" data-ref="_M/G_000040_DMA_VIPH0_INT_EN">G_000040_DMA_VIPH0_INT_EN</dfn>(x)                 (((x) &gt;&gt; 12) &amp; 0x1)</u></td></tr>
<tr><th id="219">219</th><td><u>#define   <dfn class="macro" id="_M/C_000040_DMA_VIPH0_INT_EN" data-ref="_M/C_000040_DMA_VIPH0_INT_EN">C_000040_DMA_VIPH0_INT_EN</dfn>                    0xFFFFEFFF</u></td></tr>
<tr><th id="220">220</th><td><u>#define   <dfn class="macro" id="_M/S_000040_CRTC2_VSYNC" data-ref="_M/S_000040_CRTC2_VSYNC">S_000040_CRTC2_VSYNC</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 6)</u></td></tr>
<tr><th id="221">221</th><td><u>#define   <dfn class="macro" id="_M/G_000040_CRTC2_VSYNC" data-ref="_M/G_000040_CRTC2_VSYNC">G_000040_CRTC2_VSYNC</dfn>(x)                      (((x) &gt;&gt; 6) &amp; 0x1)</u></td></tr>
<tr><th id="222">222</th><td><u>#define   <dfn class="macro" id="_M/C_000040_CRTC2_VSYNC" data-ref="_M/C_000040_CRTC2_VSYNC">C_000040_CRTC2_VSYNC</dfn>                         0xFFFFFFBF</u></td></tr>
<tr><th id="223">223</th><td><u>#define   <dfn class="macro" id="_M/S_000040_SNAPSHOT2" data-ref="_M/S_000040_SNAPSHOT2">S_000040_SNAPSHOT2</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 7)</u></td></tr>
<tr><th id="224">224</th><td><u>#define   <dfn class="macro" id="_M/G_000040_SNAPSHOT2" data-ref="_M/G_000040_SNAPSHOT2">G_000040_SNAPSHOT2</dfn>(x)                        (((x) &gt;&gt; 7) &amp; 0x1)</u></td></tr>
<tr><th id="225">225</th><td><u>#define   <dfn class="macro" id="_M/C_000040_SNAPSHOT2" data-ref="_M/C_000040_SNAPSHOT2">C_000040_SNAPSHOT2</dfn>                           0xFFFFFF7F</u></td></tr>
<tr><th id="226">226</th><td><u>#define   <dfn class="macro" id="_M/S_000040_CRTC2_VBLANK" data-ref="_M/S_000040_CRTC2_VBLANK">S_000040_CRTC2_VBLANK</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 9)</u></td></tr>
<tr><th id="227">227</th><td><u>#define   <dfn class="macro" id="_M/G_000040_CRTC2_VBLANK" data-ref="_M/G_000040_CRTC2_VBLANK">G_000040_CRTC2_VBLANK</dfn>(x)                     (((x) &gt;&gt; 9) &amp; 0x1)</u></td></tr>
<tr><th id="228">228</th><td><u>#define   <dfn class="macro" id="_M/C_000040_CRTC2_VBLANK" data-ref="_M/C_000040_CRTC2_VBLANK">C_000040_CRTC2_VBLANK</dfn>                        0xFFFFFDFF</u></td></tr>
<tr><th id="229">229</th><td><u>#define   <dfn class="macro" id="_M/S_000040_FP2_DETECT" data-ref="_M/S_000040_FP2_DETECT">S_000040_FP2_DETECT</dfn>(x)                       (((x) &amp; 0x1) &lt;&lt; 10)</u></td></tr>
<tr><th id="230">230</th><td><u>#define   <dfn class="macro" id="_M/G_000040_FP2_DETECT" data-ref="_M/G_000040_FP2_DETECT">G_000040_FP2_DETECT</dfn>(x)                       (((x) &gt;&gt; 10) &amp; 0x1)</u></td></tr>
<tr><th id="231">231</th><td><u>#define   <dfn class="macro" id="_M/C_000040_FP2_DETECT" data-ref="_M/C_000040_FP2_DETECT">C_000040_FP2_DETECT</dfn>                          0xFFFFFBFF</u></td></tr>
<tr><th id="232">232</th><td><u>#define   <dfn class="macro" id="_M/S_000040_VSYNC_DIFF_OVER_LIMIT" data-ref="_M/S_000040_VSYNC_DIFF_OVER_LIMIT">S_000040_VSYNC_DIFF_OVER_LIMIT</dfn>(x)            (((x) &amp; 0x1) &lt;&lt; 11)</u></td></tr>
<tr><th id="233">233</th><td><u>#define   <dfn class="macro" id="_M/G_000040_VSYNC_DIFF_OVER_LIMIT" data-ref="_M/G_000040_VSYNC_DIFF_OVER_LIMIT">G_000040_VSYNC_DIFF_OVER_LIMIT</dfn>(x)            (((x) &gt;&gt; 11) &amp; 0x1)</u></td></tr>
<tr><th id="234">234</th><td><u>#define   <dfn class="macro" id="_M/C_000040_VSYNC_DIFF_OVER_LIMIT" data-ref="_M/C_000040_VSYNC_DIFF_OVER_LIMIT">C_000040_VSYNC_DIFF_OVER_LIMIT</dfn>               0xFFFFF7FF</u></td></tr>
<tr><th id="235">235</th><td><u>#define   <dfn class="macro" id="_M/S_000040_DMA_VIPH1_INT_EN" data-ref="_M/S_000040_DMA_VIPH1_INT_EN">S_000040_DMA_VIPH1_INT_EN</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 13)</u></td></tr>
<tr><th id="236">236</th><td><u>#define   <dfn class="macro" id="_M/G_000040_DMA_VIPH1_INT_EN" data-ref="_M/G_000040_DMA_VIPH1_INT_EN">G_000040_DMA_VIPH1_INT_EN</dfn>(x)                 (((x) &gt;&gt; 13) &amp; 0x1)</u></td></tr>
<tr><th id="237">237</th><td><u>#define   <dfn class="macro" id="_M/C_000040_DMA_VIPH1_INT_EN" data-ref="_M/C_000040_DMA_VIPH1_INT_EN">C_000040_DMA_VIPH1_INT_EN</dfn>                    0xFFFFDFFF</u></td></tr>
<tr><th id="238">238</th><td><u>#define   <dfn class="macro" id="_M/S_000040_DMA_VIPH2_INT_EN" data-ref="_M/S_000040_DMA_VIPH2_INT_EN">S_000040_DMA_VIPH2_INT_EN</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 14)</u></td></tr>
<tr><th id="239">239</th><td><u>#define   <dfn class="macro" id="_M/G_000040_DMA_VIPH2_INT_EN" data-ref="_M/G_000040_DMA_VIPH2_INT_EN">G_000040_DMA_VIPH2_INT_EN</dfn>(x)                 (((x) &gt;&gt; 14) &amp; 0x1)</u></td></tr>
<tr><th id="240">240</th><td><u>#define   <dfn class="macro" id="_M/C_000040_DMA_VIPH2_INT_EN" data-ref="_M/C_000040_DMA_VIPH2_INT_EN">C_000040_DMA_VIPH2_INT_EN</dfn>                    0xFFFFBFFF</u></td></tr>
<tr><th id="241">241</th><td><u>#define   <dfn class="macro" id="_M/S_000040_DMA_VIPH3_INT_EN" data-ref="_M/S_000040_DMA_VIPH3_INT_EN">S_000040_DMA_VIPH3_INT_EN</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 15)</u></td></tr>
<tr><th id="242">242</th><td><u>#define   <dfn class="macro" id="_M/G_000040_DMA_VIPH3_INT_EN" data-ref="_M/G_000040_DMA_VIPH3_INT_EN">G_000040_DMA_VIPH3_INT_EN</dfn>(x)                 (((x) &gt;&gt; 15) &amp; 0x1)</u></td></tr>
<tr><th id="243">243</th><td><u>#define   <dfn class="macro" id="_M/C_000040_DMA_VIPH3_INT_EN" data-ref="_M/C_000040_DMA_VIPH3_INT_EN">C_000040_DMA_VIPH3_INT_EN</dfn>                    0xFFFF7FFF</u></td></tr>
<tr><th id="244">244</th><td><u>#define   <dfn class="macro" id="_M/S_000040_I2C_INT_EN" data-ref="_M/S_000040_I2C_INT_EN">S_000040_I2C_INT_EN</dfn>(x)                       (((x) &amp; 0x1) &lt;&lt; 17)</u></td></tr>
<tr><th id="245">245</th><td><u>#define   <dfn class="macro" id="_M/G_000040_I2C_INT_EN" data-ref="_M/G_000040_I2C_INT_EN">G_000040_I2C_INT_EN</dfn>(x)                       (((x) &gt;&gt; 17) &amp; 0x1)</u></td></tr>
<tr><th id="246">246</th><td><u>#define   <dfn class="macro" id="_M/C_000040_I2C_INT_EN" data-ref="_M/C_000040_I2C_INT_EN">C_000040_I2C_INT_EN</dfn>                          0xFFFDFFFF</u></td></tr>
<tr><th id="247">247</th><td><u>#define   <dfn class="macro" id="_M/S_000040_GUI_IDLE" data-ref="_M/S_000040_GUI_IDLE">S_000040_GUI_IDLE</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 19)</u></td></tr>
<tr><th id="248">248</th><td><u>#define   <dfn class="macro" id="_M/G_000040_GUI_IDLE" data-ref="_M/G_000040_GUI_IDLE">G_000040_GUI_IDLE</dfn>(x)                         (((x) &gt;&gt; 19) &amp; 0x1)</u></td></tr>
<tr><th id="249">249</th><td><u>#define   <dfn class="macro" id="_M/C_000040_GUI_IDLE" data-ref="_M/C_000040_GUI_IDLE">C_000040_GUI_IDLE</dfn>                            0xFFF7FFFF</u></td></tr>
<tr><th id="250">250</th><td><u>#define   <dfn class="macro" id="_M/S_000040_VIPH_INT_EN" data-ref="_M/S_000040_VIPH_INT_EN">S_000040_VIPH_INT_EN</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="251">251</th><td><u>#define   <dfn class="macro" id="_M/G_000040_VIPH_INT_EN" data-ref="_M/G_000040_VIPH_INT_EN">G_000040_VIPH_INT_EN</dfn>(x)                      (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="252">252</th><td><u>#define   <dfn class="macro" id="_M/C_000040_VIPH_INT_EN" data-ref="_M/C_000040_VIPH_INT_EN">C_000040_VIPH_INT_EN</dfn>                         0xFEFFFFFF</u></td></tr>
<tr><th id="253">253</th><td><u>#define   <dfn class="macro" id="_M/S_000040_SW_INT_EN" data-ref="_M/S_000040_SW_INT_EN">S_000040_SW_INT_EN</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 25)</u></td></tr>
<tr><th id="254">254</th><td><u>#define   <dfn class="macro" id="_M/G_000040_SW_INT_EN" data-ref="_M/G_000040_SW_INT_EN">G_000040_SW_INT_EN</dfn>(x)                        (((x) &gt;&gt; 25) &amp; 0x1)</u></td></tr>
<tr><th id="255">255</th><td><u>#define   <dfn class="macro" id="_M/C_000040_SW_INT_EN" data-ref="_M/C_000040_SW_INT_EN">C_000040_SW_INT_EN</dfn>                           0xFDFFFFFF</u></td></tr>
<tr><th id="256">256</th><td><u>#define   <dfn class="macro" id="_M/S_000040_GEYSERVILLE" data-ref="_M/S_000040_GEYSERVILLE">S_000040_GEYSERVILLE</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 27)</u></td></tr>
<tr><th id="257">257</th><td><u>#define   <dfn class="macro" id="_M/G_000040_GEYSERVILLE" data-ref="_M/G_000040_GEYSERVILLE">G_000040_GEYSERVILLE</dfn>(x)                      (((x) &gt;&gt; 27) &amp; 0x1)</u></td></tr>
<tr><th id="258">258</th><td><u>#define   <dfn class="macro" id="_M/C_000040_GEYSERVILLE" data-ref="_M/C_000040_GEYSERVILLE">C_000040_GEYSERVILLE</dfn>                         0xF7FFFFFF</u></td></tr>
<tr><th id="259">259</th><td><u>#define   <dfn class="macro" id="_M/S_000040_HDCP_AUTHORIZED_INT" data-ref="_M/S_000040_HDCP_AUTHORIZED_INT">S_000040_HDCP_AUTHORIZED_INT</dfn>(x)              (((x) &amp; 0x1) &lt;&lt; 28)</u></td></tr>
<tr><th id="260">260</th><td><u>#define   <dfn class="macro" id="_M/G_000040_HDCP_AUTHORIZED_INT" data-ref="_M/G_000040_HDCP_AUTHORIZED_INT">G_000040_HDCP_AUTHORIZED_INT</dfn>(x)              (((x) &gt;&gt; 28) &amp; 0x1)</u></td></tr>
<tr><th id="261">261</th><td><u>#define   <dfn class="macro" id="_M/C_000040_HDCP_AUTHORIZED_INT" data-ref="_M/C_000040_HDCP_AUTHORIZED_INT">C_000040_HDCP_AUTHORIZED_INT</dfn>                 0xEFFFFFFF</u></td></tr>
<tr><th id="262">262</th><td><u>#define   <dfn class="macro" id="_M/S_000040_DVI_I2C_INT" data-ref="_M/S_000040_DVI_I2C_INT">S_000040_DVI_I2C_INT</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 29)</u></td></tr>
<tr><th id="263">263</th><td><u>#define   <dfn class="macro" id="_M/G_000040_DVI_I2C_INT" data-ref="_M/G_000040_DVI_I2C_INT">G_000040_DVI_I2C_INT</dfn>(x)                      (((x) &gt;&gt; 29) &amp; 0x1)</u></td></tr>
<tr><th id="264">264</th><td><u>#define   <dfn class="macro" id="_M/C_000040_DVI_I2C_INT" data-ref="_M/C_000040_DVI_I2C_INT">C_000040_DVI_I2C_INT</dfn>                         0xDFFFFFFF</u></td></tr>
<tr><th id="265">265</th><td><u>#define   <dfn class="macro" id="_M/S_000040_GUIDMA" data-ref="_M/S_000040_GUIDMA">S_000040_GUIDMA</dfn>(x)                           (((x) &amp; 0x1) &lt;&lt; 30)</u></td></tr>
<tr><th id="266">266</th><td><u>#define   <dfn class="macro" id="_M/G_000040_GUIDMA" data-ref="_M/G_000040_GUIDMA">G_000040_GUIDMA</dfn>(x)                           (((x) &gt;&gt; 30) &amp; 0x1)</u></td></tr>
<tr><th id="267">267</th><td><u>#define   <dfn class="macro" id="_M/C_000040_GUIDMA" data-ref="_M/C_000040_GUIDMA">C_000040_GUIDMA</dfn>                              0xBFFFFFFF</u></td></tr>
<tr><th id="268">268</th><td><u>#define   <dfn class="macro" id="_M/S_000040_VIDDMA" data-ref="_M/S_000040_VIDDMA">S_000040_VIDDMA</dfn>(x)                           (((x) &amp; 0x1) &lt;&lt; 31)</u></td></tr>
<tr><th id="269">269</th><td><u>#define   <dfn class="macro" id="_M/G_000040_VIDDMA" data-ref="_M/G_000040_VIDDMA">G_000040_VIDDMA</dfn>(x)                           (((x) &gt;&gt; 31) &amp; 0x1)</u></td></tr>
<tr><th id="270">270</th><td><u>#define   <dfn class="macro" id="_M/C_000040_VIDDMA" data-ref="_M/C_000040_VIDDMA">C_000040_VIDDMA</dfn>                              0x7FFFFFFF</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/R_000044_GEN_INT_STATUS" data-ref="_M/R_000044_GEN_INT_STATUS">R_000044_GEN_INT_STATUS</dfn>                      0x000044</u></td></tr>
<tr><th id="272">272</th><td><u>#define   <dfn class="macro" id="_M/S_000044_CRTC_VBLANK_STAT" data-ref="_M/S_000044_CRTC_VBLANK_STAT">S_000044_CRTC_VBLANK_STAT</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="273">273</th><td><u>#define   <dfn class="macro" id="_M/G_000044_CRTC_VBLANK_STAT" data-ref="_M/G_000044_CRTC_VBLANK_STAT">G_000044_CRTC_VBLANK_STAT</dfn>(x)                 (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="274">274</th><td><u>#define   <dfn class="macro" id="_M/C_000044_CRTC_VBLANK_STAT" data-ref="_M/C_000044_CRTC_VBLANK_STAT">C_000044_CRTC_VBLANK_STAT</dfn>                    0xFFFFFFFE</u></td></tr>
<tr><th id="275">275</th><td><u>#define   <dfn class="macro" id="_M/S_000044_CRTC_VBLANK_STAT_AK" data-ref="_M/S_000044_CRTC_VBLANK_STAT_AK">S_000044_CRTC_VBLANK_STAT_AK</dfn>(x)              (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="276">276</th><td><u>#define   <dfn class="macro" id="_M/G_000044_CRTC_VBLANK_STAT_AK" data-ref="_M/G_000044_CRTC_VBLANK_STAT_AK">G_000044_CRTC_VBLANK_STAT_AK</dfn>(x)              (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="277">277</th><td><u>#define   <dfn class="macro" id="_M/C_000044_CRTC_VBLANK_STAT_AK" data-ref="_M/C_000044_CRTC_VBLANK_STAT_AK">C_000044_CRTC_VBLANK_STAT_AK</dfn>                 0xFFFFFFFE</u></td></tr>
<tr><th id="278">278</th><td><u>#define   <dfn class="macro" id="_M/S_000044_CRTC_VLINE_STAT" data-ref="_M/S_000044_CRTC_VLINE_STAT">S_000044_CRTC_VLINE_STAT</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="279">279</th><td><u>#define   <dfn class="macro" id="_M/G_000044_CRTC_VLINE_STAT" data-ref="_M/G_000044_CRTC_VLINE_STAT">G_000044_CRTC_VLINE_STAT</dfn>(x)                  (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="280">280</th><td><u>#define   <dfn class="macro" id="_M/C_000044_CRTC_VLINE_STAT" data-ref="_M/C_000044_CRTC_VLINE_STAT">C_000044_CRTC_VLINE_STAT</dfn>                     0xFFFFFFFD</u></td></tr>
<tr><th id="281">281</th><td><u>#define   <dfn class="macro" id="_M/S_000044_CRTC_VLINE_STAT_AK" data-ref="_M/S_000044_CRTC_VLINE_STAT_AK">S_000044_CRTC_VLINE_STAT_AK</dfn>(x)               (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="282">282</th><td><u>#define   <dfn class="macro" id="_M/G_000044_CRTC_VLINE_STAT_AK" data-ref="_M/G_000044_CRTC_VLINE_STAT_AK">G_000044_CRTC_VLINE_STAT_AK</dfn>(x)               (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="283">283</th><td><u>#define   <dfn class="macro" id="_M/C_000044_CRTC_VLINE_STAT_AK" data-ref="_M/C_000044_CRTC_VLINE_STAT_AK">C_000044_CRTC_VLINE_STAT_AK</dfn>                  0xFFFFFFFD</u></td></tr>
<tr><th id="284">284</th><td><u>#define   <dfn class="macro" id="_M/S_000044_CRTC_VSYNC_STAT" data-ref="_M/S_000044_CRTC_VSYNC_STAT">S_000044_CRTC_VSYNC_STAT</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 2)</u></td></tr>
<tr><th id="285">285</th><td><u>#define   <dfn class="macro" id="_M/G_000044_CRTC_VSYNC_STAT" data-ref="_M/G_000044_CRTC_VSYNC_STAT">G_000044_CRTC_VSYNC_STAT</dfn>(x)                  (((x) &gt;&gt; 2) &amp; 0x1)</u></td></tr>
<tr><th id="286">286</th><td><u>#define   <dfn class="macro" id="_M/C_000044_CRTC_VSYNC_STAT" data-ref="_M/C_000044_CRTC_VSYNC_STAT">C_000044_CRTC_VSYNC_STAT</dfn>                     0xFFFFFFFB</u></td></tr>
<tr><th id="287">287</th><td><u>#define   <dfn class="macro" id="_M/S_000044_CRTC_VSYNC_STAT_AK" data-ref="_M/S_000044_CRTC_VSYNC_STAT_AK">S_000044_CRTC_VSYNC_STAT_AK</dfn>(x)               (((x) &amp; 0x1) &lt;&lt; 2)</u></td></tr>
<tr><th id="288">288</th><td><u>#define   <dfn class="macro" id="_M/G_000044_CRTC_VSYNC_STAT_AK" data-ref="_M/G_000044_CRTC_VSYNC_STAT_AK">G_000044_CRTC_VSYNC_STAT_AK</dfn>(x)               (((x) &gt;&gt; 2) &amp; 0x1)</u></td></tr>
<tr><th id="289">289</th><td><u>#define   <dfn class="macro" id="_M/C_000044_CRTC_VSYNC_STAT_AK" data-ref="_M/C_000044_CRTC_VSYNC_STAT_AK">C_000044_CRTC_VSYNC_STAT_AK</dfn>                  0xFFFFFFFB</u></td></tr>
<tr><th id="290">290</th><td><u>#define   <dfn class="macro" id="_M/S_000044_SNAPSHOT_STAT" data-ref="_M/S_000044_SNAPSHOT_STAT">S_000044_SNAPSHOT_STAT</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 3)</u></td></tr>
<tr><th id="291">291</th><td><u>#define   <dfn class="macro" id="_M/G_000044_SNAPSHOT_STAT" data-ref="_M/G_000044_SNAPSHOT_STAT">G_000044_SNAPSHOT_STAT</dfn>(x)                    (((x) &gt;&gt; 3) &amp; 0x1)</u></td></tr>
<tr><th id="292">292</th><td><u>#define   <dfn class="macro" id="_M/C_000044_SNAPSHOT_STAT" data-ref="_M/C_000044_SNAPSHOT_STAT">C_000044_SNAPSHOT_STAT</dfn>                       0xFFFFFFF7</u></td></tr>
<tr><th id="293">293</th><td><u>#define   <dfn class="macro" id="_M/S_000044_SNAPSHOT_STAT_AK" data-ref="_M/S_000044_SNAPSHOT_STAT_AK">S_000044_SNAPSHOT_STAT_AK</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 3)</u></td></tr>
<tr><th id="294">294</th><td><u>#define   <dfn class="macro" id="_M/G_000044_SNAPSHOT_STAT_AK" data-ref="_M/G_000044_SNAPSHOT_STAT_AK">G_000044_SNAPSHOT_STAT_AK</dfn>(x)                 (((x) &gt;&gt; 3) &amp; 0x1)</u></td></tr>
<tr><th id="295">295</th><td><u>#define   <dfn class="macro" id="_M/C_000044_SNAPSHOT_STAT_AK" data-ref="_M/C_000044_SNAPSHOT_STAT_AK">C_000044_SNAPSHOT_STAT_AK</dfn>                    0xFFFFFFF7</u></td></tr>
<tr><th id="296">296</th><td><u>#define   <dfn class="macro" id="_M/S_000044_FP_DETECT_STAT" data-ref="_M/S_000044_FP_DETECT_STAT">S_000044_FP_DETECT_STAT</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 4)</u></td></tr>
<tr><th id="297">297</th><td><u>#define   <dfn class="macro" id="_M/G_000044_FP_DETECT_STAT" data-ref="_M/G_000044_FP_DETECT_STAT">G_000044_FP_DETECT_STAT</dfn>(x)                   (((x) &gt;&gt; 4) &amp; 0x1)</u></td></tr>
<tr><th id="298">298</th><td><u>#define   <dfn class="macro" id="_M/C_000044_FP_DETECT_STAT" data-ref="_M/C_000044_FP_DETECT_STAT">C_000044_FP_DETECT_STAT</dfn>                      0xFFFFFFEF</u></td></tr>
<tr><th id="299">299</th><td><u>#define   <dfn class="macro" id="_M/S_000044_FP_DETECT_STAT_AK" data-ref="_M/S_000044_FP_DETECT_STAT_AK">S_000044_FP_DETECT_STAT_AK</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 4)</u></td></tr>
<tr><th id="300">300</th><td><u>#define   <dfn class="macro" id="_M/G_000044_FP_DETECT_STAT_AK" data-ref="_M/G_000044_FP_DETECT_STAT_AK">G_000044_FP_DETECT_STAT_AK</dfn>(x)                (((x) &gt;&gt; 4) &amp; 0x1)</u></td></tr>
<tr><th id="301">301</th><td><u>#define   <dfn class="macro" id="_M/C_000044_FP_DETECT_STAT_AK" data-ref="_M/C_000044_FP_DETECT_STAT_AK">C_000044_FP_DETECT_STAT_AK</dfn>                   0xFFFFFFEF</u></td></tr>
<tr><th id="302">302</th><td><u>#define   <dfn class="macro" id="_M/S_000044_CRTC2_VLINE_STAT" data-ref="_M/S_000044_CRTC2_VLINE_STAT">S_000044_CRTC2_VLINE_STAT</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 5)</u></td></tr>
<tr><th id="303">303</th><td><u>#define   <dfn class="macro" id="_M/G_000044_CRTC2_VLINE_STAT" data-ref="_M/G_000044_CRTC2_VLINE_STAT">G_000044_CRTC2_VLINE_STAT</dfn>(x)                 (((x) &gt;&gt; 5) &amp; 0x1)</u></td></tr>
<tr><th id="304">304</th><td><u>#define   <dfn class="macro" id="_M/C_000044_CRTC2_VLINE_STAT" data-ref="_M/C_000044_CRTC2_VLINE_STAT">C_000044_CRTC2_VLINE_STAT</dfn>                    0xFFFFFFDF</u></td></tr>
<tr><th id="305">305</th><td><u>#define   <dfn class="macro" id="_M/S_000044_CRTC2_VLINE_STAT_AK" data-ref="_M/S_000044_CRTC2_VLINE_STAT_AK">S_000044_CRTC2_VLINE_STAT_AK</dfn>(x)              (((x) &amp; 0x1) &lt;&lt; 5)</u></td></tr>
<tr><th id="306">306</th><td><u>#define   <dfn class="macro" id="_M/G_000044_CRTC2_VLINE_STAT_AK" data-ref="_M/G_000044_CRTC2_VLINE_STAT_AK">G_000044_CRTC2_VLINE_STAT_AK</dfn>(x)              (((x) &gt;&gt; 5) &amp; 0x1)</u></td></tr>
<tr><th id="307">307</th><td><u>#define   <dfn class="macro" id="_M/C_000044_CRTC2_VLINE_STAT_AK" data-ref="_M/C_000044_CRTC2_VLINE_STAT_AK">C_000044_CRTC2_VLINE_STAT_AK</dfn>                 0xFFFFFFDF</u></td></tr>
<tr><th id="308">308</th><td><u>#define   <dfn class="macro" id="_M/S_000044_CRTC2_VSYNC_STAT" data-ref="_M/S_000044_CRTC2_VSYNC_STAT">S_000044_CRTC2_VSYNC_STAT</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 6)</u></td></tr>
<tr><th id="309">309</th><td><u>#define   <dfn class="macro" id="_M/G_000044_CRTC2_VSYNC_STAT" data-ref="_M/G_000044_CRTC2_VSYNC_STAT">G_000044_CRTC2_VSYNC_STAT</dfn>(x)                 (((x) &gt;&gt; 6) &amp; 0x1)</u></td></tr>
<tr><th id="310">310</th><td><u>#define   <dfn class="macro" id="_M/C_000044_CRTC2_VSYNC_STAT" data-ref="_M/C_000044_CRTC2_VSYNC_STAT">C_000044_CRTC2_VSYNC_STAT</dfn>                    0xFFFFFFBF</u></td></tr>
<tr><th id="311">311</th><td><u>#define   <dfn class="macro" id="_M/S_000044_CRTC2_VSYNC_STAT_AK" data-ref="_M/S_000044_CRTC2_VSYNC_STAT_AK">S_000044_CRTC2_VSYNC_STAT_AK</dfn>(x)              (((x) &amp; 0x1) &lt;&lt; 6)</u></td></tr>
<tr><th id="312">312</th><td><u>#define   <dfn class="macro" id="_M/G_000044_CRTC2_VSYNC_STAT_AK" data-ref="_M/G_000044_CRTC2_VSYNC_STAT_AK">G_000044_CRTC2_VSYNC_STAT_AK</dfn>(x)              (((x) &gt;&gt; 6) &amp; 0x1)</u></td></tr>
<tr><th id="313">313</th><td><u>#define   <dfn class="macro" id="_M/C_000044_CRTC2_VSYNC_STAT_AK" data-ref="_M/C_000044_CRTC2_VSYNC_STAT_AK">C_000044_CRTC2_VSYNC_STAT_AK</dfn>                 0xFFFFFFBF</u></td></tr>
<tr><th id="314">314</th><td><u>#define   <dfn class="macro" id="_M/S_000044_SNAPSHOT2_STAT" data-ref="_M/S_000044_SNAPSHOT2_STAT">S_000044_SNAPSHOT2_STAT</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 7)</u></td></tr>
<tr><th id="315">315</th><td><u>#define   <dfn class="macro" id="_M/G_000044_SNAPSHOT2_STAT" data-ref="_M/G_000044_SNAPSHOT2_STAT">G_000044_SNAPSHOT2_STAT</dfn>(x)                   (((x) &gt;&gt; 7) &amp; 0x1)</u></td></tr>
<tr><th id="316">316</th><td><u>#define   <dfn class="macro" id="_M/C_000044_SNAPSHOT2_STAT" data-ref="_M/C_000044_SNAPSHOT2_STAT">C_000044_SNAPSHOT2_STAT</dfn>                      0xFFFFFF7F</u></td></tr>
<tr><th id="317">317</th><td><u>#define   <dfn class="macro" id="_M/S_000044_SNAPSHOT2_STAT_AK" data-ref="_M/S_000044_SNAPSHOT2_STAT_AK">S_000044_SNAPSHOT2_STAT_AK</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 7)</u></td></tr>
<tr><th id="318">318</th><td><u>#define   <dfn class="macro" id="_M/G_000044_SNAPSHOT2_STAT_AK" data-ref="_M/G_000044_SNAPSHOT2_STAT_AK">G_000044_SNAPSHOT2_STAT_AK</dfn>(x)                (((x) &gt;&gt; 7) &amp; 0x1)</u></td></tr>
<tr><th id="319">319</th><td><u>#define   <dfn class="macro" id="_M/C_000044_SNAPSHOT2_STAT_AK" data-ref="_M/C_000044_SNAPSHOT2_STAT_AK">C_000044_SNAPSHOT2_STAT_AK</dfn>                   0xFFFFFF7F</u></td></tr>
<tr><th id="320">320</th><td><u>#define   <dfn class="macro" id="_M/S_000044_CAP0_INT_ACTIVE" data-ref="_M/S_000044_CAP0_INT_ACTIVE">S_000044_CAP0_INT_ACTIVE</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 8)</u></td></tr>
<tr><th id="321">321</th><td><u>#define   <dfn class="macro" id="_M/G_000044_CAP0_INT_ACTIVE" data-ref="_M/G_000044_CAP0_INT_ACTIVE">G_000044_CAP0_INT_ACTIVE</dfn>(x)                  (((x) &gt;&gt; 8) &amp; 0x1)</u></td></tr>
<tr><th id="322">322</th><td><u>#define   <dfn class="macro" id="_M/C_000044_CAP0_INT_ACTIVE" data-ref="_M/C_000044_CAP0_INT_ACTIVE">C_000044_CAP0_INT_ACTIVE</dfn>                     0xFFFFFEFF</u></td></tr>
<tr><th id="323">323</th><td><u>#define   <dfn class="macro" id="_M/S_000044_CRTC2_VBLANK_STAT" data-ref="_M/S_000044_CRTC2_VBLANK_STAT">S_000044_CRTC2_VBLANK_STAT</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 9)</u></td></tr>
<tr><th id="324">324</th><td><u>#define   <dfn class="macro" id="_M/G_000044_CRTC2_VBLANK_STAT" data-ref="_M/G_000044_CRTC2_VBLANK_STAT">G_000044_CRTC2_VBLANK_STAT</dfn>(x)                (((x) &gt;&gt; 9) &amp; 0x1)</u></td></tr>
<tr><th id="325">325</th><td><u>#define   <dfn class="macro" id="_M/C_000044_CRTC2_VBLANK_STAT" data-ref="_M/C_000044_CRTC2_VBLANK_STAT">C_000044_CRTC2_VBLANK_STAT</dfn>                   0xFFFFFDFF</u></td></tr>
<tr><th id="326">326</th><td><u>#define   <dfn class="macro" id="_M/S_000044_CRTC2_VBLANK_STAT_AK" data-ref="_M/S_000044_CRTC2_VBLANK_STAT_AK">S_000044_CRTC2_VBLANK_STAT_AK</dfn>(x)             (((x) &amp; 0x1) &lt;&lt; 9)</u></td></tr>
<tr><th id="327">327</th><td><u>#define   <dfn class="macro" id="_M/G_000044_CRTC2_VBLANK_STAT_AK" data-ref="_M/G_000044_CRTC2_VBLANK_STAT_AK">G_000044_CRTC2_VBLANK_STAT_AK</dfn>(x)             (((x) &gt;&gt; 9) &amp; 0x1)</u></td></tr>
<tr><th id="328">328</th><td><u>#define   <dfn class="macro" id="_M/C_000044_CRTC2_VBLANK_STAT_AK" data-ref="_M/C_000044_CRTC2_VBLANK_STAT_AK">C_000044_CRTC2_VBLANK_STAT_AK</dfn>                0xFFFFFDFF</u></td></tr>
<tr><th id="329">329</th><td><u>#define   <dfn class="macro" id="_M/S_000044_FP2_DETECT_STAT" data-ref="_M/S_000044_FP2_DETECT_STAT">S_000044_FP2_DETECT_STAT</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 10)</u></td></tr>
<tr><th id="330">330</th><td><u>#define   <dfn class="macro" id="_M/G_000044_FP2_DETECT_STAT" data-ref="_M/G_000044_FP2_DETECT_STAT">G_000044_FP2_DETECT_STAT</dfn>(x)                  (((x) &gt;&gt; 10) &amp; 0x1)</u></td></tr>
<tr><th id="331">331</th><td><u>#define   <dfn class="macro" id="_M/C_000044_FP2_DETECT_STAT" data-ref="_M/C_000044_FP2_DETECT_STAT">C_000044_FP2_DETECT_STAT</dfn>                     0xFFFFFBFF</u></td></tr>
<tr><th id="332">332</th><td><u>#define   <dfn class="macro" id="_M/S_000044_FP2_DETECT_STAT_AK" data-ref="_M/S_000044_FP2_DETECT_STAT_AK">S_000044_FP2_DETECT_STAT_AK</dfn>(x)               (((x) &amp; 0x1) &lt;&lt; 10)</u></td></tr>
<tr><th id="333">333</th><td><u>#define   <dfn class="macro" id="_M/G_000044_FP2_DETECT_STAT_AK" data-ref="_M/G_000044_FP2_DETECT_STAT_AK">G_000044_FP2_DETECT_STAT_AK</dfn>(x)               (((x) &gt;&gt; 10) &amp; 0x1)</u></td></tr>
<tr><th id="334">334</th><td><u>#define   <dfn class="macro" id="_M/C_000044_FP2_DETECT_STAT_AK" data-ref="_M/C_000044_FP2_DETECT_STAT_AK">C_000044_FP2_DETECT_STAT_AK</dfn>                  0xFFFFFBFF</u></td></tr>
<tr><th id="335">335</th><td><u>#define   <dfn class="macro" id="_M/S_000044_VSYNC_DIFF_OVER_LIMIT_STAT" data-ref="_M/S_000044_VSYNC_DIFF_OVER_LIMIT_STAT">S_000044_VSYNC_DIFF_OVER_LIMIT_STAT</dfn>(x)       (((x) &amp; 0x1) &lt;&lt; 11)</u></td></tr>
<tr><th id="336">336</th><td><u>#define   <dfn class="macro" id="_M/G_000044_VSYNC_DIFF_OVER_LIMIT_STAT" data-ref="_M/G_000044_VSYNC_DIFF_OVER_LIMIT_STAT">G_000044_VSYNC_DIFF_OVER_LIMIT_STAT</dfn>(x)       (((x) &gt;&gt; 11) &amp; 0x1)</u></td></tr>
<tr><th id="337">337</th><td><u>#define   <dfn class="macro" id="_M/C_000044_VSYNC_DIFF_OVER_LIMIT_STAT" data-ref="_M/C_000044_VSYNC_DIFF_OVER_LIMIT_STAT">C_000044_VSYNC_DIFF_OVER_LIMIT_STAT</dfn>          0xFFFFF7FF</u></td></tr>
<tr><th id="338">338</th><td><u>#define   <dfn class="macro" id="_M/S_000044_VSYNC_DIFF_OVER_LIMIT_STAT_AK" data-ref="_M/S_000044_VSYNC_DIFF_OVER_LIMIT_STAT_AK">S_000044_VSYNC_DIFF_OVER_LIMIT_STAT_AK</dfn>(x)    (((x) &amp; 0x1) &lt;&lt; 11)</u></td></tr>
<tr><th id="339">339</th><td><u>#define   <dfn class="macro" id="_M/G_000044_VSYNC_DIFF_OVER_LIMIT_STAT_AK" data-ref="_M/G_000044_VSYNC_DIFF_OVER_LIMIT_STAT_AK">G_000044_VSYNC_DIFF_OVER_LIMIT_STAT_AK</dfn>(x)    (((x) &gt;&gt; 11) &amp; 0x1)</u></td></tr>
<tr><th id="340">340</th><td><u>#define   <dfn class="macro" id="_M/C_000044_VSYNC_DIFF_OVER_LIMIT_STAT_AK" data-ref="_M/C_000044_VSYNC_DIFF_OVER_LIMIT_STAT_AK">C_000044_VSYNC_DIFF_OVER_LIMIT_STAT_AK</dfn>       0xFFFFF7FF</u></td></tr>
<tr><th id="341">341</th><td><u>#define   <dfn class="macro" id="_M/S_000044_DMA_VIPH0_INT" data-ref="_M/S_000044_DMA_VIPH0_INT">S_000044_DMA_VIPH0_INT</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 12)</u></td></tr>
<tr><th id="342">342</th><td><u>#define   <dfn class="macro" id="_M/G_000044_DMA_VIPH0_INT" data-ref="_M/G_000044_DMA_VIPH0_INT">G_000044_DMA_VIPH0_INT</dfn>(x)                    (((x) &gt;&gt; 12) &amp; 0x1)</u></td></tr>
<tr><th id="343">343</th><td><u>#define   <dfn class="macro" id="_M/C_000044_DMA_VIPH0_INT" data-ref="_M/C_000044_DMA_VIPH0_INT">C_000044_DMA_VIPH0_INT</dfn>                       0xFFFFEFFF</u></td></tr>
<tr><th id="344">344</th><td><u>#define   <dfn class="macro" id="_M/S_000044_DMA_VIPH0_INT_AK" data-ref="_M/S_000044_DMA_VIPH0_INT_AK">S_000044_DMA_VIPH0_INT_AK</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 12)</u></td></tr>
<tr><th id="345">345</th><td><u>#define   <dfn class="macro" id="_M/G_000044_DMA_VIPH0_INT_AK" data-ref="_M/G_000044_DMA_VIPH0_INT_AK">G_000044_DMA_VIPH0_INT_AK</dfn>(x)                 (((x) &gt;&gt; 12) &amp; 0x1)</u></td></tr>
<tr><th id="346">346</th><td><u>#define   <dfn class="macro" id="_M/C_000044_DMA_VIPH0_INT_AK" data-ref="_M/C_000044_DMA_VIPH0_INT_AK">C_000044_DMA_VIPH0_INT_AK</dfn>                    0xFFFFEFFF</u></td></tr>
<tr><th id="347">347</th><td><u>#define   <dfn class="macro" id="_M/S_000044_DMA_VIPH1_INT" data-ref="_M/S_000044_DMA_VIPH1_INT">S_000044_DMA_VIPH1_INT</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 13)</u></td></tr>
<tr><th id="348">348</th><td><u>#define   <dfn class="macro" id="_M/G_000044_DMA_VIPH1_INT" data-ref="_M/G_000044_DMA_VIPH1_INT">G_000044_DMA_VIPH1_INT</dfn>(x)                    (((x) &gt;&gt; 13) &amp; 0x1)</u></td></tr>
<tr><th id="349">349</th><td><u>#define   <dfn class="macro" id="_M/C_000044_DMA_VIPH1_INT" data-ref="_M/C_000044_DMA_VIPH1_INT">C_000044_DMA_VIPH1_INT</dfn>                       0xFFFFDFFF</u></td></tr>
<tr><th id="350">350</th><td><u>#define   <dfn class="macro" id="_M/S_000044_DMA_VIPH1_INT_AK" data-ref="_M/S_000044_DMA_VIPH1_INT_AK">S_000044_DMA_VIPH1_INT_AK</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 13)</u></td></tr>
<tr><th id="351">351</th><td><u>#define   <dfn class="macro" id="_M/G_000044_DMA_VIPH1_INT_AK" data-ref="_M/G_000044_DMA_VIPH1_INT_AK">G_000044_DMA_VIPH1_INT_AK</dfn>(x)                 (((x) &gt;&gt; 13) &amp; 0x1)</u></td></tr>
<tr><th id="352">352</th><td><u>#define   <dfn class="macro" id="_M/C_000044_DMA_VIPH1_INT_AK" data-ref="_M/C_000044_DMA_VIPH1_INT_AK">C_000044_DMA_VIPH1_INT_AK</dfn>                    0xFFFFDFFF</u></td></tr>
<tr><th id="353">353</th><td><u>#define   <dfn class="macro" id="_M/S_000044_DMA_VIPH2_INT" data-ref="_M/S_000044_DMA_VIPH2_INT">S_000044_DMA_VIPH2_INT</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 14)</u></td></tr>
<tr><th id="354">354</th><td><u>#define   <dfn class="macro" id="_M/G_000044_DMA_VIPH2_INT" data-ref="_M/G_000044_DMA_VIPH2_INT">G_000044_DMA_VIPH2_INT</dfn>(x)                    (((x) &gt;&gt; 14) &amp; 0x1)</u></td></tr>
<tr><th id="355">355</th><td><u>#define   <dfn class="macro" id="_M/C_000044_DMA_VIPH2_INT" data-ref="_M/C_000044_DMA_VIPH2_INT">C_000044_DMA_VIPH2_INT</dfn>                       0xFFFFBFFF</u></td></tr>
<tr><th id="356">356</th><td><u>#define   <dfn class="macro" id="_M/S_000044_DMA_VIPH2_INT_AK" data-ref="_M/S_000044_DMA_VIPH2_INT_AK">S_000044_DMA_VIPH2_INT_AK</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 14)</u></td></tr>
<tr><th id="357">357</th><td><u>#define   <dfn class="macro" id="_M/G_000044_DMA_VIPH2_INT_AK" data-ref="_M/G_000044_DMA_VIPH2_INT_AK">G_000044_DMA_VIPH2_INT_AK</dfn>(x)                 (((x) &gt;&gt; 14) &amp; 0x1)</u></td></tr>
<tr><th id="358">358</th><td><u>#define   <dfn class="macro" id="_M/C_000044_DMA_VIPH2_INT_AK" data-ref="_M/C_000044_DMA_VIPH2_INT_AK">C_000044_DMA_VIPH2_INT_AK</dfn>                    0xFFFFBFFF</u></td></tr>
<tr><th id="359">359</th><td><u>#define   <dfn class="macro" id="_M/S_000044_DMA_VIPH3_INT" data-ref="_M/S_000044_DMA_VIPH3_INT">S_000044_DMA_VIPH3_INT</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 15)</u></td></tr>
<tr><th id="360">360</th><td><u>#define   <dfn class="macro" id="_M/G_000044_DMA_VIPH3_INT" data-ref="_M/G_000044_DMA_VIPH3_INT">G_000044_DMA_VIPH3_INT</dfn>(x)                    (((x) &gt;&gt; 15) &amp; 0x1)</u></td></tr>
<tr><th id="361">361</th><td><u>#define   <dfn class="macro" id="_M/C_000044_DMA_VIPH3_INT" data-ref="_M/C_000044_DMA_VIPH3_INT">C_000044_DMA_VIPH3_INT</dfn>                       0xFFFF7FFF</u></td></tr>
<tr><th id="362">362</th><td><u>#define   <dfn class="macro" id="_M/S_000044_DMA_VIPH3_INT_AK" data-ref="_M/S_000044_DMA_VIPH3_INT_AK">S_000044_DMA_VIPH3_INT_AK</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 15)</u></td></tr>
<tr><th id="363">363</th><td><u>#define   <dfn class="macro" id="_M/G_000044_DMA_VIPH3_INT_AK" data-ref="_M/G_000044_DMA_VIPH3_INT_AK">G_000044_DMA_VIPH3_INT_AK</dfn>(x)                 (((x) &gt;&gt; 15) &amp; 0x1)</u></td></tr>
<tr><th id="364">364</th><td><u>#define   <dfn class="macro" id="_M/C_000044_DMA_VIPH3_INT_AK" data-ref="_M/C_000044_DMA_VIPH3_INT_AK">C_000044_DMA_VIPH3_INT_AK</dfn>                    0xFFFF7FFF</u></td></tr>
<tr><th id="365">365</th><td><u>#define   <dfn class="macro" id="_M/S_000044_I2C_INT" data-ref="_M/S_000044_I2C_INT">S_000044_I2C_INT</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 17)</u></td></tr>
<tr><th id="366">366</th><td><u>#define   <dfn class="macro" id="_M/G_000044_I2C_INT" data-ref="_M/G_000044_I2C_INT">G_000044_I2C_INT</dfn>(x)                          (((x) &gt;&gt; 17) &amp; 0x1)</u></td></tr>
<tr><th id="367">367</th><td><u>#define   <dfn class="macro" id="_M/C_000044_I2C_INT" data-ref="_M/C_000044_I2C_INT">C_000044_I2C_INT</dfn>                             0xFFFDFFFF</u></td></tr>
<tr><th id="368">368</th><td><u>#define   <dfn class="macro" id="_M/S_000044_I2C_INT_AK" data-ref="_M/S_000044_I2C_INT_AK">S_000044_I2C_INT_AK</dfn>(x)                       (((x) &amp; 0x1) &lt;&lt; 17)</u></td></tr>
<tr><th id="369">369</th><td><u>#define   <dfn class="macro" id="_M/G_000044_I2C_INT_AK" data-ref="_M/G_000044_I2C_INT_AK">G_000044_I2C_INT_AK</dfn>(x)                       (((x) &gt;&gt; 17) &amp; 0x1)</u></td></tr>
<tr><th id="370">370</th><td><u>#define   <dfn class="macro" id="_M/C_000044_I2C_INT_AK" data-ref="_M/C_000044_I2C_INT_AK">C_000044_I2C_INT_AK</dfn>                          0xFFFDFFFF</u></td></tr>
<tr><th id="371">371</th><td><u>#define   <dfn class="macro" id="_M/S_000044_GUI_IDLE_STAT" data-ref="_M/S_000044_GUI_IDLE_STAT">S_000044_GUI_IDLE_STAT</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 19)</u></td></tr>
<tr><th id="372">372</th><td><u>#define   <dfn class="macro" id="_M/G_000044_GUI_IDLE_STAT" data-ref="_M/G_000044_GUI_IDLE_STAT">G_000044_GUI_IDLE_STAT</dfn>(x)                    (((x) &gt;&gt; 19) &amp; 0x1)</u></td></tr>
<tr><th id="373">373</th><td><u>#define   <dfn class="macro" id="_M/C_000044_GUI_IDLE_STAT" data-ref="_M/C_000044_GUI_IDLE_STAT">C_000044_GUI_IDLE_STAT</dfn>                       0xFFF7FFFF</u></td></tr>
<tr><th id="374">374</th><td><u>#define   <dfn class="macro" id="_M/S_000044_GUI_IDLE_STAT_AK" data-ref="_M/S_000044_GUI_IDLE_STAT_AK">S_000044_GUI_IDLE_STAT_AK</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 19)</u></td></tr>
<tr><th id="375">375</th><td><u>#define   <dfn class="macro" id="_M/G_000044_GUI_IDLE_STAT_AK" data-ref="_M/G_000044_GUI_IDLE_STAT_AK">G_000044_GUI_IDLE_STAT_AK</dfn>(x)                 (((x) &gt;&gt; 19) &amp; 0x1)</u></td></tr>
<tr><th id="376">376</th><td><u>#define   <dfn class="macro" id="_M/C_000044_GUI_IDLE_STAT_AK" data-ref="_M/C_000044_GUI_IDLE_STAT_AK">C_000044_GUI_IDLE_STAT_AK</dfn>                    0xFFF7FFFF</u></td></tr>
<tr><th id="377">377</th><td><u>#define   <dfn class="macro" id="_M/S_000044_VIPH_INT" data-ref="_M/S_000044_VIPH_INT">S_000044_VIPH_INT</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="378">378</th><td><u>#define   <dfn class="macro" id="_M/G_000044_VIPH_INT" data-ref="_M/G_000044_VIPH_INT">G_000044_VIPH_INT</dfn>(x)                         (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="379">379</th><td><u>#define   <dfn class="macro" id="_M/C_000044_VIPH_INT" data-ref="_M/C_000044_VIPH_INT">C_000044_VIPH_INT</dfn>                            0xFEFFFFFF</u></td></tr>
<tr><th id="380">380</th><td><u>#define   <dfn class="macro" id="_M/S_000044_SW_INT" data-ref="_M/S_000044_SW_INT">S_000044_SW_INT</dfn>(x)                           (((x) &amp; 0x1) &lt;&lt; 25)</u></td></tr>
<tr><th id="381">381</th><td><u>#define   <dfn class="macro" id="_M/G_000044_SW_INT" data-ref="_M/G_000044_SW_INT">G_000044_SW_INT</dfn>(x)                           (((x) &gt;&gt; 25) &amp; 0x1)</u></td></tr>
<tr><th id="382">382</th><td><u>#define   <dfn class="macro" id="_M/C_000044_SW_INT" data-ref="_M/C_000044_SW_INT">C_000044_SW_INT</dfn>                              0xFDFFFFFF</u></td></tr>
<tr><th id="383">383</th><td><u>#define   <dfn class="macro" id="_M/S_000044_SW_INT_AK" data-ref="_M/S_000044_SW_INT_AK">S_000044_SW_INT_AK</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 25)</u></td></tr>
<tr><th id="384">384</th><td><u>#define   <dfn class="macro" id="_M/G_000044_SW_INT_AK" data-ref="_M/G_000044_SW_INT_AK">G_000044_SW_INT_AK</dfn>(x)                        (((x) &gt;&gt; 25) &amp; 0x1)</u></td></tr>
<tr><th id="385">385</th><td><u>#define   <dfn class="macro" id="_M/C_000044_SW_INT_AK" data-ref="_M/C_000044_SW_INT_AK">C_000044_SW_INT_AK</dfn>                           0xFDFFFFFF</u></td></tr>
<tr><th id="386">386</th><td><u>#define   <dfn class="macro" id="_M/S_000044_SW_INT_SET" data-ref="_M/S_000044_SW_INT_SET">S_000044_SW_INT_SET</dfn>(x)                       (((x) &amp; 0x1) &lt;&lt; 26)</u></td></tr>
<tr><th id="387">387</th><td><u>#define   <dfn class="macro" id="_M/G_000044_SW_INT_SET" data-ref="_M/G_000044_SW_INT_SET">G_000044_SW_INT_SET</dfn>(x)                       (((x) &gt;&gt; 26) &amp; 0x1)</u></td></tr>
<tr><th id="388">388</th><td><u>#define   <dfn class="macro" id="_M/C_000044_SW_INT_SET" data-ref="_M/C_000044_SW_INT_SET">C_000044_SW_INT_SET</dfn>                          0xFBFFFFFF</u></td></tr>
<tr><th id="389">389</th><td><u>#define   <dfn class="macro" id="_M/S_000044_GEYSERVILLE_STAT" data-ref="_M/S_000044_GEYSERVILLE_STAT">S_000044_GEYSERVILLE_STAT</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 27)</u></td></tr>
<tr><th id="390">390</th><td><u>#define   <dfn class="macro" id="_M/G_000044_GEYSERVILLE_STAT" data-ref="_M/G_000044_GEYSERVILLE_STAT">G_000044_GEYSERVILLE_STAT</dfn>(x)                 (((x) &gt;&gt; 27) &amp; 0x1)</u></td></tr>
<tr><th id="391">391</th><td><u>#define   <dfn class="macro" id="_M/C_000044_GEYSERVILLE_STAT" data-ref="_M/C_000044_GEYSERVILLE_STAT">C_000044_GEYSERVILLE_STAT</dfn>                    0xF7FFFFFF</u></td></tr>
<tr><th id="392">392</th><td><u>#define   <dfn class="macro" id="_M/S_000044_GEYSERVILLE_STAT_AK" data-ref="_M/S_000044_GEYSERVILLE_STAT_AK">S_000044_GEYSERVILLE_STAT_AK</dfn>(x)              (((x) &amp; 0x1) &lt;&lt; 27)</u></td></tr>
<tr><th id="393">393</th><td><u>#define   <dfn class="macro" id="_M/G_000044_GEYSERVILLE_STAT_AK" data-ref="_M/G_000044_GEYSERVILLE_STAT_AK">G_000044_GEYSERVILLE_STAT_AK</dfn>(x)              (((x) &gt;&gt; 27) &amp; 0x1)</u></td></tr>
<tr><th id="394">394</th><td><u>#define   <dfn class="macro" id="_M/C_000044_GEYSERVILLE_STAT_AK" data-ref="_M/C_000044_GEYSERVILLE_STAT_AK">C_000044_GEYSERVILLE_STAT_AK</dfn>                 0xF7FFFFFF</u></td></tr>
<tr><th id="395">395</th><td><u>#define   <dfn class="macro" id="_M/S_000044_HDCP_AUTHORIZED_INT_STAT" data-ref="_M/S_000044_HDCP_AUTHORIZED_INT_STAT">S_000044_HDCP_AUTHORIZED_INT_STAT</dfn>(x)         (((x) &amp; 0x1) &lt;&lt; 28)</u></td></tr>
<tr><th id="396">396</th><td><u>#define   <dfn class="macro" id="_M/G_000044_HDCP_AUTHORIZED_INT_STAT" data-ref="_M/G_000044_HDCP_AUTHORIZED_INT_STAT">G_000044_HDCP_AUTHORIZED_INT_STAT</dfn>(x)         (((x) &gt;&gt; 28) &amp; 0x1)</u></td></tr>
<tr><th id="397">397</th><td><u>#define   <dfn class="macro" id="_M/C_000044_HDCP_AUTHORIZED_INT_STAT" data-ref="_M/C_000044_HDCP_AUTHORIZED_INT_STAT">C_000044_HDCP_AUTHORIZED_INT_STAT</dfn>            0xEFFFFFFF</u></td></tr>
<tr><th id="398">398</th><td><u>#define   <dfn class="macro" id="_M/S_000044_HDCP_AUTHORIZED_INT_AK" data-ref="_M/S_000044_HDCP_AUTHORIZED_INT_AK">S_000044_HDCP_AUTHORIZED_INT_AK</dfn>(x)           (((x) &amp; 0x1) &lt;&lt; 28)</u></td></tr>
<tr><th id="399">399</th><td><u>#define   <dfn class="macro" id="_M/G_000044_HDCP_AUTHORIZED_INT_AK" data-ref="_M/G_000044_HDCP_AUTHORIZED_INT_AK">G_000044_HDCP_AUTHORIZED_INT_AK</dfn>(x)           (((x) &gt;&gt; 28) &amp; 0x1)</u></td></tr>
<tr><th id="400">400</th><td><u>#define   <dfn class="macro" id="_M/C_000044_HDCP_AUTHORIZED_INT_AK" data-ref="_M/C_000044_HDCP_AUTHORIZED_INT_AK">C_000044_HDCP_AUTHORIZED_INT_AK</dfn>              0xEFFFFFFF</u></td></tr>
<tr><th id="401">401</th><td><u>#define   <dfn class="macro" id="_M/S_000044_DVI_I2C_INT_STAT" data-ref="_M/S_000044_DVI_I2C_INT_STAT">S_000044_DVI_I2C_INT_STAT</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 29)</u></td></tr>
<tr><th id="402">402</th><td><u>#define   <dfn class="macro" id="_M/G_000044_DVI_I2C_INT_STAT" data-ref="_M/G_000044_DVI_I2C_INT_STAT">G_000044_DVI_I2C_INT_STAT</dfn>(x)                 (((x) &gt;&gt; 29) &amp; 0x1)</u></td></tr>
<tr><th id="403">403</th><td><u>#define   <dfn class="macro" id="_M/C_000044_DVI_I2C_INT_STAT" data-ref="_M/C_000044_DVI_I2C_INT_STAT">C_000044_DVI_I2C_INT_STAT</dfn>                    0xDFFFFFFF</u></td></tr>
<tr><th id="404">404</th><td><u>#define   <dfn class="macro" id="_M/S_000044_DVI_I2C_INT_AK" data-ref="_M/S_000044_DVI_I2C_INT_AK">S_000044_DVI_I2C_INT_AK</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 29)</u></td></tr>
<tr><th id="405">405</th><td><u>#define   <dfn class="macro" id="_M/G_000044_DVI_I2C_INT_AK" data-ref="_M/G_000044_DVI_I2C_INT_AK">G_000044_DVI_I2C_INT_AK</dfn>(x)                   (((x) &gt;&gt; 29) &amp; 0x1)</u></td></tr>
<tr><th id="406">406</th><td><u>#define   <dfn class="macro" id="_M/C_000044_DVI_I2C_INT_AK" data-ref="_M/C_000044_DVI_I2C_INT_AK">C_000044_DVI_I2C_INT_AK</dfn>                      0xDFFFFFFF</u></td></tr>
<tr><th id="407">407</th><td><u>#define   <dfn class="macro" id="_M/S_000044_GUIDMA_STAT" data-ref="_M/S_000044_GUIDMA_STAT">S_000044_GUIDMA_STAT</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 30)</u></td></tr>
<tr><th id="408">408</th><td><u>#define   <dfn class="macro" id="_M/G_000044_GUIDMA_STAT" data-ref="_M/G_000044_GUIDMA_STAT">G_000044_GUIDMA_STAT</dfn>(x)                      (((x) &gt;&gt; 30) &amp; 0x1)</u></td></tr>
<tr><th id="409">409</th><td><u>#define   <dfn class="macro" id="_M/C_000044_GUIDMA_STAT" data-ref="_M/C_000044_GUIDMA_STAT">C_000044_GUIDMA_STAT</dfn>                         0xBFFFFFFF</u></td></tr>
<tr><th id="410">410</th><td><u>#define   <dfn class="macro" id="_M/S_000044_GUIDMA_AK" data-ref="_M/S_000044_GUIDMA_AK">S_000044_GUIDMA_AK</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 30)</u></td></tr>
<tr><th id="411">411</th><td><u>#define   <dfn class="macro" id="_M/G_000044_GUIDMA_AK" data-ref="_M/G_000044_GUIDMA_AK">G_000044_GUIDMA_AK</dfn>(x)                        (((x) &gt;&gt; 30) &amp; 0x1)</u></td></tr>
<tr><th id="412">412</th><td><u>#define   <dfn class="macro" id="_M/C_000044_GUIDMA_AK" data-ref="_M/C_000044_GUIDMA_AK">C_000044_GUIDMA_AK</dfn>                           0xBFFFFFFF</u></td></tr>
<tr><th id="413">413</th><td><u>#define   <dfn class="macro" id="_M/S_000044_VIDDMA_STAT" data-ref="_M/S_000044_VIDDMA_STAT">S_000044_VIDDMA_STAT</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 31)</u></td></tr>
<tr><th id="414">414</th><td><u>#define   <dfn class="macro" id="_M/G_000044_VIDDMA_STAT" data-ref="_M/G_000044_VIDDMA_STAT">G_000044_VIDDMA_STAT</dfn>(x)                      (((x) &gt;&gt; 31) &amp; 0x1)</u></td></tr>
<tr><th id="415">415</th><td><u>#define   <dfn class="macro" id="_M/C_000044_VIDDMA_STAT" data-ref="_M/C_000044_VIDDMA_STAT">C_000044_VIDDMA_STAT</dfn>                         0x7FFFFFFF</u></td></tr>
<tr><th id="416">416</th><td><u>#define   <dfn class="macro" id="_M/S_000044_VIDDMA_AK" data-ref="_M/S_000044_VIDDMA_AK">S_000044_VIDDMA_AK</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 31)</u></td></tr>
<tr><th id="417">417</th><td><u>#define   <dfn class="macro" id="_M/G_000044_VIDDMA_AK" data-ref="_M/G_000044_VIDDMA_AK">G_000044_VIDDMA_AK</dfn>(x)                        (((x) &gt;&gt; 31) &amp; 0x1)</u></td></tr>
<tr><th id="418">418</th><td><u>#define   <dfn class="macro" id="_M/C_000044_VIDDMA_AK" data-ref="_M/C_000044_VIDDMA_AK">C_000044_VIDDMA_AK</dfn>                           0x7FFFFFFF</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/R_000050_CRTC_GEN_CNTL" data-ref="_M/R_000050_CRTC_GEN_CNTL">R_000050_CRTC_GEN_CNTL</dfn>                       0x000050</u></td></tr>
<tr><th id="420">420</th><td><u>#define   <dfn class="macro" id="_M/S_000050_CRTC_DBL_SCAN_EN" data-ref="_M/S_000050_CRTC_DBL_SCAN_EN">S_000050_CRTC_DBL_SCAN_EN</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="421">421</th><td><u>#define   <dfn class="macro" id="_M/G_000050_CRTC_DBL_SCAN_EN" data-ref="_M/G_000050_CRTC_DBL_SCAN_EN">G_000050_CRTC_DBL_SCAN_EN</dfn>(x)                 (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="422">422</th><td><u>#define   <dfn class="macro" id="_M/C_000050_CRTC_DBL_SCAN_EN" data-ref="_M/C_000050_CRTC_DBL_SCAN_EN">C_000050_CRTC_DBL_SCAN_EN</dfn>                    0xFFFFFFFE</u></td></tr>
<tr><th id="423">423</th><td><u>#define   <dfn class="macro" id="_M/S_000050_CRTC_INTERLACE_EN" data-ref="_M/S_000050_CRTC_INTERLACE_EN">S_000050_CRTC_INTERLACE_EN</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="424">424</th><td><u>#define   <dfn class="macro" id="_M/G_000050_CRTC_INTERLACE_EN" data-ref="_M/G_000050_CRTC_INTERLACE_EN">G_000050_CRTC_INTERLACE_EN</dfn>(x)                (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="425">425</th><td><u>#define   <dfn class="macro" id="_M/C_000050_CRTC_INTERLACE_EN" data-ref="_M/C_000050_CRTC_INTERLACE_EN">C_000050_CRTC_INTERLACE_EN</dfn>                   0xFFFFFFFD</u></td></tr>
<tr><th id="426">426</th><td><u>#define   <dfn class="macro" id="_M/S_000050_CRTC_C_SYNC_EN" data-ref="_M/S_000050_CRTC_C_SYNC_EN">S_000050_CRTC_C_SYNC_EN</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 4)</u></td></tr>
<tr><th id="427">427</th><td><u>#define   <dfn class="macro" id="_M/G_000050_CRTC_C_SYNC_EN" data-ref="_M/G_000050_CRTC_C_SYNC_EN">G_000050_CRTC_C_SYNC_EN</dfn>(x)                   (((x) &gt;&gt; 4) &amp; 0x1)</u></td></tr>
<tr><th id="428">428</th><td><u>#define   <dfn class="macro" id="_M/C_000050_CRTC_C_SYNC_EN" data-ref="_M/C_000050_CRTC_C_SYNC_EN">C_000050_CRTC_C_SYNC_EN</dfn>                      0xFFFFFFEF</u></td></tr>
<tr><th id="429">429</th><td><u>#define   <dfn class="macro" id="_M/S_000050_CRTC_PIX_WIDTH" data-ref="_M/S_000050_CRTC_PIX_WIDTH">S_000050_CRTC_PIX_WIDTH</dfn>(x)                   (((x) &amp; 0xF) &lt;&lt; 8)</u></td></tr>
<tr><th id="430">430</th><td><u>#define   <dfn class="macro" id="_M/G_000050_CRTC_PIX_WIDTH" data-ref="_M/G_000050_CRTC_PIX_WIDTH">G_000050_CRTC_PIX_WIDTH</dfn>(x)                   (((x) &gt;&gt; 8) &amp; 0xF)</u></td></tr>
<tr><th id="431">431</th><td><u>#define   <dfn class="macro" id="_M/C_000050_CRTC_PIX_WIDTH" data-ref="_M/C_000050_CRTC_PIX_WIDTH">C_000050_CRTC_PIX_WIDTH</dfn>                      0xFFFFF0FF</u></td></tr>
<tr><th id="432">432</th><td><u>#define   <dfn class="macro" id="_M/S_000050_CRTC_ICON_EN" data-ref="_M/S_000050_CRTC_ICON_EN">S_000050_CRTC_ICON_EN</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 15)</u></td></tr>
<tr><th id="433">433</th><td><u>#define   <dfn class="macro" id="_M/G_000050_CRTC_ICON_EN" data-ref="_M/G_000050_CRTC_ICON_EN">G_000050_CRTC_ICON_EN</dfn>(x)                     (((x) &gt;&gt; 15) &amp; 0x1)</u></td></tr>
<tr><th id="434">434</th><td><u>#define   <dfn class="macro" id="_M/C_000050_CRTC_ICON_EN" data-ref="_M/C_000050_CRTC_ICON_EN">C_000050_CRTC_ICON_EN</dfn>                        0xFFFF7FFF</u></td></tr>
<tr><th id="435">435</th><td><u>#define   <dfn class="macro" id="_M/S_000050_CRTC_CUR_EN" data-ref="_M/S_000050_CRTC_CUR_EN">S_000050_CRTC_CUR_EN</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="436">436</th><td><u>#define   <dfn class="macro" id="_M/G_000050_CRTC_CUR_EN" data-ref="_M/G_000050_CRTC_CUR_EN">G_000050_CRTC_CUR_EN</dfn>(x)                      (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="437">437</th><td><u>#define   <dfn class="macro" id="_M/C_000050_CRTC_CUR_EN" data-ref="_M/C_000050_CRTC_CUR_EN">C_000050_CRTC_CUR_EN</dfn>                         0xFFFEFFFF</u></td></tr>
<tr><th id="438">438</th><td><u>#define   <dfn class="macro" id="_M/S_000050_CRTC_VSTAT_MODE" data-ref="_M/S_000050_CRTC_VSTAT_MODE">S_000050_CRTC_VSTAT_MODE</dfn>(x)                  (((x) &amp; 0x3) &lt;&lt; 17)</u></td></tr>
<tr><th id="439">439</th><td><u>#define   <dfn class="macro" id="_M/G_000050_CRTC_VSTAT_MODE" data-ref="_M/G_000050_CRTC_VSTAT_MODE">G_000050_CRTC_VSTAT_MODE</dfn>(x)                  (((x) &gt;&gt; 17) &amp; 0x3)</u></td></tr>
<tr><th id="440">440</th><td><u>#define   <dfn class="macro" id="_M/C_000050_CRTC_VSTAT_MODE" data-ref="_M/C_000050_CRTC_VSTAT_MODE">C_000050_CRTC_VSTAT_MODE</dfn>                     0xFFF9FFFF</u></td></tr>
<tr><th id="441">441</th><td><u>#define   <dfn class="macro" id="_M/S_000050_CRTC_CUR_MODE" data-ref="_M/S_000050_CRTC_CUR_MODE">S_000050_CRTC_CUR_MODE</dfn>(x)                    (((x) &amp; 0x7) &lt;&lt; 20)</u></td></tr>
<tr><th id="442">442</th><td><u>#define   <dfn class="macro" id="_M/G_000050_CRTC_CUR_MODE" data-ref="_M/G_000050_CRTC_CUR_MODE">G_000050_CRTC_CUR_MODE</dfn>(x)                    (((x) &gt;&gt; 20) &amp; 0x7)</u></td></tr>
<tr><th id="443">443</th><td><u>#define   <dfn class="macro" id="_M/C_000050_CRTC_CUR_MODE" data-ref="_M/C_000050_CRTC_CUR_MODE">C_000050_CRTC_CUR_MODE</dfn>                       0xFF8FFFFF</u></td></tr>
<tr><th id="444">444</th><td><u>#define   <dfn class="macro" id="_M/S_000050_CRTC_EXT_DISP_EN" data-ref="_M/S_000050_CRTC_EXT_DISP_EN">S_000050_CRTC_EXT_DISP_EN</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="445">445</th><td><u>#define   <dfn class="macro" id="_M/G_000050_CRTC_EXT_DISP_EN" data-ref="_M/G_000050_CRTC_EXT_DISP_EN">G_000050_CRTC_EXT_DISP_EN</dfn>(x)                 (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="446">446</th><td><u>#define   <dfn class="macro" id="_M/C_000050_CRTC_EXT_DISP_EN" data-ref="_M/C_000050_CRTC_EXT_DISP_EN">C_000050_CRTC_EXT_DISP_EN</dfn>                    0xFEFFFFFF</u></td></tr>
<tr><th id="447">447</th><td><u>#define   <dfn class="macro" id="_M/S_000050_CRTC_EN" data-ref="_M/S_000050_CRTC_EN">S_000050_CRTC_EN</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 25)</u></td></tr>
<tr><th id="448">448</th><td><u>#define   <dfn class="macro" id="_M/G_000050_CRTC_EN" data-ref="_M/G_000050_CRTC_EN">G_000050_CRTC_EN</dfn>(x)                          (((x) &gt;&gt; 25) &amp; 0x1)</u></td></tr>
<tr><th id="449">449</th><td><u>#define   <dfn class="macro" id="_M/C_000050_CRTC_EN" data-ref="_M/C_000050_CRTC_EN">C_000050_CRTC_EN</dfn>                             0xFDFFFFFF</u></td></tr>
<tr><th id="450">450</th><td><u>#define   <dfn class="macro" id="_M/S_000050_CRTC_DISP_REQ_EN_B" data-ref="_M/S_000050_CRTC_DISP_REQ_EN_B">S_000050_CRTC_DISP_REQ_EN_B</dfn>(x)               (((x) &amp; 0x1) &lt;&lt; 26)</u></td></tr>
<tr><th id="451">451</th><td><u>#define   <dfn class="macro" id="_M/G_000050_CRTC_DISP_REQ_EN_B" data-ref="_M/G_000050_CRTC_DISP_REQ_EN_B">G_000050_CRTC_DISP_REQ_EN_B</dfn>(x)               (((x) &gt;&gt; 26) &amp; 0x1)</u></td></tr>
<tr><th id="452">452</th><td><u>#define   <dfn class="macro" id="_M/C_000050_CRTC_DISP_REQ_EN_B" data-ref="_M/C_000050_CRTC_DISP_REQ_EN_B">C_000050_CRTC_DISP_REQ_EN_B</dfn>                  0xFBFFFFFF</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/R_000054_CRTC_EXT_CNTL" data-ref="_M/R_000054_CRTC_EXT_CNTL">R_000054_CRTC_EXT_CNTL</dfn>                       0x000054</u></td></tr>
<tr><th id="454">454</th><td><u>#define   <dfn class="macro" id="_M/S_000054_CRTC_VGA_XOVERSCAN" data-ref="_M/S_000054_CRTC_VGA_XOVERSCAN">S_000054_CRTC_VGA_XOVERSCAN</dfn>(x)               (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="455">455</th><td><u>#define   <dfn class="macro" id="_M/G_000054_CRTC_VGA_XOVERSCAN" data-ref="_M/G_000054_CRTC_VGA_XOVERSCAN">G_000054_CRTC_VGA_XOVERSCAN</dfn>(x)               (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="456">456</th><td><u>#define   <dfn class="macro" id="_M/C_000054_CRTC_VGA_XOVERSCAN" data-ref="_M/C_000054_CRTC_VGA_XOVERSCAN">C_000054_CRTC_VGA_XOVERSCAN</dfn>                  0xFFFFFFFE</u></td></tr>
<tr><th id="457">457</th><td><u>#define   <dfn class="macro" id="_M/S_000054_VGA_BLINK_RATE" data-ref="_M/S_000054_VGA_BLINK_RATE">S_000054_VGA_BLINK_RATE</dfn>(x)                   (((x) &amp; 0x3) &lt;&lt; 1)</u></td></tr>
<tr><th id="458">458</th><td><u>#define   <dfn class="macro" id="_M/G_000054_VGA_BLINK_RATE" data-ref="_M/G_000054_VGA_BLINK_RATE">G_000054_VGA_BLINK_RATE</dfn>(x)                   (((x) &gt;&gt; 1) &amp; 0x3)</u></td></tr>
<tr><th id="459">459</th><td><u>#define   <dfn class="macro" id="_M/C_000054_VGA_BLINK_RATE" data-ref="_M/C_000054_VGA_BLINK_RATE">C_000054_VGA_BLINK_RATE</dfn>                      0xFFFFFFF9</u></td></tr>
<tr><th id="460">460</th><td><u>#define   <dfn class="macro" id="_M/S_000054_VGA_ATI_LINEAR" data-ref="_M/S_000054_VGA_ATI_LINEAR">S_000054_VGA_ATI_LINEAR</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 3)</u></td></tr>
<tr><th id="461">461</th><td><u>#define   <dfn class="macro" id="_M/G_000054_VGA_ATI_LINEAR" data-ref="_M/G_000054_VGA_ATI_LINEAR">G_000054_VGA_ATI_LINEAR</dfn>(x)                   (((x) &gt;&gt; 3) &amp; 0x1)</u></td></tr>
<tr><th id="462">462</th><td><u>#define   <dfn class="macro" id="_M/C_000054_VGA_ATI_LINEAR" data-ref="_M/C_000054_VGA_ATI_LINEAR">C_000054_VGA_ATI_LINEAR</dfn>                      0xFFFFFFF7</u></td></tr>
<tr><th id="463">463</th><td><u>#define   <dfn class="macro" id="_M/S_000054_VGA_128KAP_PAGING" data-ref="_M/S_000054_VGA_128KAP_PAGING">S_000054_VGA_128KAP_PAGING</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 4)</u></td></tr>
<tr><th id="464">464</th><td><u>#define   <dfn class="macro" id="_M/G_000054_VGA_128KAP_PAGING" data-ref="_M/G_000054_VGA_128KAP_PAGING">G_000054_VGA_128KAP_PAGING</dfn>(x)                (((x) &gt;&gt; 4) &amp; 0x1)</u></td></tr>
<tr><th id="465">465</th><td><u>#define   <dfn class="macro" id="_M/C_000054_VGA_128KAP_PAGING" data-ref="_M/C_000054_VGA_128KAP_PAGING">C_000054_VGA_128KAP_PAGING</dfn>                   0xFFFFFFEF</u></td></tr>
<tr><th id="466">466</th><td><u>#define   <dfn class="macro" id="_M/S_000054_VGA_TEXT_132" data-ref="_M/S_000054_VGA_TEXT_132">S_000054_VGA_TEXT_132</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 5)</u></td></tr>
<tr><th id="467">467</th><td><u>#define   <dfn class="macro" id="_M/G_000054_VGA_TEXT_132" data-ref="_M/G_000054_VGA_TEXT_132">G_000054_VGA_TEXT_132</dfn>(x)                     (((x) &gt;&gt; 5) &amp; 0x1)</u></td></tr>
<tr><th id="468">468</th><td><u>#define   <dfn class="macro" id="_M/C_000054_VGA_TEXT_132" data-ref="_M/C_000054_VGA_TEXT_132">C_000054_VGA_TEXT_132</dfn>                        0xFFFFFFDF</u></td></tr>
<tr><th id="469">469</th><td><u>#define   <dfn class="macro" id="_M/S_000054_VGA_XCRT_CNT_EN" data-ref="_M/S_000054_VGA_XCRT_CNT_EN">S_000054_VGA_XCRT_CNT_EN</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 6)</u></td></tr>
<tr><th id="470">470</th><td><u>#define   <dfn class="macro" id="_M/G_000054_VGA_XCRT_CNT_EN" data-ref="_M/G_000054_VGA_XCRT_CNT_EN">G_000054_VGA_XCRT_CNT_EN</dfn>(x)                  (((x) &gt;&gt; 6) &amp; 0x1)</u></td></tr>
<tr><th id="471">471</th><td><u>#define   <dfn class="macro" id="_M/C_000054_VGA_XCRT_CNT_EN" data-ref="_M/C_000054_VGA_XCRT_CNT_EN">C_000054_VGA_XCRT_CNT_EN</dfn>                     0xFFFFFFBF</u></td></tr>
<tr><th id="472">472</th><td><u>#define   <dfn class="macro" id="_M/S_000054_CRTC_HSYNC_DIS" data-ref="_M/S_000054_CRTC_HSYNC_DIS">S_000054_CRTC_HSYNC_DIS</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 8)</u></td></tr>
<tr><th id="473">473</th><td><u>#define   <dfn class="macro" id="_M/G_000054_CRTC_HSYNC_DIS" data-ref="_M/G_000054_CRTC_HSYNC_DIS">G_000054_CRTC_HSYNC_DIS</dfn>(x)                   (((x) &gt;&gt; 8) &amp; 0x1)</u></td></tr>
<tr><th id="474">474</th><td><u>#define   <dfn class="macro" id="_M/C_000054_CRTC_HSYNC_DIS" data-ref="_M/C_000054_CRTC_HSYNC_DIS">C_000054_CRTC_HSYNC_DIS</dfn>                      0xFFFFFEFF</u></td></tr>
<tr><th id="475">475</th><td><u>#define   <dfn class="macro" id="_M/S_000054_CRTC_VSYNC_DIS" data-ref="_M/S_000054_CRTC_VSYNC_DIS">S_000054_CRTC_VSYNC_DIS</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 9)</u></td></tr>
<tr><th id="476">476</th><td><u>#define   <dfn class="macro" id="_M/G_000054_CRTC_VSYNC_DIS" data-ref="_M/G_000054_CRTC_VSYNC_DIS">G_000054_CRTC_VSYNC_DIS</dfn>(x)                   (((x) &gt;&gt; 9) &amp; 0x1)</u></td></tr>
<tr><th id="477">477</th><td><u>#define   <dfn class="macro" id="_M/C_000054_CRTC_VSYNC_DIS" data-ref="_M/C_000054_CRTC_VSYNC_DIS">C_000054_CRTC_VSYNC_DIS</dfn>                      0xFFFFFDFF</u></td></tr>
<tr><th id="478">478</th><td><u>#define   <dfn class="macro" id="_M/S_000054_CRTC_DISPLAY_DIS" data-ref="_M/S_000054_CRTC_DISPLAY_DIS">S_000054_CRTC_DISPLAY_DIS</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 10)</u></td></tr>
<tr><th id="479">479</th><td><u>#define   <dfn class="macro" id="_M/G_000054_CRTC_DISPLAY_DIS" data-ref="_M/G_000054_CRTC_DISPLAY_DIS">G_000054_CRTC_DISPLAY_DIS</dfn>(x)                 (((x) &gt;&gt; 10) &amp; 0x1)</u></td></tr>
<tr><th id="480">480</th><td><u>#define   <dfn class="macro" id="_M/C_000054_CRTC_DISPLAY_DIS" data-ref="_M/C_000054_CRTC_DISPLAY_DIS">C_000054_CRTC_DISPLAY_DIS</dfn>                    0xFFFFFBFF</u></td></tr>
<tr><th id="481">481</th><td><u>#define   <dfn class="macro" id="_M/S_000054_CRTC_SYNC_TRISTATE" data-ref="_M/S_000054_CRTC_SYNC_TRISTATE">S_000054_CRTC_SYNC_TRISTATE</dfn>(x)               (((x) &amp; 0x1) &lt;&lt; 11)</u></td></tr>
<tr><th id="482">482</th><td><u>#define   <dfn class="macro" id="_M/G_000054_CRTC_SYNC_TRISTATE" data-ref="_M/G_000054_CRTC_SYNC_TRISTATE">G_000054_CRTC_SYNC_TRISTATE</dfn>(x)               (((x) &gt;&gt; 11) &amp; 0x1)</u></td></tr>
<tr><th id="483">483</th><td><u>#define   <dfn class="macro" id="_M/C_000054_CRTC_SYNC_TRISTATE" data-ref="_M/C_000054_CRTC_SYNC_TRISTATE">C_000054_CRTC_SYNC_TRISTATE</dfn>                  0xFFFFF7FF</u></td></tr>
<tr><th id="484">484</th><td><u>#define   <dfn class="macro" id="_M/S_000054_CRTC_HSYNC_TRISTATE" data-ref="_M/S_000054_CRTC_HSYNC_TRISTATE">S_000054_CRTC_HSYNC_TRISTATE</dfn>(x)              (((x) &amp; 0x1) &lt;&lt; 12)</u></td></tr>
<tr><th id="485">485</th><td><u>#define   <dfn class="macro" id="_M/G_000054_CRTC_HSYNC_TRISTATE" data-ref="_M/G_000054_CRTC_HSYNC_TRISTATE">G_000054_CRTC_HSYNC_TRISTATE</dfn>(x)              (((x) &gt;&gt; 12) &amp; 0x1)</u></td></tr>
<tr><th id="486">486</th><td><u>#define   <dfn class="macro" id="_M/C_000054_CRTC_HSYNC_TRISTATE" data-ref="_M/C_000054_CRTC_HSYNC_TRISTATE">C_000054_CRTC_HSYNC_TRISTATE</dfn>                 0xFFFFEFFF</u></td></tr>
<tr><th id="487">487</th><td><u>#define   <dfn class="macro" id="_M/S_000054_CRTC_VSYNC_TRISTATE" data-ref="_M/S_000054_CRTC_VSYNC_TRISTATE">S_000054_CRTC_VSYNC_TRISTATE</dfn>(x)              (((x) &amp; 0x1) &lt;&lt; 13)</u></td></tr>
<tr><th id="488">488</th><td><u>#define   <dfn class="macro" id="_M/G_000054_CRTC_VSYNC_TRISTATE" data-ref="_M/G_000054_CRTC_VSYNC_TRISTATE">G_000054_CRTC_VSYNC_TRISTATE</dfn>(x)              (((x) &gt;&gt; 13) &amp; 0x1)</u></td></tr>
<tr><th id="489">489</th><td><u>#define   <dfn class="macro" id="_M/C_000054_CRTC_VSYNC_TRISTATE" data-ref="_M/C_000054_CRTC_VSYNC_TRISTATE">C_000054_CRTC_VSYNC_TRISTATE</dfn>                 0xFFFFDFFF</u></td></tr>
<tr><th id="490">490</th><td><u>#define   <dfn class="macro" id="_M/S_000054_CRT_ON" data-ref="_M/S_000054_CRT_ON">S_000054_CRT_ON</dfn>(x)                           (((x) &amp; 0x1) &lt;&lt; 15)</u></td></tr>
<tr><th id="491">491</th><td><u>#define   <dfn class="macro" id="_M/G_000054_CRT_ON" data-ref="_M/G_000054_CRT_ON">G_000054_CRT_ON</dfn>(x)                           (((x) &gt;&gt; 15) &amp; 0x1)</u></td></tr>
<tr><th id="492">492</th><td><u>#define   <dfn class="macro" id="_M/C_000054_CRT_ON" data-ref="_M/C_000054_CRT_ON">C_000054_CRT_ON</dfn>                              0xFFFF7FFF</u></td></tr>
<tr><th id="493">493</th><td><u>#define   <dfn class="macro" id="_M/S_000054_VGA_CUR_B_TEST" data-ref="_M/S_000054_VGA_CUR_B_TEST">S_000054_VGA_CUR_B_TEST</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 17)</u></td></tr>
<tr><th id="494">494</th><td><u>#define   <dfn class="macro" id="_M/G_000054_VGA_CUR_B_TEST" data-ref="_M/G_000054_VGA_CUR_B_TEST">G_000054_VGA_CUR_B_TEST</dfn>(x)                   (((x) &gt;&gt; 17) &amp; 0x1)</u></td></tr>
<tr><th id="495">495</th><td><u>#define   <dfn class="macro" id="_M/C_000054_VGA_CUR_B_TEST" data-ref="_M/C_000054_VGA_CUR_B_TEST">C_000054_VGA_CUR_B_TEST</dfn>                      0xFFFDFFFF</u></td></tr>
<tr><th id="496">496</th><td><u>#define   <dfn class="macro" id="_M/S_000054_VGA_PACK_DIS" data-ref="_M/S_000054_VGA_PACK_DIS">S_000054_VGA_PACK_DIS</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 18)</u></td></tr>
<tr><th id="497">497</th><td><u>#define   <dfn class="macro" id="_M/G_000054_VGA_PACK_DIS" data-ref="_M/G_000054_VGA_PACK_DIS">G_000054_VGA_PACK_DIS</dfn>(x)                     (((x) &gt;&gt; 18) &amp; 0x1)</u></td></tr>
<tr><th id="498">498</th><td><u>#define   <dfn class="macro" id="_M/C_000054_VGA_PACK_DIS" data-ref="_M/C_000054_VGA_PACK_DIS">C_000054_VGA_PACK_DIS</dfn>                        0xFFFBFFFF</u></td></tr>
<tr><th id="499">499</th><td><u>#define   <dfn class="macro" id="_M/S_000054_VGA_MEM_PS_EN" data-ref="_M/S_000054_VGA_MEM_PS_EN">S_000054_VGA_MEM_PS_EN</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 19)</u></td></tr>
<tr><th id="500">500</th><td><u>#define   <dfn class="macro" id="_M/G_000054_VGA_MEM_PS_EN" data-ref="_M/G_000054_VGA_MEM_PS_EN">G_000054_VGA_MEM_PS_EN</dfn>(x)                    (((x) &gt;&gt; 19) &amp; 0x1)</u></td></tr>
<tr><th id="501">501</th><td><u>#define   <dfn class="macro" id="_M/C_000054_VGA_MEM_PS_EN" data-ref="_M/C_000054_VGA_MEM_PS_EN">C_000054_VGA_MEM_PS_EN</dfn>                       0xFFF7FFFF</u></td></tr>
<tr><th id="502">502</th><td><u>#define   <dfn class="macro" id="_M/S_000054_VCRTC_IDX_MASTER" data-ref="_M/S_000054_VCRTC_IDX_MASTER">S_000054_VCRTC_IDX_MASTER</dfn>(x)                 (((x) &amp; 0x7F) &lt;&lt; 24)</u></td></tr>
<tr><th id="503">503</th><td><u>#define   <dfn class="macro" id="_M/G_000054_VCRTC_IDX_MASTER" data-ref="_M/G_000054_VCRTC_IDX_MASTER">G_000054_VCRTC_IDX_MASTER</dfn>(x)                 (((x) &gt;&gt; 24) &amp; 0x7F)</u></td></tr>
<tr><th id="504">504</th><td><u>#define   <dfn class="macro" id="_M/C_000054_VCRTC_IDX_MASTER" data-ref="_M/C_000054_VCRTC_IDX_MASTER">C_000054_VCRTC_IDX_MASTER</dfn>                    0x80FFFFFF</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/R_000148_MC_FB_LOCATION" data-ref="_M/R_000148_MC_FB_LOCATION">R_000148_MC_FB_LOCATION</dfn>                      0x000148</u></td></tr>
<tr><th id="506">506</th><td><u>#define   <dfn class="macro" id="_M/S_000148_MC_FB_START" data-ref="_M/S_000148_MC_FB_START">S_000148_MC_FB_START</dfn>(x)                      (((x) &amp; 0xFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="507">507</th><td><u>#define   <dfn class="macro" id="_M/G_000148_MC_FB_START" data-ref="_M/G_000148_MC_FB_START">G_000148_MC_FB_START</dfn>(x)                      (((x) &gt;&gt; 0) &amp; 0xFFFF)</u></td></tr>
<tr><th id="508">508</th><td><u>#define   <dfn class="macro" id="_M/C_000148_MC_FB_START" data-ref="_M/C_000148_MC_FB_START">C_000148_MC_FB_START</dfn>                         0xFFFF0000</u></td></tr>
<tr><th id="509">509</th><td><u>#define   <dfn class="macro" id="_M/S_000148_MC_FB_TOP" data-ref="_M/S_000148_MC_FB_TOP">S_000148_MC_FB_TOP</dfn>(x)                        (((x) &amp; 0xFFFF) &lt;&lt; 16)</u></td></tr>
<tr><th id="510">510</th><td><u>#define   <dfn class="macro" id="_M/G_000148_MC_FB_TOP" data-ref="_M/G_000148_MC_FB_TOP">G_000148_MC_FB_TOP</dfn>(x)                        (((x) &gt;&gt; 16) &amp; 0xFFFF)</u></td></tr>
<tr><th id="511">511</th><td><u>#define   <dfn class="macro" id="_M/C_000148_MC_FB_TOP" data-ref="_M/C_000148_MC_FB_TOP">C_000148_MC_FB_TOP</dfn>                           0x0000FFFF</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/R_00014C_MC_AGP_LOCATION" data-ref="_M/R_00014C_MC_AGP_LOCATION">R_00014C_MC_AGP_LOCATION</dfn>                     0x00014C</u></td></tr>
<tr><th id="513">513</th><td><u>#define   <dfn class="macro" id="_M/S_00014C_MC_AGP_START" data-ref="_M/S_00014C_MC_AGP_START">S_00014C_MC_AGP_START</dfn>(x)                     (((x) &amp; 0xFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="514">514</th><td><u>#define   <dfn class="macro" id="_M/G_00014C_MC_AGP_START" data-ref="_M/G_00014C_MC_AGP_START">G_00014C_MC_AGP_START</dfn>(x)                     (((x) &gt;&gt; 0) &amp; 0xFFFF)</u></td></tr>
<tr><th id="515">515</th><td><u>#define   <dfn class="macro" id="_M/C_00014C_MC_AGP_START" data-ref="_M/C_00014C_MC_AGP_START">C_00014C_MC_AGP_START</dfn>                        0xFFFF0000</u></td></tr>
<tr><th id="516">516</th><td><u>#define   <dfn class="macro" id="_M/S_00014C_MC_AGP_TOP" data-ref="_M/S_00014C_MC_AGP_TOP">S_00014C_MC_AGP_TOP</dfn>(x)                       (((x) &amp; 0xFFFF) &lt;&lt; 16)</u></td></tr>
<tr><th id="517">517</th><td><u>#define   <dfn class="macro" id="_M/G_00014C_MC_AGP_TOP" data-ref="_M/G_00014C_MC_AGP_TOP">G_00014C_MC_AGP_TOP</dfn>(x)                       (((x) &gt;&gt; 16) &amp; 0xFFFF)</u></td></tr>
<tr><th id="518">518</th><td><u>#define   <dfn class="macro" id="_M/C_00014C_MC_AGP_TOP" data-ref="_M/C_00014C_MC_AGP_TOP">C_00014C_MC_AGP_TOP</dfn>                          0x0000FFFF</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/R_000170_AGP_BASE" data-ref="_M/R_000170_AGP_BASE">R_000170_AGP_BASE</dfn>                            0x000170</u></td></tr>
<tr><th id="520">520</th><td><u>#define   <dfn class="macro" id="_M/S_000170_AGP_BASE_ADDR" data-ref="_M/S_000170_AGP_BASE_ADDR">S_000170_AGP_BASE_ADDR</dfn>(x)                    (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="521">521</th><td><u>#define   <dfn class="macro" id="_M/G_000170_AGP_BASE_ADDR" data-ref="_M/G_000170_AGP_BASE_ADDR">G_000170_AGP_BASE_ADDR</dfn>(x)                    (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="522">522</th><td><u>#define   <dfn class="macro" id="_M/C_000170_AGP_BASE_ADDR" data-ref="_M/C_000170_AGP_BASE_ADDR">C_000170_AGP_BASE_ADDR</dfn>                       0x00000000</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/R_00023C_DISPLAY_BASE_ADDR" data-ref="_M/R_00023C_DISPLAY_BASE_ADDR">R_00023C_DISPLAY_BASE_ADDR</dfn>                   0x00023C</u></td></tr>
<tr><th id="524">524</th><td><u>#define   <dfn class="macro" id="_M/S_00023C_DISPLAY_BASE_ADDR" data-ref="_M/S_00023C_DISPLAY_BASE_ADDR">S_00023C_DISPLAY_BASE_ADDR</dfn>(x)                (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="525">525</th><td><u>#define   <dfn class="macro" id="_M/G_00023C_DISPLAY_BASE_ADDR" data-ref="_M/G_00023C_DISPLAY_BASE_ADDR">G_00023C_DISPLAY_BASE_ADDR</dfn>(x)                (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="526">526</th><td><u>#define   <dfn class="macro" id="_M/C_00023C_DISPLAY_BASE_ADDR" data-ref="_M/C_00023C_DISPLAY_BASE_ADDR">C_00023C_DISPLAY_BASE_ADDR</dfn>                   0x00000000</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/R_000260_CUR_OFFSET" data-ref="_M/R_000260_CUR_OFFSET">R_000260_CUR_OFFSET</dfn>                          0x000260</u></td></tr>
<tr><th id="528">528</th><td><u>#define   <dfn class="macro" id="_M/S_000260_CUR_OFFSET" data-ref="_M/S_000260_CUR_OFFSET">S_000260_CUR_OFFSET</dfn>(x)                       (((x) &amp; 0x7FFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="529">529</th><td><u>#define   <dfn class="macro" id="_M/G_000260_CUR_OFFSET" data-ref="_M/G_000260_CUR_OFFSET">G_000260_CUR_OFFSET</dfn>(x)                       (((x) &gt;&gt; 0) &amp; 0x7FFFFFF)</u></td></tr>
<tr><th id="530">530</th><td><u>#define   <dfn class="macro" id="_M/C_000260_CUR_OFFSET" data-ref="_M/C_000260_CUR_OFFSET">C_000260_CUR_OFFSET</dfn>                          0xF8000000</u></td></tr>
<tr><th id="531">531</th><td><u>#define   <dfn class="macro" id="_M/S_000260_CUR_LOCK" data-ref="_M/S_000260_CUR_LOCK">S_000260_CUR_LOCK</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 31)</u></td></tr>
<tr><th id="532">532</th><td><u>#define   <dfn class="macro" id="_M/G_000260_CUR_LOCK" data-ref="_M/G_000260_CUR_LOCK">G_000260_CUR_LOCK</dfn>(x)                         (((x) &gt;&gt; 31) &amp; 0x1)</u></td></tr>
<tr><th id="533">533</th><td><u>#define   <dfn class="macro" id="_M/C_000260_CUR_LOCK" data-ref="_M/C_000260_CUR_LOCK">C_000260_CUR_LOCK</dfn>                            0x7FFFFFFF</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/R_00033C_CRTC2_DISPLAY_BASE_ADDR" data-ref="_M/R_00033C_CRTC2_DISPLAY_BASE_ADDR">R_00033C_CRTC2_DISPLAY_BASE_ADDR</dfn>             0x00033C</u></td></tr>
<tr><th id="535">535</th><td><u>#define   <dfn class="macro" id="_M/S_00033C_CRTC2_DISPLAY_BASE_ADDR" data-ref="_M/S_00033C_CRTC2_DISPLAY_BASE_ADDR">S_00033C_CRTC2_DISPLAY_BASE_ADDR</dfn>(x)          (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="536">536</th><td><u>#define   <dfn class="macro" id="_M/G_00033C_CRTC2_DISPLAY_BASE_ADDR" data-ref="_M/G_00033C_CRTC2_DISPLAY_BASE_ADDR">G_00033C_CRTC2_DISPLAY_BASE_ADDR</dfn>(x)          (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="537">537</th><td><u>#define   <dfn class="macro" id="_M/C_00033C_CRTC2_DISPLAY_BASE_ADDR" data-ref="_M/C_00033C_CRTC2_DISPLAY_BASE_ADDR">C_00033C_CRTC2_DISPLAY_BASE_ADDR</dfn>             0x00000000</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/R_000360_CUR2_OFFSET" data-ref="_M/R_000360_CUR2_OFFSET">R_000360_CUR2_OFFSET</dfn>                         0x000360</u></td></tr>
<tr><th id="539">539</th><td><u>#define   <dfn class="macro" id="_M/S_000360_CUR2_OFFSET" data-ref="_M/S_000360_CUR2_OFFSET">S_000360_CUR2_OFFSET</dfn>(x)                      (((x) &amp; 0x7FFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="540">540</th><td><u>#define   <dfn class="macro" id="_M/G_000360_CUR2_OFFSET" data-ref="_M/G_000360_CUR2_OFFSET">G_000360_CUR2_OFFSET</dfn>(x)                      (((x) &gt;&gt; 0) &amp; 0x7FFFFFF)</u></td></tr>
<tr><th id="541">541</th><td><u>#define   <dfn class="macro" id="_M/C_000360_CUR2_OFFSET" data-ref="_M/C_000360_CUR2_OFFSET">C_000360_CUR2_OFFSET</dfn>                         0xF8000000</u></td></tr>
<tr><th id="542">542</th><td><u>#define   <dfn class="macro" id="_M/S_000360_CUR2_LOCK" data-ref="_M/S_000360_CUR2_LOCK">S_000360_CUR2_LOCK</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 31)</u></td></tr>
<tr><th id="543">543</th><td><u>#define   <dfn class="macro" id="_M/G_000360_CUR2_LOCK" data-ref="_M/G_000360_CUR2_LOCK">G_000360_CUR2_LOCK</dfn>(x)                        (((x) &gt;&gt; 31) &amp; 0x1)</u></td></tr>
<tr><th id="544">544</th><td><u>#define   <dfn class="macro" id="_M/C_000360_CUR2_LOCK" data-ref="_M/C_000360_CUR2_LOCK">C_000360_CUR2_LOCK</dfn>                           0x7FFFFFFF</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/R_0003C2_GENMO_WT" data-ref="_M/R_0003C2_GENMO_WT">R_0003C2_GENMO_WT</dfn>                            0x0003C2</u></td></tr>
<tr><th id="546">546</th><td><u>#define   <dfn class="macro" id="_M/S_0003C2_GENMO_MONO_ADDRESS_B" data-ref="_M/S_0003C2_GENMO_MONO_ADDRESS_B">S_0003C2_GENMO_MONO_ADDRESS_B</dfn>(x)             (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="547">547</th><td><u>#define   <dfn class="macro" id="_M/G_0003C2_GENMO_MONO_ADDRESS_B" data-ref="_M/G_0003C2_GENMO_MONO_ADDRESS_B">G_0003C2_GENMO_MONO_ADDRESS_B</dfn>(x)             (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="548">548</th><td><u>#define   <dfn class="macro" id="_M/C_0003C2_GENMO_MONO_ADDRESS_B" data-ref="_M/C_0003C2_GENMO_MONO_ADDRESS_B">C_0003C2_GENMO_MONO_ADDRESS_B</dfn>                0xFE</u></td></tr>
<tr><th id="549">549</th><td><u>#define   <dfn class="macro" id="_M/S_0003C2_VGA_RAM_EN" data-ref="_M/S_0003C2_VGA_RAM_EN">S_0003C2_VGA_RAM_EN</dfn>(x)                       (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="550">550</th><td><u>#define   <dfn class="macro" id="_M/G_0003C2_VGA_RAM_EN" data-ref="_M/G_0003C2_VGA_RAM_EN">G_0003C2_VGA_RAM_EN</dfn>(x)                       (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="551">551</th><td><u>#define   <dfn class="macro" id="_M/C_0003C2_VGA_RAM_EN" data-ref="_M/C_0003C2_VGA_RAM_EN">C_0003C2_VGA_RAM_EN</dfn>                          0xFD</u></td></tr>
<tr><th id="552">552</th><td><u>#define   <dfn class="macro" id="_M/S_0003C2_VGA_CKSEL" data-ref="_M/S_0003C2_VGA_CKSEL">S_0003C2_VGA_CKSEL</dfn>(x)                        (((x) &amp; 0x3) &lt;&lt; 2)</u></td></tr>
<tr><th id="553">553</th><td><u>#define   <dfn class="macro" id="_M/G_0003C2_VGA_CKSEL" data-ref="_M/G_0003C2_VGA_CKSEL">G_0003C2_VGA_CKSEL</dfn>(x)                        (((x) &gt;&gt; 2) &amp; 0x3)</u></td></tr>
<tr><th id="554">554</th><td><u>#define   <dfn class="macro" id="_M/C_0003C2_VGA_CKSEL" data-ref="_M/C_0003C2_VGA_CKSEL">C_0003C2_VGA_CKSEL</dfn>                           0xF3</u></td></tr>
<tr><th id="555">555</th><td><u>#define   <dfn class="macro" id="_M/S_0003C2_ODD_EVEN_MD_PGSEL" data-ref="_M/S_0003C2_ODD_EVEN_MD_PGSEL">S_0003C2_ODD_EVEN_MD_PGSEL</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 5)</u></td></tr>
<tr><th id="556">556</th><td><u>#define   <dfn class="macro" id="_M/G_0003C2_ODD_EVEN_MD_PGSEL" data-ref="_M/G_0003C2_ODD_EVEN_MD_PGSEL">G_0003C2_ODD_EVEN_MD_PGSEL</dfn>(x)                (((x) &gt;&gt; 5) &amp; 0x1)</u></td></tr>
<tr><th id="557">557</th><td><u>#define   <dfn class="macro" id="_M/C_0003C2_ODD_EVEN_MD_PGSEL" data-ref="_M/C_0003C2_ODD_EVEN_MD_PGSEL">C_0003C2_ODD_EVEN_MD_PGSEL</dfn>                   0xDF</u></td></tr>
<tr><th id="558">558</th><td><u>#define   <dfn class="macro" id="_M/S_0003C2_VGA_HSYNC_POL" data-ref="_M/S_0003C2_VGA_HSYNC_POL">S_0003C2_VGA_HSYNC_POL</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 6)</u></td></tr>
<tr><th id="559">559</th><td><u>#define   <dfn class="macro" id="_M/G_0003C2_VGA_HSYNC_POL" data-ref="_M/G_0003C2_VGA_HSYNC_POL">G_0003C2_VGA_HSYNC_POL</dfn>(x)                    (((x) &gt;&gt; 6) &amp; 0x1)</u></td></tr>
<tr><th id="560">560</th><td><u>#define   <dfn class="macro" id="_M/C_0003C2_VGA_HSYNC_POL" data-ref="_M/C_0003C2_VGA_HSYNC_POL">C_0003C2_VGA_HSYNC_POL</dfn>                       0xBF</u></td></tr>
<tr><th id="561">561</th><td><u>#define   <dfn class="macro" id="_M/S_0003C2_VGA_VSYNC_POL" data-ref="_M/S_0003C2_VGA_VSYNC_POL">S_0003C2_VGA_VSYNC_POL</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 7)</u></td></tr>
<tr><th id="562">562</th><td><u>#define   <dfn class="macro" id="_M/G_0003C2_VGA_VSYNC_POL" data-ref="_M/G_0003C2_VGA_VSYNC_POL">G_0003C2_VGA_VSYNC_POL</dfn>(x)                    (((x) &gt;&gt; 7) &amp; 0x1)</u></td></tr>
<tr><th id="563">563</th><td><u>#define   <dfn class="macro" id="_M/C_0003C2_VGA_VSYNC_POL" data-ref="_M/C_0003C2_VGA_VSYNC_POL">C_0003C2_VGA_VSYNC_POL</dfn>                       0x7F</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/R_0003F8_CRTC2_GEN_CNTL" data-ref="_M/R_0003F8_CRTC2_GEN_CNTL">R_0003F8_CRTC2_GEN_CNTL</dfn>                      0x0003F8</u></td></tr>
<tr><th id="565">565</th><td><u>#define   <dfn class="macro" id="_M/S_0003F8_CRTC2_DBL_SCAN_EN" data-ref="_M/S_0003F8_CRTC2_DBL_SCAN_EN">S_0003F8_CRTC2_DBL_SCAN_EN</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="566">566</th><td><u>#define   <dfn class="macro" id="_M/G_0003F8_CRTC2_DBL_SCAN_EN" data-ref="_M/G_0003F8_CRTC2_DBL_SCAN_EN">G_0003F8_CRTC2_DBL_SCAN_EN</dfn>(x)                (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="567">567</th><td><u>#define   <dfn class="macro" id="_M/C_0003F8_CRTC2_DBL_SCAN_EN" data-ref="_M/C_0003F8_CRTC2_DBL_SCAN_EN">C_0003F8_CRTC2_DBL_SCAN_EN</dfn>                   0xFFFFFFFE</u></td></tr>
<tr><th id="568">568</th><td><u>#define   <dfn class="macro" id="_M/S_0003F8_CRTC2_INTERLACE_EN" data-ref="_M/S_0003F8_CRTC2_INTERLACE_EN">S_0003F8_CRTC2_INTERLACE_EN</dfn>(x)               (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="569">569</th><td><u>#define   <dfn class="macro" id="_M/G_0003F8_CRTC2_INTERLACE_EN" data-ref="_M/G_0003F8_CRTC2_INTERLACE_EN">G_0003F8_CRTC2_INTERLACE_EN</dfn>(x)               (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="570">570</th><td><u>#define   <dfn class="macro" id="_M/C_0003F8_CRTC2_INTERLACE_EN" data-ref="_M/C_0003F8_CRTC2_INTERLACE_EN">C_0003F8_CRTC2_INTERLACE_EN</dfn>                  0xFFFFFFFD</u></td></tr>
<tr><th id="571">571</th><td><u>#define   <dfn class="macro" id="_M/S_0003F8_CRTC2_SYNC_TRISTATE" data-ref="_M/S_0003F8_CRTC2_SYNC_TRISTATE">S_0003F8_CRTC2_SYNC_TRISTATE</dfn>(x)              (((x) &amp; 0x1) &lt;&lt; 4)</u></td></tr>
<tr><th id="572">572</th><td><u>#define   <dfn class="macro" id="_M/G_0003F8_CRTC2_SYNC_TRISTATE" data-ref="_M/G_0003F8_CRTC2_SYNC_TRISTATE">G_0003F8_CRTC2_SYNC_TRISTATE</dfn>(x)              (((x) &gt;&gt; 4) &amp; 0x1)</u></td></tr>
<tr><th id="573">573</th><td><u>#define   <dfn class="macro" id="_M/C_0003F8_CRTC2_SYNC_TRISTATE" data-ref="_M/C_0003F8_CRTC2_SYNC_TRISTATE">C_0003F8_CRTC2_SYNC_TRISTATE</dfn>                 0xFFFFFFEF</u></td></tr>
<tr><th id="574">574</th><td><u>#define   <dfn class="macro" id="_M/S_0003F8_CRTC2_HSYNC_TRISTATE" data-ref="_M/S_0003F8_CRTC2_HSYNC_TRISTATE">S_0003F8_CRTC2_HSYNC_TRISTATE</dfn>(x)             (((x) &amp; 0x1) &lt;&lt; 5)</u></td></tr>
<tr><th id="575">575</th><td><u>#define   <dfn class="macro" id="_M/G_0003F8_CRTC2_HSYNC_TRISTATE" data-ref="_M/G_0003F8_CRTC2_HSYNC_TRISTATE">G_0003F8_CRTC2_HSYNC_TRISTATE</dfn>(x)             (((x) &gt;&gt; 5) &amp; 0x1)</u></td></tr>
<tr><th id="576">576</th><td><u>#define   <dfn class="macro" id="_M/C_0003F8_CRTC2_HSYNC_TRISTATE" data-ref="_M/C_0003F8_CRTC2_HSYNC_TRISTATE">C_0003F8_CRTC2_HSYNC_TRISTATE</dfn>                0xFFFFFFDF</u></td></tr>
<tr><th id="577">577</th><td><u>#define   <dfn class="macro" id="_M/S_0003F8_CRTC2_VSYNC_TRISTATE" data-ref="_M/S_0003F8_CRTC2_VSYNC_TRISTATE">S_0003F8_CRTC2_VSYNC_TRISTATE</dfn>(x)             (((x) &amp; 0x1) &lt;&lt; 6)</u></td></tr>
<tr><th id="578">578</th><td><u>#define   <dfn class="macro" id="_M/G_0003F8_CRTC2_VSYNC_TRISTATE" data-ref="_M/G_0003F8_CRTC2_VSYNC_TRISTATE">G_0003F8_CRTC2_VSYNC_TRISTATE</dfn>(x)             (((x) &gt;&gt; 6) &amp; 0x1)</u></td></tr>
<tr><th id="579">579</th><td><u>#define   <dfn class="macro" id="_M/C_0003F8_CRTC2_VSYNC_TRISTATE" data-ref="_M/C_0003F8_CRTC2_VSYNC_TRISTATE">C_0003F8_CRTC2_VSYNC_TRISTATE</dfn>                0xFFFFFFBF</u></td></tr>
<tr><th id="580">580</th><td><u>#define   <dfn class="macro" id="_M/S_0003F8_CRT2_ON" data-ref="_M/S_0003F8_CRT2_ON">S_0003F8_CRT2_ON</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 7)</u></td></tr>
<tr><th id="581">581</th><td><u>#define   <dfn class="macro" id="_M/G_0003F8_CRT2_ON" data-ref="_M/G_0003F8_CRT2_ON">G_0003F8_CRT2_ON</dfn>(x)                          (((x) &gt;&gt; 7) &amp; 0x1)</u></td></tr>
<tr><th id="582">582</th><td><u>#define   <dfn class="macro" id="_M/C_0003F8_CRT2_ON" data-ref="_M/C_0003F8_CRT2_ON">C_0003F8_CRT2_ON</dfn>                             0xFFFFFF7F</u></td></tr>
<tr><th id="583">583</th><td><u>#define   <dfn class="macro" id="_M/S_0003F8_CRTC2_PIX_WIDTH" data-ref="_M/S_0003F8_CRTC2_PIX_WIDTH">S_0003F8_CRTC2_PIX_WIDTH</dfn>(x)                  (((x) &amp; 0xF) &lt;&lt; 8)</u></td></tr>
<tr><th id="584">584</th><td><u>#define   <dfn class="macro" id="_M/G_0003F8_CRTC2_PIX_WIDTH" data-ref="_M/G_0003F8_CRTC2_PIX_WIDTH">G_0003F8_CRTC2_PIX_WIDTH</dfn>(x)                  (((x) &gt;&gt; 8) &amp; 0xF)</u></td></tr>
<tr><th id="585">585</th><td><u>#define   <dfn class="macro" id="_M/C_0003F8_CRTC2_PIX_WIDTH" data-ref="_M/C_0003F8_CRTC2_PIX_WIDTH">C_0003F8_CRTC2_PIX_WIDTH</dfn>                     0xFFFFF0FF</u></td></tr>
<tr><th id="586">586</th><td><u>#define   <dfn class="macro" id="_M/S_0003F8_CRTC2_ICON_EN" data-ref="_M/S_0003F8_CRTC2_ICON_EN">S_0003F8_CRTC2_ICON_EN</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 15)</u></td></tr>
<tr><th id="587">587</th><td><u>#define   <dfn class="macro" id="_M/G_0003F8_CRTC2_ICON_EN" data-ref="_M/G_0003F8_CRTC2_ICON_EN">G_0003F8_CRTC2_ICON_EN</dfn>(x)                    (((x) &gt;&gt; 15) &amp; 0x1)</u></td></tr>
<tr><th id="588">588</th><td><u>#define   <dfn class="macro" id="_M/C_0003F8_CRTC2_ICON_EN" data-ref="_M/C_0003F8_CRTC2_ICON_EN">C_0003F8_CRTC2_ICON_EN</dfn>                       0xFFFF7FFF</u></td></tr>
<tr><th id="589">589</th><td><u>#define   <dfn class="macro" id="_M/S_0003F8_CRTC2_CUR_EN" data-ref="_M/S_0003F8_CRTC2_CUR_EN">S_0003F8_CRTC2_CUR_EN</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="590">590</th><td><u>#define   <dfn class="macro" id="_M/G_0003F8_CRTC2_CUR_EN" data-ref="_M/G_0003F8_CRTC2_CUR_EN">G_0003F8_CRTC2_CUR_EN</dfn>(x)                     (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="591">591</th><td><u>#define   <dfn class="macro" id="_M/C_0003F8_CRTC2_CUR_EN" data-ref="_M/C_0003F8_CRTC2_CUR_EN">C_0003F8_CRTC2_CUR_EN</dfn>                        0xFFFEFFFF</u></td></tr>
<tr><th id="592">592</th><td><u>#define   <dfn class="macro" id="_M/S_0003F8_CRTC2_CUR_MODE" data-ref="_M/S_0003F8_CRTC2_CUR_MODE">S_0003F8_CRTC2_CUR_MODE</dfn>(x)                   (((x) &amp; 0x7) &lt;&lt; 20)</u></td></tr>
<tr><th id="593">593</th><td><u>#define   <dfn class="macro" id="_M/G_0003F8_CRTC2_CUR_MODE" data-ref="_M/G_0003F8_CRTC2_CUR_MODE">G_0003F8_CRTC2_CUR_MODE</dfn>(x)                   (((x) &gt;&gt; 20) &amp; 0x7)</u></td></tr>
<tr><th id="594">594</th><td><u>#define   <dfn class="macro" id="_M/C_0003F8_CRTC2_CUR_MODE" data-ref="_M/C_0003F8_CRTC2_CUR_MODE">C_0003F8_CRTC2_CUR_MODE</dfn>                      0xFF8FFFFF</u></td></tr>
<tr><th id="595">595</th><td><u>#define   <dfn class="macro" id="_M/S_0003F8_CRTC2_DISPLAY_DIS" data-ref="_M/S_0003F8_CRTC2_DISPLAY_DIS">S_0003F8_CRTC2_DISPLAY_DIS</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 23)</u></td></tr>
<tr><th id="596">596</th><td><u>#define   <dfn class="macro" id="_M/G_0003F8_CRTC2_DISPLAY_DIS" data-ref="_M/G_0003F8_CRTC2_DISPLAY_DIS">G_0003F8_CRTC2_DISPLAY_DIS</dfn>(x)                (((x) &gt;&gt; 23) &amp; 0x1)</u></td></tr>
<tr><th id="597">597</th><td><u>#define   <dfn class="macro" id="_M/C_0003F8_CRTC2_DISPLAY_DIS" data-ref="_M/C_0003F8_CRTC2_DISPLAY_DIS">C_0003F8_CRTC2_DISPLAY_DIS</dfn>                   0xFF7FFFFF</u></td></tr>
<tr><th id="598">598</th><td><u>#define   <dfn class="macro" id="_M/S_0003F8_CRTC2_EN" data-ref="_M/S_0003F8_CRTC2_EN">S_0003F8_CRTC2_EN</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 25)</u></td></tr>
<tr><th id="599">599</th><td><u>#define   <dfn class="macro" id="_M/G_0003F8_CRTC2_EN" data-ref="_M/G_0003F8_CRTC2_EN">G_0003F8_CRTC2_EN</dfn>(x)                         (((x) &gt;&gt; 25) &amp; 0x1)</u></td></tr>
<tr><th id="600">600</th><td><u>#define   <dfn class="macro" id="_M/C_0003F8_CRTC2_EN" data-ref="_M/C_0003F8_CRTC2_EN">C_0003F8_CRTC2_EN</dfn>                            0xFDFFFFFF</u></td></tr>
<tr><th id="601">601</th><td><u>#define   <dfn class="macro" id="_M/S_0003F8_CRTC2_DISP_REQ_EN_B" data-ref="_M/S_0003F8_CRTC2_DISP_REQ_EN_B">S_0003F8_CRTC2_DISP_REQ_EN_B</dfn>(x)              (((x) &amp; 0x1) &lt;&lt; 26)</u></td></tr>
<tr><th id="602">602</th><td><u>#define   <dfn class="macro" id="_M/G_0003F8_CRTC2_DISP_REQ_EN_B" data-ref="_M/G_0003F8_CRTC2_DISP_REQ_EN_B">G_0003F8_CRTC2_DISP_REQ_EN_B</dfn>(x)              (((x) &gt;&gt; 26) &amp; 0x1)</u></td></tr>
<tr><th id="603">603</th><td><u>#define   <dfn class="macro" id="_M/C_0003F8_CRTC2_DISP_REQ_EN_B" data-ref="_M/C_0003F8_CRTC2_DISP_REQ_EN_B">C_0003F8_CRTC2_DISP_REQ_EN_B</dfn>                 0xFBFFFFFF</u></td></tr>
<tr><th id="604">604</th><td><u>#define   <dfn class="macro" id="_M/S_0003F8_CRTC2_C_SYNC_EN" data-ref="_M/S_0003F8_CRTC2_C_SYNC_EN">S_0003F8_CRTC2_C_SYNC_EN</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 27)</u></td></tr>
<tr><th id="605">605</th><td><u>#define   <dfn class="macro" id="_M/G_0003F8_CRTC2_C_SYNC_EN" data-ref="_M/G_0003F8_CRTC2_C_SYNC_EN">G_0003F8_CRTC2_C_SYNC_EN</dfn>(x)                  (((x) &gt;&gt; 27) &amp; 0x1)</u></td></tr>
<tr><th id="606">606</th><td><u>#define   <dfn class="macro" id="_M/C_0003F8_CRTC2_C_SYNC_EN" data-ref="_M/C_0003F8_CRTC2_C_SYNC_EN">C_0003F8_CRTC2_C_SYNC_EN</dfn>                     0xF7FFFFFF</u></td></tr>
<tr><th id="607">607</th><td><u>#define   <dfn class="macro" id="_M/S_0003F8_CRTC2_HSYNC_DIS" data-ref="_M/S_0003F8_CRTC2_HSYNC_DIS">S_0003F8_CRTC2_HSYNC_DIS</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 28)</u></td></tr>
<tr><th id="608">608</th><td><u>#define   <dfn class="macro" id="_M/G_0003F8_CRTC2_HSYNC_DIS" data-ref="_M/G_0003F8_CRTC2_HSYNC_DIS">G_0003F8_CRTC2_HSYNC_DIS</dfn>(x)                  (((x) &gt;&gt; 28) &amp; 0x1)</u></td></tr>
<tr><th id="609">609</th><td><u>#define   <dfn class="macro" id="_M/C_0003F8_CRTC2_HSYNC_DIS" data-ref="_M/C_0003F8_CRTC2_HSYNC_DIS">C_0003F8_CRTC2_HSYNC_DIS</dfn>                     0xEFFFFFFF</u></td></tr>
<tr><th id="610">610</th><td><u>#define   <dfn class="macro" id="_M/S_0003F8_CRTC2_VSYNC_DIS" data-ref="_M/S_0003F8_CRTC2_VSYNC_DIS">S_0003F8_CRTC2_VSYNC_DIS</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 29)</u></td></tr>
<tr><th id="611">611</th><td><u>#define   <dfn class="macro" id="_M/G_0003F8_CRTC2_VSYNC_DIS" data-ref="_M/G_0003F8_CRTC2_VSYNC_DIS">G_0003F8_CRTC2_VSYNC_DIS</dfn>(x)                  (((x) &gt;&gt; 29) &amp; 0x1)</u></td></tr>
<tr><th id="612">612</th><td><u>#define   <dfn class="macro" id="_M/C_0003F8_CRTC2_VSYNC_DIS" data-ref="_M/C_0003F8_CRTC2_VSYNC_DIS">C_0003F8_CRTC2_VSYNC_DIS</dfn>                     0xDFFFFFFF</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/R_000420_OV0_SCALE_CNTL" data-ref="_M/R_000420_OV0_SCALE_CNTL">R_000420_OV0_SCALE_CNTL</dfn>                      0x000420</u></td></tr>
<tr><th id="614">614</th><td><u>#define   <dfn class="macro" id="_M/S_000420_OV0_NO_READ_BEHIND_SCAN" data-ref="_M/S_000420_OV0_NO_READ_BEHIND_SCAN">S_000420_OV0_NO_READ_BEHIND_SCAN</dfn>(x)          (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="615">615</th><td><u>#define   <dfn class="macro" id="_M/G_000420_OV0_NO_READ_BEHIND_SCAN" data-ref="_M/G_000420_OV0_NO_READ_BEHIND_SCAN">G_000420_OV0_NO_READ_BEHIND_SCAN</dfn>(x)          (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="616">616</th><td><u>#define   <dfn class="macro" id="_M/C_000420_OV0_NO_READ_BEHIND_SCAN" data-ref="_M/C_000420_OV0_NO_READ_BEHIND_SCAN">C_000420_OV0_NO_READ_BEHIND_SCAN</dfn>             0xFFFFFFFD</u></td></tr>
<tr><th id="617">617</th><td><u>#define   <dfn class="macro" id="_M/S_000420_OV0_HORZ_PICK_NEAREST" data-ref="_M/S_000420_OV0_HORZ_PICK_NEAREST">S_000420_OV0_HORZ_PICK_NEAREST</dfn>(x)            (((x) &amp; 0x1) &lt;&lt; 2)</u></td></tr>
<tr><th id="618">618</th><td><u>#define   <dfn class="macro" id="_M/G_000420_OV0_HORZ_PICK_NEAREST" data-ref="_M/G_000420_OV0_HORZ_PICK_NEAREST">G_000420_OV0_HORZ_PICK_NEAREST</dfn>(x)            (((x) &gt;&gt; 2) &amp; 0x1)</u></td></tr>
<tr><th id="619">619</th><td><u>#define   <dfn class="macro" id="_M/C_000420_OV0_HORZ_PICK_NEAREST" data-ref="_M/C_000420_OV0_HORZ_PICK_NEAREST">C_000420_OV0_HORZ_PICK_NEAREST</dfn>               0xFFFFFFFB</u></td></tr>
<tr><th id="620">620</th><td><u>#define   <dfn class="macro" id="_M/S_000420_OV0_VERT_PICK_NEAREST" data-ref="_M/S_000420_OV0_VERT_PICK_NEAREST">S_000420_OV0_VERT_PICK_NEAREST</dfn>(x)            (((x) &amp; 0x1) &lt;&lt; 3)</u></td></tr>
<tr><th id="621">621</th><td><u>#define   <dfn class="macro" id="_M/G_000420_OV0_VERT_PICK_NEAREST" data-ref="_M/G_000420_OV0_VERT_PICK_NEAREST">G_000420_OV0_VERT_PICK_NEAREST</dfn>(x)            (((x) &gt;&gt; 3) &amp; 0x1)</u></td></tr>
<tr><th id="622">622</th><td><u>#define   <dfn class="macro" id="_M/C_000420_OV0_VERT_PICK_NEAREST" data-ref="_M/C_000420_OV0_VERT_PICK_NEAREST">C_000420_OV0_VERT_PICK_NEAREST</dfn>               0xFFFFFFF7</u></td></tr>
<tr><th id="623">623</th><td><u>#define   <dfn class="macro" id="_M/S_000420_OV0_SIGNED_UV" data-ref="_M/S_000420_OV0_SIGNED_UV">S_000420_OV0_SIGNED_UV</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 4)</u></td></tr>
<tr><th id="624">624</th><td><u>#define   <dfn class="macro" id="_M/G_000420_OV0_SIGNED_UV" data-ref="_M/G_000420_OV0_SIGNED_UV">G_000420_OV0_SIGNED_UV</dfn>(x)                    (((x) &gt;&gt; 4) &amp; 0x1)</u></td></tr>
<tr><th id="625">625</th><td><u>#define   <dfn class="macro" id="_M/C_000420_OV0_SIGNED_UV" data-ref="_M/C_000420_OV0_SIGNED_UV">C_000420_OV0_SIGNED_UV</dfn>                       0xFFFFFFEF</u></td></tr>
<tr><th id="626">626</th><td><u>#define   <dfn class="macro" id="_M/S_000420_OV0_GAMMA_SEL" data-ref="_M/S_000420_OV0_GAMMA_SEL">S_000420_OV0_GAMMA_SEL</dfn>(x)                    (((x) &amp; 0x7) &lt;&lt; 5)</u></td></tr>
<tr><th id="627">627</th><td><u>#define   <dfn class="macro" id="_M/G_000420_OV0_GAMMA_SEL" data-ref="_M/G_000420_OV0_GAMMA_SEL">G_000420_OV0_GAMMA_SEL</dfn>(x)                    (((x) &gt;&gt; 5) &amp; 0x7)</u></td></tr>
<tr><th id="628">628</th><td><u>#define   <dfn class="macro" id="_M/C_000420_OV0_GAMMA_SEL" data-ref="_M/C_000420_OV0_GAMMA_SEL">C_000420_OV0_GAMMA_SEL</dfn>                       0xFFFFFF1F</u></td></tr>
<tr><th id="629">629</th><td><u>#define   <dfn class="macro" id="_M/S_000420_OV0_SURFACE_FORMAT" data-ref="_M/S_000420_OV0_SURFACE_FORMAT">S_000420_OV0_SURFACE_FORMAT</dfn>(x)               (((x) &amp; 0xF) &lt;&lt; 8)</u></td></tr>
<tr><th id="630">630</th><td><u>#define   <dfn class="macro" id="_M/G_000420_OV0_SURFACE_FORMAT" data-ref="_M/G_000420_OV0_SURFACE_FORMAT">G_000420_OV0_SURFACE_FORMAT</dfn>(x)               (((x) &gt;&gt; 8) &amp; 0xF)</u></td></tr>
<tr><th id="631">631</th><td><u>#define   <dfn class="macro" id="_M/C_000420_OV0_SURFACE_FORMAT" data-ref="_M/C_000420_OV0_SURFACE_FORMAT">C_000420_OV0_SURFACE_FORMAT</dfn>                  0xFFFFF0FF</u></td></tr>
<tr><th id="632">632</th><td><u>#define   <dfn class="macro" id="_M/S_000420_OV0_ADAPTIVE_DEINT" data-ref="_M/S_000420_OV0_ADAPTIVE_DEINT">S_000420_OV0_ADAPTIVE_DEINT</dfn>(x)               (((x) &amp; 0x1) &lt;&lt; 12)</u></td></tr>
<tr><th id="633">633</th><td><u>#define   <dfn class="macro" id="_M/G_000420_OV0_ADAPTIVE_DEINT" data-ref="_M/G_000420_OV0_ADAPTIVE_DEINT">G_000420_OV0_ADAPTIVE_DEINT</dfn>(x)               (((x) &gt;&gt; 12) &amp; 0x1)</u></td></tr>
<tr><th id="634">634</th><td><u>#define   <dfn class="macro" id="_M/C_000420_OV0_ADAPTIVE_DEINT" data-ref="_M/C_000420_OV0_ADAPTIVE_DEINT">C_000420_OV0_ADAPTIVE_DEINT</dfn>                  0xFFFFEFFF</u></td></tr>
<tr><th id="635">635</th><td><u>#define   <dfn class="macro" id="_M/S_000420_OV0_CRTC_SEL" data-ref="_M/S_000420_OV0_CRTC_SEL">S_000420_OV0_CRTC_SEL</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 14)</u></td></tr>
<tr><th id="636">636</th><td><u>#define   <dfn class="macro" id="_M/G_000420_OV0_CRTC_SEL" data-ref="_M/G_000420_OV0_CRTC_SEL">G_000420_OV0_CRTC_SEL</dfn>(x)                     (((x) &gt;&gt; 14) &amp; 0x1)</u></td></tr>
<tr><th id="637">637</th><td><u>#define   <dfn class="macro" id="_M/C_000420_OV0_CRTC_SEL" data-ref="_M/C_000420_OV0_CRTC_SEL">C_000420_OV0_CRTC_SEL</dfn>                        0xFFFFBFFF</u></td></tr>
<tr><th id="638">638</th><td><u>#define   <dfn class="macro" id="_M/S_000420_OV0_BURST_PER_PLANE" data-ref="_M/S_000420_OV0_BURST_PER_PLANE">S_000420_OV0_BURST_PER_PLANE</dfn>(x)              (((x) &amp; 0x7F) &lt;&lt; 16)</u></td></tr>
<tr><th id="639">639</th><td><u>#define   <dfn class="macro" id="_M/G_000420_OV0_BURST_PER_PLANE" data-ref="_M/G_000420_OV0_BURST_PER_PLANE">G_000420_OV0_BURST_PER_PLANE</dfn>(x)              (((x) &gt;&gt; 16) &amp; 0x7F)</u></td></tr>
<tr><th id="640">640</th><td><u>#define   <dfn class="macro" id="_M/C_000420_OV0_BURST_PER_PLANE" data-ref="_M/C_000420_OV0_BURST_PER_PLANE">C_000420_OV0_BURST_PER_PLANE</dfn>                 0xFF80FFFF</u></td></tr>
<tr><th id="641">641</th><td><u>#define   <dfn class="macro" id="_M/S_000420_OV0_DOUBLE_BUFFER_REGS" data-ref="_M/S_000420_OV0_DOUBLE_BUFFER_REGS">S_000420_OV0_DOUBLE_BUFFER_REGS</dfn>(x)           (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="642">642</th><td><u>#define   <dfn class="macro" id="_M/G_000420_OV0_DOUBLE_BUFFER_REGS" data-ref="_M/G_000420_OV0_DOUBLE_BUFFER_REGS">G_000420_OV0_DOUBLE_BUFFER_REGS</dfn>(x)           (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="643">643</th><td><u>#define   <dfn class="macro" id="_M/C_000420_OV0_DOUBLE_BUFFER_REGS" data-ref="_M/C_000420_OV0_DOUBLE_BUFFER_REGS">C_000420_OV0_DOUBLE_BUFFER_REGS</dfn>              0xFEFFFFFF</u></td></tr>
<tr><th id="644">644</th><td><u>#define   <dfn class="macro" id="_M/S_000420_OV0_BANDWIDTH" data-ref="_M/S_000420_OV0_BANDWIDTH">S_000420_OV0_BANDWIDTH</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 26)</u></td></tr>
<tr><th id="645">645</th><td><u>#define   <dfn class="macro" id="_M/G_000420_OV0_BANDWIDTH" data-ref="_M/G_000420_OV0_BANDWIDTH">G_000420_OV0_BANDWIDTH</dfn>(x)                    (((x) &gt;&gt; 26) &amp; 0x1)</u></td></tr>
<tr><th id="646">646</th><td><u>#define   <dfn class="macro" id="_M/C_000420_OV0_BANDWIDTH" data-ref="_M/C_000420_OV0_BANDWIDTH">C_000420_OV0_BANDWIDTH</dfn>                       0xFBFFFFFF</u></td></tr>
<tr><th id="647">647</th><td><u>#define   <dfn class="macro" id="_M/S_000420_OV0_LIN_TRANS_BYPASS" data-ref="_M/S_000420_OV0_LIN_TRANS_BYPASS">S_000420_OV0_LIN_TRANS_BYPASS</dfn>(x)             (((x) &amp; 0x1) &lt;&lt; 28)</u></td></tr>
<tr><th id="648">648</th><td><u>#define   <dfn class="macro" id="_M/G_000420_OV0_LIN_TRANS_BYPASS" data-ref="_M/G_000420_OV0_LIN_TRANS_BYPASS">G_000420_OV0_LIN_TRANS_BYPASS</dfn>(x)             (((x) &gt;&gt; 28) &amp; 0x1)</u></td></tr>
<tr><th id="649">649</th><td><u>#define   <dfn class="macro" id="_M/C_000420_OV0_LIN_TRANS_BYPASS" data-ref="_M/C_000420_OV0_LIN_TRANS_BYPASS">C_000420_OV0_LIN_TRANS_BYPASS</dfn>                0xEFFFFFFF</u></td></tr>
<tr><th id="650">650</th><td><u>#define   <dfn class="macro" id="_M/S_000420_OV0_INT_EMU" data-ref="_M/S_000420_OV0_INT_EMU">S_000420_OV0_INT_EMU</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 29)</u></td></tr>
<tr><th id="651">651</th><td><u>#define   <dfn class="macro" id="_M/G_000420_OV0_INT_EMU" data-ref="_M/G_000420_OV0_INT_EMU">G_000420_OV0_INT_EMU</dfn>(x)                      (((x) &gt;&gt; 29) &amp; 0x1)</u></td></tr>
<tr><th id="652">652</th><td><u>#define   <dfn class="macro" id="_M/C_000420_OV0_INT_EMU" data-ref="_M/C_000420_OV0_INT_EMU">C_000420_OV0_INT_EMU</dfn>                         0xDFFFFFFF</u></td></tr>
<tr><th id="653">653</th><td><u>#define   <dfn class="macro" id="_M/S_000420_OV0_OVERLAY_EN" data-ref="_M/S_000420_OV0_OVERLAY_EN">S_000420_OV0_OVERLAY_EN</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 30)</u></td></tr>
<tr><th id="654">654</th><td><u>#define   <dfn class="macro" id="_M/G_000420_OV0_OVERLAY_EN" data-ref="_M/G_000420_OV0_OVERLAY_EN">G_000420_OV0_OVERLAY_EN</dfn>(x)                   (((x) &gt;&gt; 30) &amp; 0x1)</u></td></tr>
<tr><th id="655">655</th><td><u>#define   <dfn class="macro" id="_M/C_000420_OV0_OVERLAY_EN" data-ref="_M/C_000420_OV0_OVERLAY_EN">C_000420_OV0_OVERLAY_EN</dfn>                      0xBFFFFFFF</u></td></tr>
<tr><th id="656">656</th><td><u>#define   <dfn class="macro" id="_M/S_000420_OV0_SOFT_RESET" data-ref="_M/S_000420_OV0_SOFT_RESET">S_000420_OV0_SOFT_RESET</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 31)</u></td></tr>
<tr><th id="657">657</th><td><u>#define   <dfn class="macro" id="_M/G_000420_OV0_SOFT_RESET" data-ref="_M/G_000420_OV0_SOFT_RESET">G_000420_OV0_SOFT_RESET</dfn>(x)                   (((x) &gt;&gt; 31) &amp; 0x1)</u></td></tr>
<tr><th id="658">658</th><td><u>#define   <dfn class="macro" id="_M/C_000420_OV0_SOFT_RESET" data-ref="_M/C_000420_OV0_SOFT_RESET">C_000420_OV0_SOFT_RESET</dfn>                      0x7FFFFFFF</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/R_00070C_CP_RB_RPTR_ADDR" data-ref="_M/R_00070C_CP_RB_RPTR_ADDR">R_00070C_CP_RB_RPTR_ADDR</dfn>                     0x00070C</u></td></tr>
<tr><th id="660">660</th><td><u>#define   <dfn class="macro" id="_M/S_00070C_RB_RPTR_SWAP" data-ref="_M/S_00070C_RB_RPTR_SWAP">S_00070C_RB_RPTR_SWAP</dfn>(x)                     (((x) &amp; 0x3) &lt;&lt; 0)</u></td></tr>
<tr><th id="661">661</th><td><u>#define   <dfn class="macro" id="_M/G_00070C_RB_RPTR_SWAP" data-ref="_M/G_00070C_RB_RPTR_SWAP">G_00070C_RB_RPTR_SWAP</dfn>(x)                     (((x) &gt;&gt; 0) &amp; 0x3)</u></td></tr>
<tr><th id="662">662</th><td><u>#define   <dfn class="macro" id="_M/C_00070C_RB_RPTR_SWAP" data-ref="_M/C_00070C_RB_RPTR_SWAP">C_00070C_RB_RPTR_SWAP</dfn>                        0xFFFFFFFC</u></td></tr>
<tr><th id="663">663</th><td><u>#define   <dfn class="macro" id="_M/S_00070C_RB_RPTR_ADDR" data-ref="_M/S_00070C_RB_RPTR_ADDR">S_00070C_RB_RPTR_ADDR</dfn>(x)                     (((x) &amp; 0x3FFFFFFF) &lt;&lt; 2)</u></td></tr>
<tr><th id="664">664</th><td><u>#define   <dfn class="macro" id="_M/G_00070C_RB_RPTR_ADDR" data-ref="_M/G_00070C_RB_RPTR_ADDR">G_00070C_RB_RPTR_ADDR</dfn>(x)                     (((x) &gt;&gt; 2) &amp; 0x3FFFFFFF)</u></td></tr>
<tr><th id="665">665</th><td><u>#define   <dfn class="macro" id="_M/C_00070C_RB_RPTR_ADDR" data-ref="_M/C_00070C_RB_RPTR_ADDR">C_00070C_RB_RPTR_ADDR</dfn>                        0x00000003</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/R_000740_CP_CSQ_CNTL" data-ref="_M/R_000740_CP_CSQ_CNTL">R_000740_CP_CSQ_CNTL</dfn>                         0x000740</u></td></tr>
<tr><th id="667">667</th><td><u>#define   <dfn class="macro" id="_M/S_000740_CSQ_CNT_PRIMARY" data-ref="_M/S_000740_CSQ_CNT_PRIMARY">S_000740_CSQ_CNT_PRIMARY</dfn>(x)                  (((x) &amp; 0xFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="668">668</th><td><u>#define   <dfn class="macro" id="_M/G_000740_CSQ_CNT_PRIMARY" data-ref="_M/G_000740_CSQ_CNT_PRIMARY">G_000740_CSQ_CNT_PRIMARY</dfn>(x)                  (((x) &gt;&gt; 0) &amp; 0xFF)</u></td></tr>
<tr><th id="669">669</th><td><u>#define   <dfn class="macro" id="_M/C_000740_CSQ_CNT_PRIMARY" data-ref="_M/C_000740_CSQ_CNT_PRIMARY">C_000740_CSQ_CNT_PRIMARY</dfn>                     0xFFFFFF00</u></td></tr>
<tr><th id="670">670</th><td><u>#define   <dfn class="macro" id="_M/S_000740_CSQ_CNT_INDIRECT" data-ref="_M/S_000740_CSQ_CNT_INDIRECT">S_000740_CSQ_CNT_INDIRECT</dfn>(x)                 (((x) &amp; 0xFF) &lt;&lt; 8)</u></td></tr>
<tr><th id="671">671</th><td><u>#define   <dfn class="macro" id="_M/G_000740_CSQ_CNT_INDIRECT" data-ref="_M/G_000740_CSQ_CNT_INDIRECT">G_000740_CSQ_CNT_INDIRECT</dfn>(x)                 (((x) &gt;&gt; 8) &amp; 0xFF)</u></td></tr>
<tr><th id="672">672</th><td><u>#define   <dfn class="macro" id="_M/C_000740_CSQ_CNT_INDIRECT" data-ref="_M/C_000740_CSQ_CNT_INDIRECT">C_000740_CSQ_CNT_INDIRECT</dfn>                    0xFFFF00FF</u></td></tr>
<tr><th id="673">673</th><td><u>#define   <dfn class="macro" id="_M/S_000740_CSQ_MODE" data-ref="_M/S_000740_CSQ_MODE">S_000740_CSQ_MODE</dfn>(x)                         (((x) &amp; 0xF) &lt;&lt; 28)</u></td></tr>
<tr><th id="674">674</th><td><u>#define   <dfn class="macro" id="_M/G_000740_CSQ_MODE" data-ref="_M/G_000740_CSQ_MODE">G_000740_CSQ_MODE</dfn>(x)                         (((x) &gt;&gt; 28) &amp; 0xF)</u></td></tr>
<tr><th id="675">675</th><td><u>#define   <dfn class="macro" id="_M/C_000740_CSQ_MODE" data-ref="_M/C_000740_CSQ_MODE">C_000740_CSQ_MODE</dfn>                            0x0FFFFFFF</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/R_000770_SCRATCH_UMSK" data-ref="_M/R_000770_SCRATCH_UMSK">R_000770_SCRATCH_UMSK</dfn>                        0x000770</u></td></tr>
<tr><th id="677">677</th><td><u>#define   <dfn class="macro" id="_M/S_000770_SCRATCH_UMSK" data-ref="_M/S_000770_SCRATCH_UMSK">S_000770_SCRATCH_UMSK</dfn>(x)                     (((x) &amp; 0x3F) &lt;&lt; 0)</u></td></tr>
<tr><th id="678">678</th><td><u>#define   <dfn class="macro" id="_M/G_000770_SCRATCH_UMSK" data-ref="_M/G_000770_SCRATCH_UMSK">G_000770_SCRATCH_UMSK</dfn>(x)                     (((x) &gt;&gt; 0) &amp; 0x3F)</u></td></tr>
<tr><th id="679">679</th><td><u>#define   <dfn class="macro" id="_M/C_000770_SCRATCH_UMSK" data-ref="_M/C_000770_SCRATCH_UMSK">C_000770_SCRATCH_UMSK</dfn>                        0xFFFFFFC0</u></td></tr>
<tr><th id="680">680</th><td><u>#define   <dfn class="macro" id="_M/S_000770_SCRATCH_SWAP" data-ref="_M/S_000770_SCRATCH_SWAP">S_000770_SCRATCH_SWAP</dfn>(x)                     (((x) &amp; 0x3) &lt;&lt; 16)</u></td></tr>
<tr><th id="681">681</th><td><u>#define   <dfn class="macro" id="_M/G_000770_SCRATCH_SWAP" data-ref="_M/G_000770_SCRATCH_SWAP">G_000770_SCRATCH_SWAP</dfn>(x)                     (((x) &gt;&gt; 16) &amp; 0x3)</u></td></tr>
<tr><th id="682">682</th><td><u>#define   <dfn class="macro" id="_M/C_000770_SCRATCH_SWAP" data-ref="_M/C_000770_SCRATCH_SWAP">C_000770_SCRATCH_SWAP</dfn>                        0xFFFCFFFF</u></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/R_000774_SCRATCH_ADDR" data-ref="_M/R_000774_SCRATCH_ADDR">R_000774_SCRATCH_ADDR</dfn>                        0x000774</u></td></tr>
<tr><th id="684">684</th><td><u>#define   <dfn class="macro" id="_M/S_000774_SCRATCH_ADDR" data-ref="_M/S_000774_SCRATCH_ADDR">S_000774_SCRATCH_ADDR</dfn>(x)                     (((x) &amp; 0x7FFFFFF) &lt;&lt; 5)</u></td></tr>
<tr><th id="685">685</th><td><u>#define   <dfn class="macro" id="_M/G_000774_SCRATCH_ADDR" data-ref="_M/G_000774_SCRATCH_ADDR">G_000774_SCRATCH_ADDR</dfn>(x)                     (((x) &gt;&gt; 5) &amp; 0x7FFFFFF)</u></td></tr>
<tr><th id="686">686</th><td><u>#define   <dfn class="macro" id="_M/C_000774_SCRATCH_ADDR" data-ref="_M/C_000774_SCRATCH_ADDR">C_000774_SCRATCH_ADDR</dfn>                        0x0000001F</u></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/R_0007C0_CP_STAT" data-ref="_M/R_0007C0_CP_STAT">R_0007C0_CP_STAT</dfn>                             0x0007C0</u></td></tr>
<tr><th id="688">688</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_MRU_BUSY" data-ref="_M/S_0007C0_MRU_BUSY">S_0007C0_MRU_BUSY</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="689">689</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_MRU_BUSY" data-ref="_M/G_0007C0_MRU_BUSY">G_0007C0_MRU_BUSY</dfn>(x)                         (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="690">690</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_MRU_BUSY" data-ref="_M/C_0007C0_MRU_BUSY">C_0007C0_MRU_BUSY</dfn>                            0xFFFFFFFE</u></td></tr>
<tr><th id="691">691</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_MWU_BUSY" data-ref="_M/S_0007C0_MWU_BUSY">S_0007C0_MWU_BUSY</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="692">692</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_MWU_BUSY" data-ref="_M/G_0007C0_MWU_BUSY">G_0007C0_MWU_BUSY</dfn>(x)                         (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="693">693</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_MWU_BUSY" data-ref="_M/C_0007C0_MWU_BUSY">C_0007C0_MWU_BUSY</dfn>                            0xFFFFFFFD</u></td></tr>
<tr><th id="694">694</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_RSIU_BUSY" data-ref="_M/S_0007C0_RSIU_BUSY">S_0007C0_RSIU_BUSY</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 2)</u></td></tr>
<tr><th id="695">695</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_RSIU_BUSY" data-ref="_M/G_0007C0_RSIU_BUSY">G_0007C0_RSIU_BUSY</dfn>(x)                        (((x) &gt;&gt; 2) &amp; 0x1)</u></td></tr>
<tr><th id="696">696</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_RSIU_BUSY" data-ref="_M/C_0007C0_RSIU_BUSY">C_0007C0_RSIU_BUSY</dfn>                           0xFFFFFFFB</u></td></tr>
<tr><th id="697">697</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_RCIU_BUSY" data-ref="_M/S_0007C0_RCIU_BUSY">S_0007C0_RCIU_BUSY</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 3)</u></td></tr>
<tr><th id="698">698</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_RCIU_BUSY" data-ref="_M/G_0007C0_RCIU_BUSY">G_0007C0_RCIU_BUSY</dfn>(x)                        (((x) &gt;&gt; 3) &amp; 0x1)</u></td></tr>
<tr><th id="699">699</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_RCIU_BUSY" data-ref="_M/C_0007C0_RCIU_BUSY">C_0007C0_RCIU_BUSY</dfn>                           0xFFFFFFF7</u></td></tr>
<tr><th id="700">700</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CSF_PRIMARY_BUSY" data-ref="_M/S_0007C0_CSF_PRIMARY_BUSY">S_0007C0_CSF_PRIMARY_BUSY</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 9)</u></td></tr>
<tr><th id="701">701</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CSF_PRIMARY_BUSY" data-ref="_M/G_0007C0_CSF_PRIMARY_BUSY">G_0007C0_CSF_PRIMARY_BUSY</dfn>(x)                 (((x) &gt;&gt; 9) &amp; 0x1)</u></td></tr>
<tr><th id="702">702</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CSF_PRIMARY_BUSY" data-ref="_M/C_0007C0_CSF_PRIMARY_BUSY">C_0007C0_CSF_PRIMARY_BUSY</dfn>                    0xFFFFFDFF</u></td></tr>
<tr><th id="703">703</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CSF_INDIRECT_BUSY" data-ref="_M/S_0007C0_CSF_INDIRECT_BUSY">S_0007C0_CSF_INDIRECT_BUSY</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 10)</u></td></tr>
<tr><th id="704">704</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CSF_INDIRECT_BUSY" data-ref="_M/G_0007C0_CSF_INDIRECT_BUSY">G_0007C0_CSF_INDIRECT_BUSY</dfn>(x)                (((x) &gt;&gt; 10) &amp; 0x1)</u></td></tr>
<tr><th id="705">705</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CSF_INDIRECT_BUSY" data-ref="_M/C_0007C0_CSF_INDIRECT_BUSY">C_0007C0_CSF_INDIRECT_BUSY</dfn>                   0xFFFFFBFF</u></td></tr>
<tr><th id="706">706</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CSQ_PRIMARY_BUSY" data-ref="_M/S_0007C0_CSQ_PRIMARY_BUSY">S_0007C0_CSQ_PRIMARY_BUSY</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 11)</u></td></tr>
<tr><th id="707">707</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CSQ_PRIMARY_BUSY" data-ref="_M/G_0007C0_CSQ_PRIMARY_BUSY">G_0007C0_CSQ_PRIMARY_BUSY</dfn>(x)                 (((x) &gt;&gt; 11) &amp; 0x1)</u></td></tr>
<tr><th id="708">708</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CSQ_PRIMARY_BUSY" data-ref="_M/C_0007C0_CSQ_PRIMARY_BUSY">C_0007C0_CSQ_PRIMARY_BUSY</dfn>                    0xFFFFF7FF</u></td></tr>
<tr><th id="709">709</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CSQ_INDIRECT_BUSY" data-ref="_M/S_0007C0_CSQ_INDIRECT_BUSY">S_0007C0_CSQ_INDIRECT_BUSY</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 12)</u></td></tr>
<tr><th id="710">710</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CSQ_INDIRECT_BUSY" data-ref="_M/G_0007C0_CSQ_INDIRECT_BUSY">G_0007C0_CSQ_INDIRECT_BUSY</dfn>(x)                (((x) &gt;&gt; 12) &amp; 0x1)</u></td></tr>
<tr><th id="711">711</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CSQ_INDIRECT_BUSY" data-ref="_M/C_0007C0_CSQ_INDIRECT_BUSY">C_0007C0_CSQ_INDIRECT_BUSY</dfn>                   0xFFFFEFFF</u></td></tr>
<tr><th id="712">712</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CSI_BUSY" data-ref="_M/S_0007C0_CSI_BUSY">S_0007C0_CSI_BUSY</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 13)</u></td></tr>
<tr><th id="713">713</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CSI_BUSY" data-ref="_M/G_0007C0_CSI_BUSY">G_0007C0_CSI_BUSY</dfn>(x)                         (((x) &gt;&gt; 13) &amp; 0x1)</u></td></tr>
<tr><th id="714">714</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CSI_BUSY" data-ref="_M/C_0007C0_CSI_BUSY">C_0007C0_CSI_BUSY</dfn>                            0xFFFFDFFF</u></td></tr>
<tr><th id="715">715</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_GUIDMA_BUSY" data-ref="_M/S_0007C0_GUIDMA_BUSY">S_0007C0_GUIDMA_BUSY</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 28)</u></td></tr>
<tr><th id="716">716</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_GUIDMA_BUSY" data-ref="_M/G_0007C0_GUIDMA_BUSY">G_0007C0_GUIDMA_BUSY</dfn>(x)                      (((x) &gt;&gt; 28) &amp; 0x1)</u></td></tr>
<tr><th id="717">717</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_GUIDMA_BUSY" data-ref="_M/C_0007C0_GUIDMA_BUSY">C_0007C0_GUIDMA_BUSY</dfn>                         0xEFFFFFFF</u></td></tr>
<tr><th id="718">718</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_VIDDMA_BUSY" data-ref="_M/S_0007C0_VIDDMA_BUSY">S_0007C0_VIDDMA_BUSY</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 29)</u></td></tr>
<tr><th id="719">719</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_VIDDMA_BUSY" data-ref="_M/G_0007C0_VIDDMA_BUSY">G_0007C0_VIDDMA_BUSY</dfn>(x)                      (((x) &gt;&gt; 29) &amp; 0x1)</u></td></tr>
<tr><th id="720">720</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_VIDDMA_BUSY" data-ref="_M/C_0007C0_VIDDMA_BUSY">C_0007C0_VIDDMA_BUSY</dfn>                         0xDFFFFFFF</u></td></tr>
<tr><th id="721">721</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CMDSTRM_BUSY" data-ref="_M/S_0007C0_CMDSTRM_BUSY">S_0007C0_CMDSTRM_BUSY</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 30)</u></td></tr>
<tr><th id="722">722</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CMDSTRM_BUSY" data-ref="_M/G_0007C0_CMDSTRM_BUSY">G_0007C0_CMDSTRM_BUSY</dfn>(x)                     (((x) &gt;&gt; 30) &amp; 0x1)</u></td></tr>
<tr><th id="723">723</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CMDSTRM_BUSY" data-ref="_M/C_0007C0_CMDSTRM_BUSY">C_0007C0_CMDSTRM_BUSY</dfn>                        0xBFFFFFFF</u></td></tr>
<tr><th id="724">724</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CP_BUSY" data-ref="_M/S_0007C0_CP_BUSY">S_0007C0_CP_BUSY</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 31)</u></td></tr>
<tr><th id="725">725</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CP_BUSY" data-ref="_M/G_0007C0_CP_BUSY">G_0007C0_CP_BUSY</dfn>(x)                          (((x) &gt;&gt; 31) &amp; 0x1)</u></td></tr>
<tr><th id="726">726</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CP_BUSY" data-ref="_M/C_0007C0_CP_BUSY">C_0007C0_CP_BUSY</dfn>                             0x7FFFFFFF</u></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/R_000E40_RBBM_STATUS" data-ref="_M/R_000E40_RBBM_STATUS">R_000E40_RBBM_STATUS</dfn>                         0x000E40</u></td></tr>
<tr><th id="728">728</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CMDFIFO_AVAIL" data-ref="_M/S_000E40_CMDFIFO_AVAIL">S_000E40_CMDFIFO_AVAIL</dfn>(x)                    (((x) &amp; 0x7F) &lt;&lt; 0)</u></td></tr>
<tr><th id="729">729</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CMDFIFO_AVAIL" data-ref="_M/G_000E40_CMDFIFO_AVAIL">G_000E40_CMDFIFO_AVAIL</dfn>(x)                    (((x) &gt;&gt; 0) &amp; 0x7F)</u></td></tr>
<tr><th id="730">730</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CMDFIFO_AVAIL" data-ref="_M/C_000E40_CMDFIFO_AVAIL">C_000E40_CMDFIFO_AVAIL</dfn>                       0xFFFFFF80</u></td></tr>
<tr><th id="731">731</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_HIRQ_ON_RBB" data-ref="_M/S_000E40_HIRQ_ON_RBB">S_000E40_HIRQ_ON_RBB</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 8)</u></td></tr>
<tr><th id="732">732</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_HIRQ_ON_RBB" data-ref="_M/G_000E40_HIRQ_ON_RBB">G_000E40_HIRQ_ON_RBB</dfn>(x)                      (((x) &gt;&gt; 8) &amp; 0x1)</u></td></tr>
<tr><th id="733">733</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_HIRQ_ON_RBB" data-ref="_M/C_000E40_HIRQ_ON_RBB">C_000E40_HIRQ_ON_RBB</dfn>                         0xFFFFFEFF</u></td></tr>
<tr><th id="734">734</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CPRQ_ON_RBB" data-ref="_M/S_000E40_CPRQ_ON_RBB">S_000E40_CPRQ_ON_RBB</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 9)</u></td></tr>
<tr><th id="735">735</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CPRQ_ON_RBB" data-ref="_M/G_000E40_CPRQ_ON_RBB">G_000E40_CPRQ_ON_RBB</dfn>(x)                      (((x) &gt;&gt; 9) &amp; 0x1)</u></td></tr>
<tr><th id="736">736</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CPRQ_ON_RBB" data-ref="_M/C_000E40_CPRQ_ON_RBB">C_000E40_CPRQ_ON_RBB</dfn>                         0xFFFFFDFF</u></td></tr>
<tr><th id="737">737</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CFRQ_ON_RBB" data-ref="_M/S_000E40_CFRQ_ON_RBB">S_000E40_CFRQ_ON_RBB</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 10)</u></td></tr>
<tr><th id="738">738</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CFRQ_ON_RBB" data-ref="_M/G_000E40_CFRQ_ON_RBB">G_000E40_CFRQ_ON_RBB</dfn>(x)                      (((x) &gt;&gt; 10) &amp; 0x1)</u></td></tr>
<tr><th id="739">739</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CFRQ_ON_RBB" data-ref="_M/C_000E40_CFRQ_ON_RBB">C_000E40_CFRQ_ON_RBB</dfn>                         0xFFFFFBFF</u></td></tr>
<tr><th id="740">740</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_HIRQ_IN_RTBUF" data-ref="_M/S_000E40_HIRQ_IN_RTBUF">S_000E40_HIRQ_IN_RTBUF</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 11)</u></td></tr>
<tr><th id="741">741</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_HIRQ_IN_RTBUF" data-ref="_M/G_000E40_HIRQ_IN_RTBUF">G_000E40_HIRQ_IN_RTBUF</dfn>(x)                    (((x) &gt;&gt; 11) &amp; 0x1)</u></td></tr>
<tr><th id="742">742</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_HIRQ_IN_RTBUF" data-ref="_M/C_000E40_HIRQ_IN_RTBUF">C_000E40_HIRQ_IN_RTBUF</dfn>                       0xFFFFF7FF</u></td></tr>
<tr><th id="743">743</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CPRQ_IN_RTBUF" data-ref="_M/S_000E40_CPRQ_IN_RTBUF">S_000E40_CPRQ_IN_RTBUF</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 12)</u></td></tr>
<tr><th id="744">744</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CPRQ_IN_RTBUF" data-ref="_M/G_000E40_CPRQ_IN_RTBUF">G_000E40_CPRQ_IN_RTBUF</dfn>(x)                    (((x) &gt;&gt; 12) &amp; 0x1)</u></td></tr>
<tr><th id="745">745</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CPRQ_IN_RTBUF" data-ref="_M/C_000E40_CPRQ_IN_RTBUF">C_000E40_CPRQ_IN_RTBUF</dfn>                       0xFFFFEFFF</u></td></tr>
<tr><th id="746">746</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CFRQ_IN_RTBUF" data-ref="_M/S_000E40_CFRQ_IN_RTBUF">S_000E40_CFRQ_IN_RTBUF</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 13)</u></td></tr>
<tr><th id="747">747</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CFRQ_IN_RTBUF" data-ref="_M/G_000E40_CFRQ_IN_RTBUF">G_000E40_CFRQ_IN_RTBUF</dfn>(x)                    (((x) &gt;&gt; 13) &amp; 0x1)</u></td></tr>
<tr><th id="748">748</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CFRQ_IN_RTBUF" data-ref="_M/C_000E40_CFRQ_IN_RTBUF">C_000E40_CFRQ_IN_RTBUF</dfn>                       0xFFFFDFFF</u></td></tr>
<tr><th id="749">749</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CF_PIPE_BUSY" data-ref="_M/S_000E40_CF_PIPE_BUSY">S_000E40_CF_PIPE_BUSY</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 14)</u></td></tr>
<tr><th id="750">750</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CF_PIPE_BUSY" data-ref="_M/G_000E40_CF_PIPE_BUSY">G_000E40_CF_PIPE_BUSY</dfn>(x)                     (((x) &gt;&gt; 14) &amp; 0x1)</u></td></tr>
<tr><th id="751">751</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CF_PIPE_BUSY" data-ref="_M/C_000E40_CF_PIPE_BUSY">C_000E40_CF_PIPE_BUSY</dfn>                        0xFFFFBFFF</u></td></tr>
<tr><th id="752">752</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_ENG_EV_BUSY" data-ref="_M/S_000E40_ENG_EV_BUSY">S_000E40_ENG_EV_BUSY</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 15)</u></td></tr>
<tr><th id="753">753</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_ENG_EV_BUSY" data-ref="_M/G_000E40_ENG_EV_BUSY">G_000E40_ENG_EV_BUSY</dfn>(x)                      (((x) &gt;&gt; 15) &amp; 0x1)</u></td></tr>
<tr><th id="754">754</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_ENG_EV_BUSY" data-ref="_M/C_000E40_ENG_EV_BUSY">C_000E40_ENG_EV_BUSY</dfn>                         0xFFFF7FFF</u></td></tr>
<tr><th id="755">755</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CP_CMDSTRM_BUSY" data-ref="_M/S_000E40_CP_CMDSTRM_BUSY">S_000E40_CP_CMDSTRM_BUSY</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="756">756</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CP_CMDSTRM_BUSY" data-ref="_M/G_000E40_CP_CMDSTRM_BUSY">G_000E40_CP_CMDSTRM_BUSY</dfn>(x)                  (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="757">757</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CP_CMDSTRM_BUSY" data-ref="_M/C_000E40_CP_CMDSTRM_BUSY">C_000E40_CP_CMDSTRM_BUSY</dfn>                     0xFFFEFFFF</u></td></tr>
<tr><th id="758">758</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_E2_BUSY" data-ref="_M/S_000E40_E2_BUSY">S_000E40_E2_BUSY</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 17)</u></td></tr>
<tr><th id="759">759</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_E2_BUSY" data-ref="_M/G_000E40_E2_BUSY">G_000E40_E2_BUSY</dfn>(x)                          (((x) &gt;&gt; 17) &amp; 0x1)</u></td></tr>
<tr><th id="760">760</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_E2_BUSY" data-ref="_M/C_000E40_E2_BUSY">C_000E40_E2_BUSY</dfn>                             0xFFFDFFFF</u></td></tr>
<tr><th id="761">761</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_RB2D_BUSY" data-ref="_M/S_000E40_RB2D_BUSY">S_000E40_RB2D_BUSY</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 18)</u></td></tr>
<tr><th id="762">762</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_RB2D_BUSY" data-ref="_M/G_000E40_RB2D_BUSY">G_000E40_RB2D_BUSY</dfn>(x)                        (((x) &gt;&gt; 18) &amp; 0x1)</u></td></tr>
<tr><th id="763">763</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_RB2D_BUSY" data-ref="_M/C_000E40_RB2D_BUSY">C_000E40_RB2D_BUSY</dfn>                           0xFFFBFFFF</u></td></tr>
<tr><th id="764">764</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_RB3D_BUSY" data-ref="_M/S_000E40_RB3D_BUSY">S_000E40_RB3D_BUSY</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 19)</u></td></tr>
<tr><th id="765">765</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_RB3D_BUSY" data-ref="_M/G_000E40_RB3D_BUSY">G_000E40_RB3D_BUSY</dfn>(x)                        (((x) &gt;&gt; 19) &amp; 0x1)</u></td></tr>
<tr><th id="766">766</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_RB3D_BUSY" data-ref="_M/C_000E40_RB3D_BUSY">C_000E40_RB3D_BUSY</dfn>                           0xFFF7FFFF</u></td></tr>
<tr><th id="767">767</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_SE_BUSY" data-ref="_M/S_000E40_SE_BUSY">S_000E40_SE_BUSY</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 20)</u></td></tr>
<tr><th id="768">768</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_SE_BUSY" data-ref="_M/G_000E40_SE_BUSY">G_000E40_SE_BUSY</dfn>(x)                          (((x) &gt;&gt; 20) &amp; 0x1)</u></td></tr>
<tr><th id="769">769</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_SE_BUSY" data-ref="_M/C_000E40_SE_BUSY">C_000E40_SE_BUSY</dfn>                             0xFFEFFFFF</u></td></tr>
<tr><th id="770">770</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_RE_BUSY" data-ref="_M/S_000E40_RE_BUSY">S_000E40_RE_BUSY</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 21)</u></td></tr>
<tr><th id="771">771</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_RE_BUSY" data-ref="_M/G_000E40_RE_BUSY">G_000E40_RE_BUSY</dfn>(x)                          (((x) &gt;&gt; 21) &amp; 0x1)</u></td></tr>
<tr><th id="772">772</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_RE_BUSY" data-ref="_M/C_000E40_RE_BUSY">C_000E40_RE_BUSY</dfn>                             0xFFDFFFFF</u></td></tr>
<tr><th id="773">773</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_TAM_BUSY" data-ref="_M/S_000E40_TAM_BUSY">S_000E40_TAM_BUSY</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 22)</u></td></tr>
<tr><th id="774">774</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_TAM_BUSY" data-ref="_M/G_000E40_TAM_BUSY">G_000E40_TAM_BUSY</dfn>(x)                         (((x) &gt;&gt; 22) &amp; 0x1)</u></td></tr>
<tr><th id="775">775</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_TAM_BUSY" data-ref="_M/C_000E40_TAM_BUSY">C_000E40_TAM_BUSY</dfn>                            0xFFBFFFFF</u></td></tr>
<tr><th id="776">776</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_TDM_BUSY" data-ref="_M/S_000E40_TDM_BUSY">S_000E40_TDM_BUSY</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 23)</u></td></tr>
<tr><th id="777">777</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_TDM_BUSY" data-ref="_M/G_000E40_TDM_BUSY">G_000E40_TDM_BUSY</dfn>(x)                         (((x) &gt;&gt; 23) &amp; 0x1)</u></td></tr>
<tr><th id="778">778</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_TDM_BUSY" data-ref="_M/C_000E40_TDM_BUSY">C_000E40_TDM_BUSY</dfn>                            0xFF7FFFFF</u></td></tr>
<tr><th id="779">779</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_PB_BUSY" data-ref="_M/S_000E40_PB_BUSY">S_000E40_PB_BUSY</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="780">780</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_PB_BUSY" data-ref="_M/G_000E40_PB_BUSY">G_000E40_PB_BUSY</dfn>(x)                          (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="781">781</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_PB_BUSY" data-ref="_M/C_000E40_PB_BUSY">C_000E40_PB_BUSY</dfn>                             0xFEFFFFFF</u></td></tr>
<tr><th id="782">782</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_GUI_ACTIVE" data-ref="_M/S_000E40_GUI_ACTIVE">S_000E40_GUI_ACTIVE</dfn>(x)                       (((x) &amp; 0x1) &lt;&lt; 31)</u></td></tr>
<tr><th id="783">783</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_GUI_ACTIVE" data-ref="_M/G_000E40_GUI_ACTIVE">G_000E40_GUI_ACTIVE</dfn>(x)                       (((x) &gt;&gt; 31) &amp; 0x1)</u></td></tr>
<tr><th id="784">784</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_GUI_ACTIVE" data-ref="_M/C_000E40_GUI_ACTIVE">C_000E40_GUI_ACTIVE</dfn>                          0x7FFFFFFF</u></td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/R_00000D_SCLK_CNTL" data-ref="_M/R_00000D_SCLK_CNTL">R_00000D_SCLK_CNTL</dfn>                           0x00000D</u></td></tr>
<tr><th id="788">788</th><td><u>#define   <dfn class="macro" id="_M/S_00000D_SCLK_SRC_SEL" data-ref="_M/S_00000D_SCLK_SRC_SEL">S_00000D_SCLK_SRC_SEL</dfn>(x)                     (((x) &amp; 0x7) &lt;&lt; 0)</u></td></tr>
<tr><th id="789">789</th><td><u>#define   <dfn class="macro" id="_M/G_00000D_SCLK_SRC_SEL" data-ref="_M/G_00000D_SCLK_SRC_SEL">G_00000D_SCLK_SRC_SEL</dfn>(x)                     (((x) &gt;&gt; 0) &amp; 0x7)</u></td></tr>
<tr><th id="790">790</th><td><u>#define   <dfn class="macro" id="_M/C_00000D_SCLK_SRC_SEL" data-ref="_M/C_00000D_SCLK_SRC_SEL">C_00000D_SCLK_SRC_SEL</dfn>                        0xFFFFFFF8</u></td></tr>
<tr><th id="791">791</th><td><u>#define   <dfn class="macro" id="_M/S_00000D_TCLK_SRC_SEL" data-ref="_M/S_00000D_TCLK_SRC_SEL">S_00000D_TCLK_SRC_SEL</dfn>(x)                     (((x) &amp; 0x7) &lt;&lt; 8)</u></td></tr>
<tr><th id="792">792</th><td><u>#define   <dfn class="macro" id="_M/G_00000D_TCLK_SRC_SEL" data-ref="_M/G_00000D_TCLK_SRC_SEL">G_00000D_TCLK_SRC_SEL</dfn>(x)                     (((x) &gt;&gt; 8) &amp; 0x7)</u></td></tr>
<tr><th id="793">793</th><td><u>#define   <dfn class="macro" id="_M/C_00000D_TCLK_SRC_SEL" data-ref="_M/C_00000D_TCLK_SRC_SEL">C_00000D_TCLK_SRC_SEL</dfn>                        0xFFFFF8FF</u></td></tr>
<tr><th id="794">794</th><td><u>#define   <dfn class="macro" id="_M/S_00000D_FORCE_CP" data-ref="_M/S_00000D_FORCE_CP">S_00000D_FORCE_CP</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="795">795</th><td><u>#define   <dfn class="macro" id="_M/G_00000D_FORCE_CP" data-ref="_M/G_00000D_FORCE_CP">G_00000D_FORCE_CP</dfn>(x)                         (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="796">796</th><td><u>#define   <dfn class="macro" id="_M/C_00000D_FORCE_CP" data-ref="_M/C_00000D_FORCE_CP">C_00000D_FORCE_CP</dfn>                            0xFFFEFFFF</u></td></tr>
<tr><th id="797">797</th><td><u>#define   <dfn class="macro" id="_M/S_00000D_FORCE_HDP" data-ref="_M/S_00000D_FORCE_HDP">S_00000D_FORCE_HDP</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 17)</u></td></tr>
<tr><th id="798">798</th><td><u>#define   <dfn class="macro" id="_M/G_00000D_FORCE_HDP" data-ref="_M/G_00000D_FORCE_HDP">G_00000D_FORCE_HDP</dfn>(x)                        (((x) &gt;&gt; 17) &amp; 0x1)</u></td></tr>
<tr><th id="799">799</th><td><u>#define   <dfn class="macro" id="_M/C_00000D_FORCE_HDP" data-ref="_M/C_00000D_FORCE_HDP">C_00000D_FORCE_HDP</dfn>                           0xFFFDFFFF</u></td></tr>
<tr><th id="800">800</th><td><u>#define   <dfn class="macro" id="_M/S_00000D_FORCE_DISP" data-ref="_M/S_00000D_FORCE_DISP">S_00000D_FORCE_DISP</dfn>(x)                       (((x) &amp; 0x1) &lt;&lt; 18)</u></td></tr>
<tr><th id="801">801</th><td><u>#define   <dfn class="macro" id="_M/G_00000D_FORCE_DISP" data-ref="_M/G_00000D_FORCE_DISP">G_00000D_FORCE_DISP</dfn>(x)                       (((x) &gt;&gt; 18) &amp; 0x1)</u></td></tr>
<tr><th id="802">802</th><td><u>#define   <dfn class="macro" id="_M/C_00000D_FORCE_DISP" data-ref="_M/C_00000D_FORCE_DISP">C_00000D_FORCE_DISP</dfn>                          0xFFFBFFFF</u></td></tr>
<tr><th id="803">803</th><td><u>#define   <dfn class="macro" id="_M/S_00000D_FORCE_TOP" data-ref="_M/S_00000D_FORCE_TOP">S_00000D_FORCE_TOP</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 19)</u></td></tr>
<tr><th id="804">804</th><td><u>#define   <dfn class="macro" id="_M/G_00000D_FORCE_TOP" data-ref="_M/G_00000D_FORCE_TOP">G_00000D_FORCE_TOP</dfn>(x)                        (((x) &gt;&gt; 19) &amp; 0x1)</u></td></tr>
<tr><th id="805">805</th><td><u>#define   <dfn class="macro" id="_M/C_00000D_FORCE_TOP" data-ref="_M/C_00000D_FORCE_TOP">C_00000D_FORCE_TOP</dfn>                           0xFFF7FFFF</u></td></tr>
<tr><th id="806">806</th><td><u>#define   <dfn class="macro" id="_M/S_00000D_FORCE_E2" data-ref="_M/S_00000D_FORCE_E2">S_00000D_FORCE_E2</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 20)</u></td></tr>
<tr><th id="807">807</th><td><u>#define   <dfn class="macro" id="_M/G_00000D_FORCE_E2" data-ref="_M/G_00000D_FORCE_E2">G_00000D_FORCE_E2</dfn>(x)                         (((x) &gt;&gt; 20) &amp; 0x1)</u></td></tr>
<tr><th id="808">808</th><td><u>#define   <dfn class="macro" id="_M/C_00000D_FORCE_E2" data-ref="_M/C_00000D_FORCE_E2">C_00000D_FORCE_E2</dfn>                            0xFFEFFFFF</u></td></tr>
<tr><th id="809">809</th><td><u>#define   <dfn class="macro" id="_M/S_00000D_FORCE_SE" data-ref="_M/S_00000D_FORCE_SE">S_00000D_FORCE_SE</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 21)</u></td></tr>
<tr><th id="810">810</th><td><u>#define   <dfn class="macro" id="_M/G_00000D_FORCE_SE" data-ref="_M/G_00000D_FORCE_SE">G_00000D_FORCE_SE</dfn>(x)                         (((x) &gt;&gt; 21) &amp; 0x1)</u></td></tr>
<tr><th id="811">811</th><td><u>#define   <dfn class="macro" id="_M/C_00000D_FORCE_SE" data-ref="_M/C_00000D_FORCE_SE">C_00000D_FORCE_SE</dfn>                            0xFFDFFFFF</u></td></tr>
<tr><th id="812">812</th><td><u>#define   <dfn class="macro" id="_M/S_00000D_FORCE_IDCT" data-ref="_M/S_00000D_FORCE_IDCT">S_00000D_FORCE_IDCT</dfn>(x)                       (((x) &amp; 0x1) &lt;&lt; 22)</u></td></tr>
<tr><th id="813">813</th><td><u>#define   <dfn class="macro" id="_M/G_00000D_FORCE_IDCT" data-ref="_M/G_00000D_FORCE_IDCT">G_00000D_FORCE_IDCT</dfn>(x)                       (((x) &gt;&gt; 22) &amp; 0x1)</u></td></tr>
<tr><th id="814">814</th><td><u>#define   <dfn class="macro" id="_M/C_00000D_FORCE_IDCT" data-ref="_M/C_00000D_FORCE_IDCT">C_00000D_FORCE_IDCT</dfn>                          0xFFBFFFFF</u></td></tr>
<tr><th id="815">815</th><td><u>#define   <dfn class="macro" id="_M/S_00000D_FORCE_VIP" data-ref="_M/S_00000D_FORCE_VIP">S_00000D_FORCE_VIP</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 23)</u></td></tr>
<tr><th id="816">816</th><td><u>#define   <dfn class="macro" id="_M/G_00000D_FORCE_VIP" data-ref="_M/G_00000D_FORCE_VIP">G_00000D_FORCE_VIP</dfn>(x)                        (((x) &gt;&gt; 23) &amp; 0x1)</u></td></tr>
<tr><th id="817">817</th><td><u>#define   <dfn class="macro" id="_M/C_00000D_FORCE_VIP" data-ref="_M/C_00000D_FORCE_VIP">C_00000D_FORCE_VIP</dfn>                           0xFF7FFFFF</u></td></tr>
<tr><th id="818">818</th><td><u>#define   <dfn class="macro" id="_M/S_00000D_FORCE_RE" data-ref="_M/S_00000D_FORCE_RE">S_00000D_FORCE_RE</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="819">819</th><td><u>#define   <dfn class="macro" id="_M/G_00000D_FORCE_RE" data-ref="_M/G_00000D_FORCE_RE">G_00000D_FORCE_RE</dfn>(x)                         (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="820">820</th><td><u>#define   <dfn class="macro" id="_M/C_00000D_FORCE_RE" data-ref="_M/C_00000D_FORCE_RE">C_00000D_FORCE_RE</dfn>                            0xFEFFFFFF</u></td></tr>
<tr><th id="821">821</th><td><u>#define   <dfn class="macro" id="_M/S_00000D_FORCE_PB" data-ref="_M/S_00000D_FORCE_PB">S_00000D_FORCE_PB</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 25)</u></td></tr>
<tr><th id="822">822</th><td><u>#define   <dfn class="macro" id="_M/G_00000D_FORCE_PB" data-ref="_M/G_00000D_FORCE_PB">G_00000D_FORCE_PB</dfn>(x)                         (((x) &gt;&gt; 25) &amp; 0x1)</u></td></tr>
<tr><th id="823">823</th><td><u>#define   <dfn class="macro" id="_M/C_00000D_FORCE_PB" data-ref="_M/C_00000D_FORCE_PB">C_00000D_FORCE_PB</dfn>                            0xFDFFFFFF</u></td></tr>
<tr><th id="824">824</th><td><u>#define   <dfn class="macro" id="_M/S_00000D_FORCE_TAM" data-ref="_M/S_00000D_FORCE_TAM">S_00000D_FORCE_TAM</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 26)</u></td></tr>
<tr><th id="825">825</th><td><u>#define   <dfn class="macro" id="_M/G_00000D_FORCE_TAM" data-ref="_M/G_00000D_FORCE_TAM">G_00000D_FORCE_TAM</dfn>(x)                        (((x) &gt;&gt; 26) &amp; 0x1)</u></td></tr>
<tr><th id="826">826</th><td><u>#define   <dfn class="macro" id="_M/C_00000D_FORCE_TAM" data-ref="_M/C_00000D_FORCE_TAM">C_00000D_FORCE_TAM</dfn>                           0xFBFFFFFF</u></td></tr>
<tr><th id="827">827</th><td><u>#define   <dfn class="macro" id="_M/S_00000D_FORCE_TDM" data-ref="_M/S_00000D_FORCE_TDM">S_00000D_FORCE_TDM</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 27)</u></td></tr>
<tr><th id="828">828</th><td><u>#define   <dfn class="macro" id="_M/G_00000D_FORCE_TDM" data-ref="_M/G_00000D_FORCE_TDM">G_00000D_FORCE_TDM</dfn>(x)                        (((x) &gt;&gt; 27) &amp; 0x1)</u></td></tr>
<tr><th id="829">829</th><td><u>#define   <dfn class="macro" id="_M/C_00000D_FORCE_TDM" data-ref="_M/C_00000D_FORCE_TDM">C_00000D_FORCE_TDM</dfn>                           0xF7FFFFFF</u></td></tr>
<tr><th id="830">830</th><td><u>#define   <dfn class="macro" id="_M/S_00000D_FORCE_RB" data-ref="_M/S_00000D_FORCE_RB">S_00000D_FORCE_RB</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 28)</u></td></tr>
<tr><th id="831">831</th><td><u>#define   <dfn class="macro" id="_M/G_00000D_FORCE_RB" data-ref="_M/G_00000D_FORCE_RB">G_00000D_FORCE_RB</dfn>(x)                         (((x) &gt;&gt; 28) &amp; 0x1)</u></td></tr>
<tr><th id="832">832</th><td><u>#define   <dfn class="macro" id="_M/C_00000D_FORCE_RB" data-ref="_M/C_00000D_FORCE_RB">C_00000D_FORCE_RB</dfn>                            0xEFFFFFFF</u></td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td><i>/* PLL regs */</i></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/SCLK_CNTL" data-ref="_M/SCLK_CNTL">SCLK_CNTL</dfn>                                      0xd</u></td></tr>
<tr><th id="836">836</th><td><u>#define   <dfn class="macro" id="_M/FORCE_HDP" data-ref="_M/FORCE_HDP">FORCE_HDP</dfn>                                    (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/CLK_PWRMGT_CNTL" data-ref="_M/CLK_PWRMGT_CNTL">CLK_PWRMGT_CNTL</dfn>                                0x14</u></td></tr>
<tr><th id="838">838</th><td><u>#define   <dfn class="macro" id="_M/GLOBAL_PMAN_EN" data-ref="_M/GLOBAL_PMAN_EN">GLOBAL_PMAN_EN</dfn>                               (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="839">839</th><td><u>#define   <dfn class="macro" id="_M/DISP_PM" data-ref="_M/DISP_PM">DISP_PM</dfn>                                      (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/PLL_PWRMGT_CNTL" data-ref="_M/PLL_PWRMGT_CNTL">PLL_PWRMGT_CNTL</dfn>                                0x15</u></td></tr>
<tr><th id="841">841</th><td><u>#define   <dfn class="macro" id="_M/MPLL_TURNOFF" data-ref="_M/MPLL_TURNOFF">MPLL_TURNOFF</dfn>                                 (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="842">842</th><td><u>#define   <dfn class="macro" id="_M/SPLL_TURNOFF" data-ref="_M/SPLL_TURNOFF">SPLL_TURNOFF</dfn>                                 (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="843">843</th><td><u>#define   <dfn class="macro" id="_M/PPLL_TURNOFF" data-ref="_M/PPLL_TURNOFF">PPLL_TURNOFF</dfn>                                 (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="844">844</th><td><u>#define   <dfn class="macro" id="_M/P2PLL_TURNOFF" data-ref="_M/P2PLL_TURNOFF">P2PLL_TURNOFF</dfn>                                (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="845">845</th><td><u>#define   <dfn class="macro" id="_M/TVPLL_TURNOFF" data-ref="_M/TVPLL_TURNOFF">TVPLL_TURNOFF</dfn>                                (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="846">846</th><td><u>#define   <dfn class="macro" id="_M/MOBILE_SU" data-ref="_M/MOBILE_SU">MOBILE_SU</dfn>                                    (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="847">847</th><td><u>#define   <dfn class="macro" id="_M/SU_SCLK_USE_BCLK" data-ref="_M/SU_SCLK_USE_BCLK">SU_SCLK_USE_BCLK</dfn>                             (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/SCLK_CNTL2" data-ref="_M/SCLK_CNTL2">SCLK_CNTL2</dfn>                                     0x1e</u></td></tr>
<tr><th id="849">849</th><td><u>#define   <dfn class="macro" id="_M/REDUCED_SPEED_SCLK_MODE" data-ref="_M/REDUCED_SPEED_SCLK_MODE">REDUCED_SPEED_SCLK_MODE</dfn>                      (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="850">850</th><td><u>#define   <dfn class="macro" id="_M/REDUCED_SPEED_SCLK_SEL" data-ref="_M/REDUCED_SPEED_SCLK_SEL">REDUCED_SPEED_SCLK_SEL</dfn>(x)                    ((x) &lt;&lt; 17)</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/MCLK_MISC" data-ref="_M/MCLK_MISC">MCLK_MISC</dfn>                                      0x1f</u></td></tr>
<tr><th id="852">852</th><td><u>#define   <dfn class="macro" id="_M/EN_MCLK_TRISTATE_IN_SUSPEND" data-ref="_M/EN_MCLK_TRISTATE_IN_SUSPEND">EN_MCLK_TRISTATE_IN_SUSPEND</dfn>                  (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/SCLK_MORE_CNTL" data-ref="_M/SCLK_MORE_CNTL">SCLK_MORE_CNTL</dfn>                                 0x35</u></td></tr>
<tr><th id="854">854</th><td><u>#define   <dfn class="macro" id="_M/REDUCED_SPEED_SCLK_EN" data-ref="_M/REDUCED_SPEED_SCLK_EN">REDUCED_SPEED_SCLK_EN</dfn>                        (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="855">855</th><td><u>#define   <dfn class="macro" id="_M/IO_CG_VOLTAGE_DROP" data-ref="_M/IO_CG_VOLTAGE_DROP">IO_CG_VOLTAGE_DROP</dfn>                           (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="856">856</th><td><u>#define   <dfn class="macro" id="_M/VOLTAGE_DELAY_SEL" data-ref="_M/VOLTAGE_DELAY_SEL">VOLTAGE_DELAY_SEL</dfn>(x)                         ((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="857">857</th><td><u>#define   <dfn class="macro" id="_M/VOLTAGE_DROP_SYNC" data-ref="_M/VOLTAGE_DROP_SYNC">VOLTAGE_DROP_SYNC</dfn>                            (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td><i>/* mmreg */</i></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/DISP_PWR_MAN" data-ref="_M/DISP_PWR_MAN">DISP_PWR_MAN</dfn>                                   0xd08</u></td></tr>
<tr><th id="861">861</th><td><u>#define   <dfn class="macro" id="_M/DISP_D3_GRPH_RST" data-ref="_M/DISP_D3_GRPH_RST">DISP_D3_GRPH_RST</dfn>                             (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="862">862</th><td><u>#define   <dfn class="macro" id="_M/DISP_D3_SUBPIC_RST" data-ref="_M/DISP_D3_SUBPIC_RST">DISP_D3_SUBPIC_RST</dfn>                           (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="863">863</th><td><u>#define   <dfn class="macro" id="_M/DISP_D3_OV0_RST" data-ref="_M/DISP_D3_OV0_RST">DISP_D3_OV0_RST</dfn>                              (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="864">864</th><td><u>#define   <dfn class="macro" id="_M/DISP_D1D2_GRPH_RST" data-ref="_M/DISP_D1D2_GRPH_RST">DISP_D1D2_GRPH_RST</dfn>                           (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="865">865</th><td><u>#define   <dfn class="macro" id="_M/DISP_D1D2_SUBPIC_RST" data-ref="_M/DISP_D1D2_SUBPIC_RST">DISP_D1D2_SUBPIC_RST</dfn>                         (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="866">866</th><td><u>#define   <dfn class="macro" id="_M/DISP_D1D2_OV0_RST" data-ref="_M/DISP_D1D2_OV0_RST">DISP_D1D2_OV0_RST</dfn>                            (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="867">867</th><td><u>#define   <dfn class="macro" id="_M/DISP_DVO_ENABLE_RST" data-ref="_M/DISP_DVO_ENABLE_RST">DISP_DVO_ENABLE_RST</dfn>                          (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="868">868</th><td><u>#define   <dfn class="macro" id="_M/TV_ENABLE_RST" data-ref="_M/TV_ENABLE_RST">TV_ENABLE_RST</dfn>                                (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="869">869</th><td><u>#define   <dfn class="macro" id="_M/AUTO_PWRUP_EN" data-ref="_M/AUTO_PWRUP_EN">AUTO_PWRUP_EN</dfn>                                (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td><u>#<span data-ppcond="30">endif</span></u></td></tr>
<tr><th id="872">872</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_r100.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_r100.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
