0.6
2018.2
Jun 14 2018
20:07:38
/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sim_1/new/tb.v,1608217433,verilog,,,,tb,,,,,,,,
/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v,1608267914,verilog,,/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Alu_control.v,,blk_mem_gen_0,,,,,,,,
/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Alu_control.v,1608216099,verilog,,/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Clk_div.v,,Alu_control,,,,,,,,
/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Clk_div.v,1608213606,verilog,,/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Controller.v,,Clk_div,,,,,,,,
/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Controller.v,1608216280,verilog,,/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/PC.v,,Controller,,,,,,,,
/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/PC.v,1608257293,verilog,,/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/adder.v,,PC,,,,,,,,
/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/adder.v,1608213917,verilog,,/home/wg/vivado_prj/CPU/lab2/rtl/display.v,,adder,,,,,,,,
/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/main_decoder.v,1608215482,verilog,,/home/wg/vivado_prj/CPU/lab2/rtl/seg7.v,,main_decoder,,,,,,,,
/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/top.v,1608267957,verilog,,/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sim_1/new/tb.v,,top,,,,,,,,
/home/wg/vivado_prj/CPU/lab2/rtl/display.v,1608124383,verilog,,/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/main_decoder.v,,display,,,,,,,,
/home/wg/vivado_prj/CPU/lab2/rtl/seg7.v,1608122628,verilog,,/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/top.v,,seg7,,,,,,,,
