// Seed: 1785388585
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_4(
      .id_0(1), .id_1(id_3 == 1), .id_2(1), .id_3(id_3), .id_4(id_3)
  );
  uwire id_5;
  wire  id_6;
  id_7(
      .id_0(id_1),
      .id_1(id_2),
      .id_2(id_4),
      .id_3(1 < id_5),
      .id_4(),
      .id_5(1),
      .id_6(1),
      .id_7(1'b0),
      .id_8(id_2),
      .id_9(id_5),
      .id_10(id_4),
      .id_11(id_6),
      .id_12(1),
      .id_13(1'b0),
      .id_14(id_2),
      .id_15(id_1)
  );
endmodule
module module_1 (
    input  wand id_0,
    output tri0 id_1
);
  tri0 id_3;
  module_0(
      id_3, id_3, id_3
  );
  assign id_1 = id_3 == id_0;
endmodule
