
====================================================================
Clock Cycle #: 1
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0000 set R1 #452                
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 0, 0] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 2
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0000: set R1   imm(#452)        
| IF   : 0004 sub R1 R1 #160             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 0, 0] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 3
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0000: set R1   imm(#452)        
| ID   : 0004: sub R1 R1  imm(#160)      
| IF   : 0008 mul R13 R1 R1              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 0, 0] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 4
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0000: set ROB0   imm(#452)      
| IA   : 0004: sub R1 R1  imm(#160)      
| ID   : 0008: mul R13 R1 R1 imm()       
| IF   : 0012 ld R6 #10680               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0000: set ROB0   imm(#452)

------------ Reorder Buffer----------
| ROB0 [dest: 1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 0, 0] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 5
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0000: set ROB0   imm(#452) => Add  | 	
| IR   : 0004: sub ROB1 ROB0  imm(#160)  
| IA   : 0008: mul R13 R1 R1 imm()       
| ID   : 0012: ld R6   imm(#10680)       
| IF   : 0016 div R14 R13 #16            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0004: sub ROB1 ROB0  imm(#160)

------------ Reorder Buffer----------
| ROB0 [dest: 1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 1, 0] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 6
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0000: set ROB0   imm(#452)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0008: mul ROB2 ROB1 ROB1 imm()  
| IA   : 0012: ld R6   imm(#10680)       
| ID   : 0016: div R14 R13  imm(#16)     
| IF   : 0020 add R9 R1 R14              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0004: sub ROB1 ROB0  imm(#160)
|0008: mul ROB2 ROB1 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 1, 0] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 7
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0000 set: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0004: sub ROB1 452  imm(#160) => Add  | 	
| IR   : 0012: ld ROB3   imm(#10680)     
| IA   : 0016: div R14 R13  imm(#16)     
| ID   : 0020: add R9 R1 R14 imm()       
| IF   : 0024 add R6 R9 R9               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0008: mul ROB2 ROB1 ROB1 imm()
|0012: ld ROB3   imm(#10680)

------------ Reorder Buffer----------
| ROB0 [dest: 1, result: 452, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 1, 0] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 3, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 8
| RE   : 0000: update rd R1(452)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0004: sub ROB1 452  imm(#160)   	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0012: ld ROB3   imm(#10680) => MEM 1  | 	
| IR   : 0016: div ROB4 ROB2  imm(#16)   
| IA   : 0020: add R9 R1 R14 imm()       
| ID   : 0024: add R6 R9 R9 imm()        
| IF   : 0028 div R1 R6 R9               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0008: mul ROB2 ROB1 ROB1 imm()
|0016: div ROB4 ROB2  imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 1, 452] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 3, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 9
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0004 sub: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0012: ld ROB3   imm(#10680)     |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0008: mul ROB2 292 292 imm() => Mul 1  | 	
| IR   : 0020: add ROB5 292 ROB4 imm()   
| IA   : 0024: add R6 R9 R9 imm()        
| ID   : 0028: div R1 R6 R9 imm()        
| IF   : 0032 ld R2 #52812               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: div ROB4 ROB2  imm(#16)
|0020: add ROB5 292 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 292, (e: 0, completed: 1)] <- head
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 1, 452] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 3, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 5, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 10
| RE   : 0004: update rd R1(292)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 : 0008: mul ROB2 292 292 imm()    	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0012: ld ROB3   imm(#10680)     |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0024: add ROB6 ROB5 ROB5 imm()  
| IA   : 0028: div R1 R6 R9 imm()        
| ID   : 0032: ld R2   imm(#52812)       
| IF   : 0036 add R8 R1 #236             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: div ROB4 ROB2  imm(#16)
|0020: add ROB5 292 ROB4 imm()
|0024: add ROB6 ROB5 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(1) -1, 292] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 5, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 11
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 : 0008: mul ROB2 292 292 imm()    	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0012: ld ROB3   imm(#10680)     |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: div ROB7 ROB6 ROB5 imm()  
| IA   : 0032: ld R2   imm(#52812)       
| ID   : 0036: add R8 R1  imm(#236)      
| IF   : 0040 sub R11 R1 #120            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: div ROB4 ROB2  imm(#16)
|0020: add ROB5 292 ROB4 imm()
|0024: add ROB6 ROB5 ROB5 imm()
|0028: div ROB7 ROB6 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 7, 292] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 5, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 12
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   : 0008 mul: update ROB2           	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0012: ld ROB3   imm(#10680)     |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: div ROB4 85264  imm(#16) => Div 1  | 	
| IR   : 0032: ld ROB0   imm(#52812)     
| IA   : 0036: add R8 R1  imm(#236)      
| ID   : 0040: sub R11 R1  imm(#120)     
| IF   : 0044 sub R11 R13 #216           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: add ROB5 292 ROB4 imm()
|0024: add ROB6 ROB5 ROB5 imm()
|0028: div ROB7 ROB6 ROB5 imm()
|0032: ld ROB0   imm(#52812)

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 13, result: 85264, (e: 0, completed: 1)] <- head
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 7, 292] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 5, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 13
| RE   : 0008: update rd R13(85264)      	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0012 ld: update ROB3            	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 : 0016: div ROB4 85264  imm(#16)  	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: ld ROB0   imm(#52812) => MEM 1  | 	
| IR   : 0036: add ROB1 ROB7  imm(#236)  
| IA   : 0040: sub R11 R1  imm(#120)     
| ID   : 0044: sub R11 R13  imm(#216)    
| IF   : 0048 sub R5 R2 #168             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: add ROB5 292 ROB4 imm()
|0024: add ROB6 ROB5 ROB5 imm()
|0028: div ROB7 ROB6 ROB5 imm()
|0036: add ROB1 ROB7  imm(#236)

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 6, result: 23, (e: 0, completed: 1)] <- head
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 7, 292] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 1, 0] | R9 [(0) 5, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(1) -1, 85264] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 14
| RE   : 0012: update rd R6(23)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 : 0016: div ROB4 85264  imm(#16)  	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0032: ld ROB0   imm(#52812)     |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0040: sub R11 R1  imm(#120)     
| IA   : 0044: sub R11 R13  imm(#216)    
| ID   : 0048: sub R5 R2  imm(#168)      
| IF   : 0052 sub R4 R9 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: add ROB5 292 ROB4 imm()
|0024: add ROB6 ROB5 ROB5 imm()
|0028: div ROB7 ROB6 ROB5 imm()
|0036: add ROB1 ROB7  imm(#236)

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 7, 292] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 6, 23] | R7 [(0) 0, 0] |
| R8 [(0) 1, 0] | R9 [(0) 5, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(1) -1, 85264] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 15
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 : 0016: div ROB4 85264  imm(#16)  	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0032: ld ROB0   imm(#52812)     |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0040: sub R11 R1  imm(#120)     
| IA   : 0044: sub R11 R13  imm(#216)    
| ID   : 0048: sub R5 R2  imm(#168)      
| IF   : 0052 sub R4 R9 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: add ROB5 292 ROB4 imm()
|0024: add ROB6 ROB5 ROB5 imm()
|0028: div ROB7 ROB6 ROB5 imm()
|0036: add ROB1 ROB7  imm(#236)

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 7, 292] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 6, 23] | R7 [(0) 0, 0] |
| R8 [(0) 1, 0] | R9 [(0) 5, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(1) -1, 85264] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 16
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   : 0016 div: update ROB4           	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0032: ld ROB0   imm(#52812)     |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: add ROB5 292 5329 imm() => Add  | 	
| IR   : 0040: sub ROB2 ROB7  imm(#120)  
| IA   : 0044: sub R11 R13  imm(#216)    
| ID   : 0048: sub R5 R2  imm(#168)      
| IF   : 0052 sub R4 R9 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0024: add ROB6 ROB5 ROB5 imm()
|0028: div ROB7 ROB6 ROB5 imm()
|0036: add ROB1 ROB7  imm(#236)
|0040: sub ROB2 ROB7  imm(#120)

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 14, result: 5329, (e: 0, completed: 1)] <- head
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 7, 292] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 6, 23] | R7 [(0) 0, 0] |
| R8 [(0) 1, 0] | R9 [(0) 5, 0] | R10 [(0) 0, 0] | R11 [(0) 2, 0] |
| R12 [(0) 0, 0] | R13 [(1) -1, 85264] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 17
| RE   : 0016: update rd R14(5329)       	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: add ROB5 292 5329 imm()   	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0032: ld ROB0   imm(#52812)     |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0044: sub R11 R13  imm(#216)    
| IA   : 0048: sub R5 R2  imm(#168)      
| ID   : 0052: sub R4 R9 R1 imm()        
| IF   : 0056 st R9 #9548                
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0024: add ROB6 ROB5 ROB5 imm()
|0028: div ROB7 ROB6 ROB5 imm()
|0036: add ROB1 ROB7  imm(#236)
|0040: sub ROB2 ROB7  imm(#120)

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 7, 292] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 6, 23] | R7 [(0) 0, 0] |
| R8 [(0) 1, 0] | R9 [(0) 5, 0] | R10 [(0) 0, 0] | R11 [(0) 2, 0] |
| R12 [(0) 0, 0] | R13 [(1) -1, 85264] | R14 [(1) -1, 5329] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 18
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 ld: update ROB0            	| WB   : 0020 add: update ROB5           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0024: add ROB6 5621 5621 imm() => Add  | 	
| IR   : 0044: sub ROB3 85264  imm(#216) 
| IA   : 0048: sub R5 R2  imm(#168)      
| ID   : 0052: sub R4 R9 R1 imm()        
| IF   : 0056 st R9 #9548                
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: div ROB7 ROB6 5621 imm()
|0036: add ROB1 ROB7  imm(#236)
|0040: sub ROB2 ROB7  imm(#120)
|0044: sub ROB3 85264  imm(#216)

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: 65, (e: 0, completed: 1)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 9, result: 5621, (e: 0, completed: 1)] <- head
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 7, 292] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 6, 23] | R7 [(0) 0, 0] |
| R8 [(0) 1, 0] | R9 [(0) 5, 0] | R10 [(0) 0, 0] | R11 [(0) 3, 0] |
| R12 [(0) 0, 0] | R13 [(1) -1, 85264] | R14 [(1) -1, 5329] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 19
| RE   : 0020: update rd R9(5621)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0024: add ROB6 5621 5621 imm()  	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: sub ROB3 85264  imm(#216) => Add  | 	
| IR   : 0048: sub ROB4 65  imm(#168)    
| IA   : 0052: sub R4 R9 R1 imm()        
| ID   : 0056: st R9   imm(#9548)        
| IF   : 0060 blez R6 #180               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: div ROB7 ROB6 5621 imm()
|0036: add ROB1 ROB7  imm(#236)
|0040: sub ROB2 ROB7  imm(#120)
|0048: sub ROB4 65  imm(#168)

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: 65, (e: 0, completed: 1)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 7, 292] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 4, 0] | R6 [(0) 6, 23] | R7 [(0) 0, 0] |
| R8 [(0) 1, 0] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(0) 3, 0] |
| R12 [(0) 0, 0] | R13 [(1) -1, 85264] | R14 [(1) -1, 5329] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 20
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0024 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: sub ROB3 85264  imm(#216) 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: div ROB7 11242 5621 imm() => Div 1  | 	0048: sub ROB4 65  imm(#168) => Add  | 	
| IR   : 0052: sub ROB5 5621 ROB7 imm()  
| IA   : 0056: st R9   imm(#9548)        
| ID   : 0060: blez R6   imm(#180)       
| IF   : 0064 bltz R14 #124              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB1 ROB7  imm(#236)
|0040: sub ROB2 ROB7  imm(#120)
|0052: sub ROB5 5621 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: 65, (e: 0, completed: 1)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 11242, (e: 0, completed: 1)] <- head & tail
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 7, 292] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 5, 0] | R5 [(0) 4, 0] | R6 [(0) 6, 23] | R7 [(0) 0, 0] |
| R8 [(0) 1, 0] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(0) 3, 0] |
| R12 [(0) 0, 0] | R13 [(1) -1, 85264] | R14 [(1) -1, 5329] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 21
| RE   : 0024: update rd R6(11242)       	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 sub: update ROB3           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: sub ROB4 65  imm(#168)    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 : 0028: div ROB7 11242 5621 imm() 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0056: st 5621   imm(#9548)      
| IA   : 0060: blez R6   imm(#180)       
| ID   : 0064: bltz R14   imm(#124)      
| IF   : 0068 add R5 R1 #4               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB1 ROB7  imm(#236)
|0040: sub ROB2 ROB7  imm(#120)
|0052: sub ROB5 5621 ROB7 imm()
|0056: st 5621   imm(#9548)

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: 65, (e: 0, completed: 1)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 11, result: 85048, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 7, 292] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 5, 0] | R5 [(0) 4, 0] | R6 [(1) -1, 11242] | R7 [(0) 0, 0] |
| R8 [(0) 1, 0] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(0) 3, 0] |
| R12 [(0) 0, 0] | R13 [(1) -1, 85264] | R14 [(1) -1, 5329] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 22
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 : 0028: div ROB7 11242 5621 imm() 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: st 5621   imm(#9548) => MEM 1  | 	
| IR   : 0060: blez R6   imm(#180)       
| IA   : 0064: bltz R14   imm(#124)      
| ID   : 0068: add R5 R1  imm(#4)        
| IF   : 0072 div R12 R8 #240            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB1 ROB7  imm(#236)
|0040: sub ROB2 ROB7  imm(#120)
|0052: sub ROB5 5621 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: 65, (e: 0, completed: 1)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 11, result: 85048, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -103, (e: 0, completed: 1)]
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 7, 292] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 5, 0] | R5 [(0) 4, 0] | R6 [(1) -1, 11242] | R7 [(0) 0, 0] |
| R8 [(0) 1, 0] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(0) 3, 0] |
| R12 [(0) 0, 0] | R13 [(1) -1, 85264] | R14 [(1) -1, 5329] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 23
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 : 0028: div ROB7 11242 5621 imm() 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0056: st 5621   imm(#9548)      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0060: blez R6   imm(#180)       
| IA   : 0064: bltz R14   imm(#124)      
| ID   : 0068: add R5 R1  imm(#4)        
| IF   : 0072 div R12 R8 #240            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB1 ROB7  imm(#236)
|0040: sub ROB2 ROB7  imm(#120)
|0052: sub ROB5 5621 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: 65, (e: 0, completed: 1)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 11, result: 85048, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -103, (e: 0, completed: 1)]
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 7, 292] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 5, 0] | R5 [(0) 4, 0] | R6 [(1) -1, 11242] | R7 [(0) 0, 0] |
| R8 [(0) 1, 0] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(0) 3, 0] |
| R12 [(0) 0, 0] | R13 [(1) -1, 85264] | R14 [(1) -1, 5329] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 24
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   : 0028 div: update ROB7           	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0056: st 5621   imm(#9548)      |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB1 2  imm(#236) => Add  | 	
| IR   : 0060: blez R6   imm(#180)       
| IA   : 0064: bltz R14   imm(#124)      
| ID   : 0068: add R5 R1  imm(#4)        
| IF   : 0072 div R12 R8 #240            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: sub ROB2 2  imm(#120)
|0052: sub ROB5 5621 2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: 65, (e: 0, completed: 1)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 11, result: 85048, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -103, (e: 0, completed: 1)]
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: 2, (e: 0, completed: 1)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 7, 292] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 5, 0] | R5 [(0) 4, 0] | R6 [(1) -1, 11242] | R7 [(0) 0, 0] |
| R8 [(0) 1, 0] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(0) 3, 0] |
| R12 [(0) 0, 0] | R13 [(1) -1, 85264] | R14 [(1) -1, 5329] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 25
| RE   : 0028: update rd R1(2)           	| RE   : 0032: update rd R2(65)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB1 2  imm(#236)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0056: st 5621   imm(#9548)      |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: sub ROB2 2  imm(#120) => Add  | 	
| IR   : 0060: blez 11242   imm(#180)    
| IA   : 0064: bltz R14   imm(#124)      
| ID   : 0068: add R5 R1  imm(#4)        
| IF   : 0072 div R12 R8 #240            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: sub ROB5 5621 2 imm()
|0060: blez 11242   imm(#180)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 11, result: 85048, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -103, (e: 0, completed: 1)]
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(0) 0, 0] |
| R4 [(0) 5, 0] | R5 [(0) 4, 0] | R6 [(1) -1, 11242] | R7 [(0) 0, 0] |
| R8 [(0) 1, 0] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(0) 3, 0] |
| R12 [(0) 0, 0] | R13 [(1) -1, 85264] | R14 [(1) -1, 5329] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 26
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: sub ROB2 2  imm(#120)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0056: st 5621   imm(#9548)      |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: sub ROB5 5621 2 imm() => Add  | 	
| IR   : 0064: bltz 5329   imm(#124)     
| IA   : 0068: add R5 R1  imm(#4)        
| ID   : 0072: div R12 R8  imm(#240)     
| IF   : 0076 set R15 #10024             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: blez 11242   imm(#180)
|0064: bltz 5329   imm(#124)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: 238, (e: 0, completed: 1)] <- head & tail
| ROB2 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 11, result: 85048, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -103, (e: 0, completed: 1)]
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(0) 0, 0] |
| R4 [(0) 5, 0] | R5 [(0) 4, 0] | R6 [(1) -1, 11242] | R7 [(0) 0, 0] |
| R8 [(0) 1, 0] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(0) 3, 0] |
| R12 [(0) 0, 0] | R13 [(1) -1, 85264] | R14 [(1) -1, 5329] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 27
| RE   : 0036: update rd R8(238)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 sub: update ROB2           	| WB   : 0056: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0052: sub ROB5 5621 2 imm()     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: blez 11242   imm(#180) => Add  | 	
| IR   : 0068: add ROB1 2  imm(#4)       
| IA   : 0072: div R12 R8  imm(#240)     
| ID   : 0076: set R15   imm(#10024)     
| IF   : 0080 add R14 R11 #224           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: bltz 5329   imm(#124)
|0068: add ROB1 2  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 11, result: -118, (e: 0, completed: 1)] <- head & tail
| ROB3 [dest: 11, result: 85048, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -103, (e: 0, completed: 1)]
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(0) 0, 0] |
| R4 [(0) 5, 0] | R5 [(0) 1, 0] | R6 [(1) -1, 11242] | R7 [(0) 0, 0] |
| R8 [(1) -1, 238] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(0) 3, 0] |
| R12 [(0) 0, 0] | R13 [(1) -1, 85264] | R14 [(1) -1, 5329] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 28
| RE   : 0040: update rd R11(-118)       	| RE   : 0044: update rd R11(85048)      
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0052 sub: update ROB5           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0060: blez 11242   imm(#180)    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: bltz 5329   imm(#124) => Add  | 	
| IR   : 0072: div ROB2 238  imm(#240)   
| IA   : 0076: set R15   imm(#10024)     
| ID   : 0080: add R14 R11  imm(#224)    
| IF   : 0084 add R7 R6 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0068: add ROB1 2  imm(#4)
|0072: div ROB2 238  imm(#240)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 5, result: -103, (e: 0, completed: 1)] <- head
| ROB5 [dest: 4, result: 5619, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(0) 0, 0] |
| R4 [(0) 5, 0] | R5 [(0) 1, 0] | R6 [(1) -1, 11242] | R7 [(0) 0, 0] |
| R8 [(1) -1, 238] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(0) 2, 0] | R13 [(1) -1, 85264] | R14 [(1) -1, 5329] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 29
| RE   : 0048: update rd R5(-103)        	| RE   : 0052: update rd R4(5619)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0060: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0064: bltz 5329   imm(#124)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0068: add ROB1 2  imm(#4) => Add  | 	0072: div ROB2 238  imm(#240) => Div 1  | 	
| IR   : 0076: set ROB3   imm(#10024)    
| IA   : 0080: add R14 R11  imm(#224)    
| ID   : 0084: add R7 R6 R1 imm()        
| IF   : 0088 ld R3 R9                   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: set ROB3   imm(#10024)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 15, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(0) 0, 0] |
| R4 [(1) -1, 5619] | R5 [(0) 1, -103] | R6 [(1) -1, 11242] | R7 [(0) 0, 0] |
| R8 [(1) -1, 238] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(0) 2, 0] | R13 [(1) -1, 85264] | R14 [(1) -1, 5329] | R15 [(0) 3, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 30
| RE   : 0056: No register update        	| RE   : 0060: No register update        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0064: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0068: add ROB1 2  imm(#4)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 : 0072: div ROB2 238  imm(#240)   	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: set ROB3   imm(#10024) => Add  | 	
| IR   : 0080: add ROB4 85048  imm(#224) 
| IA   : 0084: add R7 R6 R1 imm()        
| ID   : 0088: ld R3 R9  imm()           
| IF   : 0092 div R7 R2 #84              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0080: add ROB4 85048  imm(#224)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 15, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(0) 0, 0] |
| R4 [(1) -1, 5619] | R5 [(0) 1, -103] | R6 [(1) -1, 11242] | R7 [(0) 0, 0] |
| R8 [(1) -1, 238] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(0) 2, 0] | R13 [(1) -1, 85264] | R14 [(0) 4, 5329] | R15 [(0) 3, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 31
| RE   : 0064: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0068 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0076: set ROB3   imm(#10024)    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 : 0072: div ROB2 238  imm(#240)   	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB4 85048  imm(#224) => Add  | 	
| IR   : 0084: add ROB5 11242 2 imm()    
| IA   : 0088: ld R3 R9  imm()           
| ID   : 0092: div R7 R2  imm(#84)       
| IF   : 0096 ld R8 #11828               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: add ROB5 11242 2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 5, result: 6, (e: 0, completed: 1)] <- head
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 15, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(0) 0, 0] |
| R4 [(1) -1, 5619] | R5 [(0) 1, -103] | R6 [(1) -1, 11242] | R7 [(0) 5, 0] |
| R8 [(1) -1, 238] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(0) 2, 0] | R13 [(1) -1, 85264] | R14 [(0) 4, 5329] | R15 [(0) 3, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 32
| RE   : 0068: update rd R5(6)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0076 set: update ROB3           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0080: add ROB4 85048  imm(#224) 	| Mul2 :                                 	| DIV3 : 0072: div ROB2 238  imm(#240)   	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: add ROB5 11242 2 imm() => Add  | 	
| IR   : 0088: ld ROB6 5621  imm()       
| IA   : 0092: div R7 R2  imm(#84)       
| ID   : 0096: ld R8   imm(#11828)       
| IF   : 0100 add R0 R9 R8               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0088: ld ROB6 5621  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 15, result: 10024, (e: 0, completed: 1)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(0) 6, 0] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(1) -1, 11242] | R7 [(0) 5, 0] |
| R8 [(1) -1, 238] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(0) 2, 0] | R13 [(1) -1, 85264] | R14 [(0) 4, 5329] | R15 [(0) 3, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 33
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0080 add: update ROB4           	| WB   :                                 	| WB   : 0072 div: update ROB2           	| WB   :                                 
| Add  : 0084: add ROB5 11242 2 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0088: ld ROB6 5621  imm() => MEM 1  | 	
| IR   : 0092: div ROB7 65  imm(#84)     
| IA   : 0096: ld R8   imm(#11828)       
| ID   : 0100: add R0 R9 R8 imm()        
| IF   : 0104 ld R14 #5564               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0092: div ROB7 65  imm(#84)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: 15, result: 10024, (e: 0, completed: 1)]
| ROB4 [dest: 14, result: 85272, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(0) 6, 0] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(1) -1, 11242] | R7 [(0) 7, 0] |
| R8 [(1) -1, 238] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(0) 2, 0] | R13 [(1) -1, 85264] | R14 [(0) 4, 5329] | R15 [(0) 3, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 34
| RE   : 0072: update rd R12(0)          	| RE   : 0076: update rd R15(10024)      
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0084 add: update ROB5           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0088: ld ROB6 5621  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0092: div ROB7 65  imm(#84) => Div 1  | 	
| IR   : 0096: ld ROB0   imm(#11828)     
| IA   : 0100: add R0 R9 R8 imm()        
| ID   : 0104: ld R14   imm(#5564)       
| IF   : 0108 sub R12 R8 R14             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0096: ld ROB0   imm(#11828)

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: 85272, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: 11244, (e: 0, completed: 1)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(0) 6, 0] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(1) -1, 11242] | R7 [(0) 7, 0] |
| R8 [(0) 0, 238] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(1) -1, 0] | R13 [(1) -1, 85264] | R14 [(0) 4, 5329] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 35
| RE   : 0080: update rd R14(85272)      	| RE   : 0084: update rd R7(11244)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 : 0092: div ROB7 65  imm(#84)     	| MEM2 : 0088: ld ROB6 5621  imm()       |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0096: ld ROB0   imm(#11828) => MEM 1  | 	
| IR   : 0100: add ROB1 5621 ROB0 imm()  
| IA   : 0104: ld R14   imm(#5564)       
| ID   : 0108: sub R12 R8 R14 imm()      
| IF   : 0112 bgtz R13 #0128             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0100: add ROB1 5621 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 1, 0] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(0) 6, 0] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(1) -1, 11242] | R7 [(0) 7, 11244] |
| R8 [(0) 0, 238] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(1) -1, 0] | R13 [(1) -1, 85264] | R14 [(1) -1, 85272] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 36
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 : 0092: div ROB7 65  imm(#84)     	| MEM3 : 0088: ld ROB6 5621  imm()       |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0096: ld ROB0   imm(#11828)     |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0104: ld ROB2   imm(#5564)      
| IA   : 0108: sub R12 R8 R14 imm()      
| ID   : 0112: bgtz R13   imm(#128)      
| IF   : 0116 set R1 #110                
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0100: add ROB1 5621 ROB0 imm()
|0104: ld ROB2   imm(#5564)

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 1, 0] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(0) 6, 0] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(1) -1, 11242] | R7 [(0) 7, 11244] |
| R8 [(0) 0, 238] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(1) -1, 0] | R13 [(1) -1, 85264] | R14 [(0) 2, 85272] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 37
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 : 0092: div ROB7 65  imm(#84)     	| MEM4 : 0088: ld ROB6 5621  imm()       |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0096: ld ROB0   imm(#11828)     |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0104: ld ROB2   imm(#5564) => MEM 1  | 	
| IR   : 0108: sub ROB3 ROB0 ROB2 imm()  
| IA   : 0112: bgtz R13   imm(#128)      
| ID   : 0116: set R1   imm(#110)        
| IF   : 0120 set R6 #220                
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0100: add ROB1 5621 ROB0 imm()
|0108: sub ROB3 ROB0 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 1, 0] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(0) 6, 0] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(1) -1, 11242] | R7 [(0) 7, 11244] |
| R8 [(0) 0, 238] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(0) 3, 0] | R13 [(1) -1, 85264] | R14 [(0) 2, 85272] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 38
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0088 ld: update ROB6            	| WB   :                                 	| WB   : 0092 div: update ROB7           	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0096: ld ROB0   imm(#11828)     |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0104: ld ROB2   imm(#5564)      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0112: bgtz 85264   imm(#128)    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0100: add ROB1 5621 ROB0 imm()
|0108: sub ROB3 ROB0 ROB2 imm()
|0112: bgtz 85264   imm(#128)

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 3, result: 10, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 1, 0] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(0) 6, 0] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(1) -1, 11242] | R7 [(0) 7, 11244] |
| R8 [(0) 0, 238] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(0) 3, 0] | R13 [(1) -1, 85264] | R14 [(0) 2, 85272] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 39
| RE   : 0088: update rd R3(10)          	| RE   : 0092: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0096: ld ROB0   imm(#11828)     |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0104: ld ROB2   imm(#5564)      |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0112: bgtz 85264   imm(#128) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0128 add R6 R6 #220             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0100: add ROB1 5621 ROB0 imm()
|0108: sub ROB3 ROB0 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 1, 0] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 10] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(1) -1, 11242] | R7 [(1) -1, 0] |
| R8 [(0) 0, 238] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(0) 3, 0] | R13 [(1) -1, 85264] | R14 [(0) 2, 85272] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 40
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0096 ld: update ROB0            	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0112: bgtz 85264   imm(#128)    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0104: ld ROB2   imm(#5564)      |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: add ROB1 5621 116 imm() => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   : 0128: add R6 R6  imm(#220)      
| IF   : 0132 mul R13 R13 #32            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0108: sub ROB3 116 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: 116, (e: 0, completed: 1)] <- head
| ROB1 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 1, 0] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 10] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(1) -1, 11242] | R7 [(1) -1, 0] |
| R8 [(0) 0, 238] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(0) 3, 0] | R13 [(1) -1, 85264] | R14 [(0) 2, 85272] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 41
| RE   : 0096: update rd R8(116)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0112: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0100: add ROB1 5621 116 imm()   	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0104: ld ROB2   imm(#5564)      |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0128: add R6 R6  imm(#220)      
| ID   : 0132: mul R13 R13  imm(#32)     
| IF   : 0136 add R13 R5 R5              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0108: sub ROB3 116 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 0, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 1, 0] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 10] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(1) -1, 11242] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(0) 3, 0] | R13 [(1) -1, 85264] | R14 [(0) 2, 85272] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 42
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0100 add: update ROB1           	| WB   : 0104 ld: update ROB2            	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0108: sub ROB3 116 90 imm() => Add  | 	
| IR   : 0128: add ROB5 11242  imm(#220) 
| IA   : 0132: mul R13 R13  imm(#32)     
| ID   : 0136: add R13 R5 R5 imm()       
| IF   : 0140 st R9 R0                   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0128: add ROB5 11242  imm(#220)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 0, result: 5737, (e: 0, completed: 1)] <- head
| ROB2 [dest: 14, result: 90, (e: 0, completed: 1)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 1, 0] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 10] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(0) 5, 11242] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(0) 3, 0] | R13 [(1) -1, 85264] | R14 [(0) 2, 85272] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 43
| RE   : 0100: update rd R0(5737)        	| RE   : 0104: update rd R14(90)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0108: sub ROB3 116 90 imm()     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0128: add ROB5 11242  imm(#220) => Add  | 	
| IR   : 0132: mul ROB6 85264  imm(#32)  
| IA   : 0136: add R13 R5 R5 imm()       
| ID   : 0140: st R9 R0  imm()           
| IF   : 0144 st R14 #40532              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0132: mul ROB6 85264  imm(#32)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 10] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(0) 5, 11242] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(0) 3, 0] | R13 [(0) 6, 85264] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 44
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0108 sub: update ROB3           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0128: add ROB5 11242  imm(#220) 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0132: mul ROB6 85264  imm(#32) => Mul 1  | 	
| IR   : 0136: add ROB7 6 6 imm()        
| IA   : 0140: st R9 R0  imm()           
| ID   : 0144: st R14   imm(#40532)      
| IF   : 0148 div R3 R14 R14             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0136: add ROB7 6 6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: 26, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 10] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(0) 5, 11242] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(0) 3, 0] | R13 [(0) 7, 85264] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 45
| RE   : 0108: update rd R12(26)         	| RE   : 0112: No register update        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0128 add: update ROB5           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 : 0132: mul ROB6 85264  imm(#32)  	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0136: add ROB7 6 6 imm() => Add  | 	
| IR   : 0140: st 5621 5737  imm()       
| IA   : 0144: st R14   imm(#40532)      
| ID   : 0148: div R3 R14 R14 imm()      
| IF   : 0152 st R1 #49100               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0140: st 5621 5737  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 11462, (e: 0, completed: 1)] <- head
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 10] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(0) 5, 11242] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(1) -1, 26] | R13 [(0) 7, 85264] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 46
| RE   : 0128: update rd R6(11462)       	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0136: add ROB7 6 6 imm()        	| Mul2 : 0132: mul ROB6 85264  imm(#32)  	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0140: st 5621 5737  imm() => MEM 1  | 	
| IR   : 0144: st 90   imm(#40532)       
| IA   : 0148: div R3 R14 R14 imm()      
| ID   : 0152: st R1   imm(#49100)       
| IF   : 0156 div R11 R3 R14             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0144: st 90   imm(#40532)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 10] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(1) -1, 26] | R13 [(0) 7, 85264] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 47
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0136 add: update ROB7           	| WB   : 0132 mul: update ROB6           	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0140: st 5621 5737  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0144: st 90   imm(#40532) => MEM 1  | 	
| IR   : 0148: div ROB2 90 90 imm()      
| IA   : 0152: st R1   imm(#49100)       
| ID   : 0156: div R11 R3 R14 imm()      
| IF   : 0160 sub R10 R15 R8             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0148: div ROB2 90 90 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: 2728448, (e: 0, completed: 1)] <- head
| ROB7 [dest: 13, result: 12, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(0) 2, 10] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(1) -1, 26] | R13 [(0) 7, 85264] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 48
| RE   : 0132: update rd R13(2728448)0132: update rd  	| RE   : 0136: update rd R13(12)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0140: st 5621 5737  imm()       |
|                                               |                                               |                                               | MEM1 : 0144: st 90   imm(#40532)       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0148: div ROB2 90 90 imm() => Div 1  | 	
| IR   : 0152: st 2   imm(#49100)        
| IA   : 0156: div R11 R3 R14 imm()      
| ID   : 0160: sub R10 R15 R8 imm()      
| IF   : 0164 st R13 R15                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0152: st 2   imm(#49100)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(0) 2, 10] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(1) -1, 85048] |
| R12 [(1) -1, 26] | R13 [(1) -1, 12] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 49
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0140: st 5621 5737  imm()       |
|                                               |                                               | DIV1 : 0148: div ROB2 90 90 imm()      	| MEM2 : 0144: st 90   imm(#40532)       |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0152: st 2   imm(#49100) => MEM 1  | 	
| IR   : 0156: div ROB4 ROB2 90 imm()    
| IA   : 0160: sub R10 R15 R8 imm()      
| ID   : 0164: st R13 R15  imm()         
| IF   : 0168 add R12 R1 R14             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0156: div ROB4 ROB2 90 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(0) 2, 10] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 0, 0] | R11 [(0) 4, 85048] |
| R12 [(1) -1, 26] | R13 [(1) -1, 12] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 50
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0140: st 5621 5737  imm()       |
|                                               | Mul1 :                                 	| DIV2 : 0148: div ROB2 90 90 imm()      	| MEM3 : 0144: st 90   imm(#40532)       |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0152: st 2   imm(#49100)        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0160: sub ROB5 10024 116 imm()  
| IA   : 0164: st R13 R15  imm()         
| ID   : 0168: add R12 R1 R14 imm()      
| IF   : 0172 sub R13 R6 #152            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0156: div ROB4 ROB2 90 imm()
|0160: sub ROB5 10024 116 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(0) 2, 10] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 5, 0] | R11 [(0) 4, 85048] |
| R12 [(1) -1, 26] | R13 [(1) -1, 12] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 51
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0140: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 : 0148: div ROB2 90 90 imm()      	| MEM4 : 0144: st 90   imm(#40532)       |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0152: st 2   imm(#49100)        |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0160: sub ROB5 10024 116 imm() => Add  | 	
| IR   : 0164: st 12 10024  imm()        
| IA   : 0168: add R12 R1 R14 imm()      
| ID   : 0172: sub R13 R6  imm(#152)     
| IF   : 0176 sub R12 R14 #32            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0156: div ROB4 ROB2 90 imm()
|0164: st 12 10024  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(0) 2, 10] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 5, 0] | R11 [(0) 4, 85048] |
| R12 [(1) -1, 26] | R13 [(1) -1, 12] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 52
| RE   : 0140: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0144: No ROB update             	| WB   :                                 	| WB   : 0148 div: update ROB2           	| WB   :                                 
| Add  : 0160: sub ROB5 10024 116 imm()  	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0152: st 2   imm(#49100)        |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0156: div ROB4 1 90 imm() => Div 1  | 	0164: st 12 10024  imm() => MEM 1  | 	
| IR   : 0168: add ROB7 2 90 imm()       
| IA   : 0172: sub R13 R6  imm(#152)     
| ID   : 0176: sub R12 R14  imm(#32)     
| IF   : 0180 mul R4 R1 R14              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0168: add ROB7 2 90 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 3, result: 1, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(0) 2, 10] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 5, 0] | R11 [(0) 4, 85048] |
| R12 [(0) 7, 26] | R13 [(1) -1, 12] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 53
| RE   : 0144: No register update        	| RE   : 0148: update rd R3(1)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0160 sub: update ROB5           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0152: st 2   imm(#49100)        |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 : 0156: div ROB4 1 90 imm()       	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0164: st 12 10024  imm()        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0168: add ROB7 2 90 imm() => Add  | 	
| IR   : 0172: sub ROB0 11462  imm(#152) 
| IA   : 0176: sub R12 R14  imm(#32)     
| ID   : 0180: mul R4 R1 R14 imm()       
| IF   : 0184 sub R5 R5 #5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0172: sub ROB0 11462  imm(#152)

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: 9908, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 5, 0] | R11 [(0) 4, 85048] |
| R12 [(0) 7, 26] | R13 [(0) 0, 12] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 54
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0152: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0168: add ROB7 2 90 imm()       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 : 0156: div ROB4 1 90 imm()       	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0164: st 12 10024  imm()        |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0172: sub ROB0 11462  imm(#152) => Add  | 	
| IR   : 0176: sub ROB1 90  imm(#32)     
| IA   : 0180: mul R4 R1 R14 imm()       
| ID   : 0184: sub R5 R5  imm(#5)        
| IF   : 0188 bgtz R3 #0196              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0176: sub ROB1 90  imm(#32)

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: 9908, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 5619] | R5 [(1) -1, 6] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 5, 0] | R11 [(0) 4, 85048] |
| R12 [(0) 1, 26] | R13 [(0) 0, 12] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 55
| RE   : 0152: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0168 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0172: sub ROB0 11462  imm(#152) 	| Mul2 :                                 	| DIV3 : 0156: div ROB4 1 90 imm()       	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0164: st 12 10024  imm()        |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0176: sub ROB1 90  imm(#32) => Add  | 	
| IR   : 0180: mul ROB2 2 90 imm()       
| IA   : 0184: sub R5 R5  imm(#5)        
| ID   : 0188: bgtz R3   imm(#196)       
| IF   : 0192 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0180: mul ROB2 2 90 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 11, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 10, result: 9908, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: 92, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(0) 2, 5619] | R5 [(1) -1, 6] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 5, 0] | R11 [(0) 4, 85048] |
| R12 [(0) 1, 26] | R13 [(0) 0, 12] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 56
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0172 sub: update ROB0           	| WB   :                                 	| WB   : 0156 div: update ROB4           	| WB   :                                 
| Add  : 0176: sub ROB1 90  imm(#32)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0164: st 12 10024  imm()        |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0180: mul ROB2 2 90 imm() => Mul 1  | 	
| IR   : 0184: sub ROB3 6  imm(#5)       
| IA   : 0188: bgtz R3   imm(#196)       
| ID   : 0192: ret    imm()              
| IF   : 0196 bgez R5 #0184              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0184: sub ROB3 6  imm(#5)

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: 11310, (e: 0, completed: 1)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 11, result: 0, (e: 0, completed: 1)] <- head & tail
| ROB5 [dest: 10, result: 9908, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: 92, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(0) 2, 5619] | R5 [(0) 3, 6] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 5, 0] | R11 [(0) 4, 85048] |
| R12 [(0) 1, 26] | R13 [(0) 0, 12] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 57
| RE   : 0156: update rd R11(0)          	| RE   : 0160: update rd R10(9908)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0176 sub: update ROB1           	| WB   : 0164: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 : 0180: mul ROB2 2 90 imm()       	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0184: sub ROB3 6  imm(#5) => Add  | 	
| IR   : 0188: bgtz 1   imm(#196)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0188: bgtz 1   imm(#196)

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: 11310, (e: 0, completed: 1)]
| ROB1 [dest: 12, result: 58, (e: 0, completed: 1)]
| ROB2 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB7 [dest: 12, result: 92, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(0) 2, 5619] | R5 [(0) 3, 6] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(1) -1, 9908] | R11 [(1) -1, 0] |
| R12 [(0) 1, 26] | R13 [(0) 0, 12] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 58
| RE   : 0164: No register update        	| RE   : 0168: update rd R12(92)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0184: sub ROB3 6  imm(#5)       	| Mul2 : 0180: mul ROB2 2 90 imm()       	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0188: bgtz 1   imm(#196) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0196 bgez R5 #0184              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: 11310, (e: 0, completed: 1)] <- head
| ROB1 [dest: 12, result: 58, (e: 0, completed: 1)]
| ROB2 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(0) 2, 5619] | R5 [(0) 3, 6] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(1) -1, 9908] | R11 [(1) -1, 0] |
| R12 [(0) 1, 92] | R13 [(0) 0, 12] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 59
| RE   : 0172: update rd R13(11310)      	| RE   : 0176: update rd R12(58)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0184 sub: update ROB3           	| WB   : 0180 mul: update ROB2           	| WB   :                                 	| WB   :                                 
| Add  : 0188: bgtz 1   imm(#196)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0196: bgez R5   imm(#184)       
| IF   : 0200 set R11 #8764              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 4, result: 180, (e: 0, completed: 1)] <- head
| ROB3 [dest: 5, result: 1, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(0) 2, 5619] | R5 [(0) 3, 6] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(1) -1, 9908] | R11 [(1) -1, 0] |
| R12 [(1) -1, 58] | R13 [(1) -1, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 60
| RE   : 0180: update rd R4(180)         	| RE   : 0184: update rd R5(1)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0188: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0196: bgez R5   imm(#184)       
| ID   : 0200: set R11   imm(#8764)      
| IF   : 0204 ld R6 R11                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 180] | R5 [(1) -1, 1] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(1) -1, 9908] | R11 [(1) -1, 0] |
| R12 [(1) -1, 58] | R13 [(1) -1, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 61
| RE   : 0188: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0196: bgez 1   imm(#184)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0196: bgez 1   imm(#184)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 180] | R5 [(1) -1, 1] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(1) -1, 9908] | R11 [(1) -1, 0] |
| R12 [(1) -1, 58] | R13 [(1) -1, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 62
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0196: bgez 1   imm(#184) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0184 sub R5 R5 #5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 180] | R5 [(1) -1, 1] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(1) -1, 9908] | R11 [(1) -1, 0] |
| R12 [(1) -1, 58] | R13 [(1) -1, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 63
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0196: bgez 1   imm(#184)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0184: sub R5 R5  imm(#5)        
| IF   : 0188 bgtz R3 #0196              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 180] | R5 [(1) -1, 1] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(1) -1, 9908] | R11 [(1) -1, 0] |
| R12 [(1) -1, 58] | R13 [(1) -1, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 64
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0196: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0184: sub R5 R5  imm(#5)        
| ID   : 0188: bgtz R3   imm(#196)       
| IF   : 0192 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 180] | R5 [(1) -1, 1] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(1) -1, 9908] | R11 [(1) -1, 0] |
| R12 [(1) -1, 58] | R13 [(1) -1, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 65
| RE   : 0196: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0184: sub ROB6 1  imm(#5)       
| IA   : 0188: bgtz R3   imm(#196)       
| ID   : 0192: ret    imm()              
| IF   : 0196 bgez R5 #0184              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0184: sub ROB6 1  imm(#5)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 180] | R5 [(0) 6, 1] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(1) -1, 9908] | R11 [(1) -1, 0] |
| R12 [(1) -1, 58] | R13 [(1) -1, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 66
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0184: sub ROB6 1  imm(#5) => Add  | 	
| IR   : 0188: bgtz 1   imm(#196)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0188: bgtz 1   imm(#196)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 180] | R5 [(0) 6, 1] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(1) -1, 9908] | R11 [(1) -1, 0] |
| R12 [(1) -1, 58] | R13 [(1) -1, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 67
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0184: sub ROB6 1  imm(#5)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0188: bgtz 1   imm(#196) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0196 bgez R5 #0184              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 180] | R5 [(0) 6, 1] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(1) -1, 9908] | R11 [(1) -1, 0] |
| R12 [(1) -1, 58] | R13 [(1) -1, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 68
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0184 sub: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0188: bgtz 1   imm(#196)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0196: bgez R5   imm(#184)       
| IF   : 0200 set R11 #8764              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -4, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 180] | R5 [(0) 6, 1] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(1) -1, 9908] | R11 [(1) -1, 0] |
| R12 [(1) -1, 58] | R13 [(1) -1, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 69
| RE   : 0184: update rd R5(-4)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0188: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0196: bgez R5   imm(#184)       
| ID   : 0200: set R11   imm(#8764)      
| IF   : 0204 ld R6 R11                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 180] | R5 [(1) -1, -4] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(1) -1, 9908] | R11 [(1) -1, 0] |
| R12 [(1) -1, 58] | R13 [(1) -1, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 70
| RE   : 0188: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0196: bgez -4   imm(#184)       
| IA   : 0200: set R11   imm(#8764)      
| ID   : 0204: ld R6 R11  imm()          
| IF   : 0208 add R4 R6 R6               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0196: bgez -4   imm(#184)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 180] | R5 [(1) -1, -4] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(1) -1, 9908] | R11 [(1) -1, 0] |
| R12 [(1) -1, 58] | R13 [(1) -1, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 71
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0196: bgez -4   imm(#184) => Add  | 	
| IR   : 0200: set ROB1   imm(#8764)     
| IA   : 0204: ld R6 R11  imm()          
| ID   : 0208: add R4 R6 R6 imm()        
| IF   : 0212 ld R12 #22436              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0200: set ROB1   imm(#8764)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 180] | R5 [(1) -1, -4] | R6 [(1) -1, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(1) -1, 9908] | R11 [(0) 1, 0] |
| R12 [(1) -1, 58] | R13 [(1) -1, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 72
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0196: bgez -4   imm(#184)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0200: set ROB1   imm(#8764) => Add  | 	
| IR   : 0204: ld ROB2 ROB1  imm()       
| IA   : 0208: add R4 R6 R6 imm()        
| ID   : 0212: ld R12   imm(#22436)      
| IF   : 0216 add R1 R1 R12              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0204: ld ROB2 ROB1  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 180] | R5 [(1) -1, -4] | R6 [(0) 2, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(1) -1, 9908] | R11 [(0) 1, 0] |
| R12 [(1) -1, 58] | R13 [(1) -1, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 73
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0196: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0200: set ROB1   imm(#8764)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0208: add ROB3 ROB2 ROB2 imm()  
| IA   : 0212: ld R12   imm(#22436)      
| ID   : 0216: add R1 R1 R12 imm()       
| IF   : 0220 mul R10 R12 #56            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0204: ld ROB2 ROB1  imm()
|0208: add ROB3 ROB2 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(0) 3, 180] | R5 [(1) -1, -4] | R6 [(0) 2, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(1) -1, 9908] | R11 [(0) 1, 0] |
| R12 [(1) -1, 58] | R13 [(1) -1, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 74
| RE   : 0196: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0200 set: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0204: ld ROB2 8764  imm() => MEM 1  | 	
| IR   : 0212: ld ROB4   imm(#22436)     
| IA   : 0216: add R1 R1 R12 imm()       
| ID   : 0220: mul R10 R12  imm(#56)     
| IF   : 0224 add R13 R4 #196            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0208: add ROB3 ROB2 ROB2 imm()
|0212: ld ROB4   imm(#22436)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 11, result: 8764, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(0) 3, 180] | R5 [(1) -1, -4] | R6 [(0) 2, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(1) -1, 9908] | R11 [(0) 1, 0] |
| R12 [(0) 4, 58] | R13 [(1) -1, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 75
| RE   : 0200: update rd R11(8764)       	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0204: ld ROB2 8764  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0212: ld ROB4   imm(#22436) => MEM 1  | 	
| IR   : 0216: add ROB5 2 ROB4 imm()     
| IA   : 0220: mul R10 R12  imm(#56)     
| ID   : 0224: add R13 R4  imm(#196)     
| IF   : 0228 st R14 R11                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0208: add ROB3 ROB2 ROB2 imm()
|0216: add ROB5 2 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(0) 5, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(0) 3, 180] | R5 [(1) -1, -4] | R6 [(0) 2, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(1) -1, 9908] | R11 [(1) -1, 8764] |
| R12 [(0) 4, 58] | R13 [(1) -1, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 76
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0204: ld ROB2 8764  imm()       |
|                                               |                                               |                                               | MEM1 : 0212: ld ROB4   imm(#22436)     |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0220: mul ROB6 ROB4  imm(#56)   
| IA   : 0224: add R13 R4  imm(#196)     
| ID   : 0228: st R14 R11  imm()         
| IF   : 0232 div R7 R6 R13              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0208: add ROB3 ROB2 ROB2 imm()
|0216: add ROB5 2 ROB4 imm()
|0220: mul ROB6 ROB4  imm(#56)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(0) 5, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(0) 3, 180] | R5 [(1) -1, -4] | R6 [(0) 2, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 6, 9908] | R11 [(1) -1, 8764] |
| R12 [(0) 4, 58] | R13 [(1) -1, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 77
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0204: ld ROB2 8764  imm()       |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0212: ld ROB4   imm(#22436)     |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0224: add ROB7 ROB3  imm(#196)  
| IA   : 0228: st R14 R11  imm()         
| ID   : 0232: div R7 R6 R13 imm()       
| IF   : 0236 mul R5 R1 R13              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0208: add ROB3 ROB2 ROB2 imm()
|0216: add ROB5 2 ROB4 imm()
|0220: mul ROB6 ROB4  imm(#56)
|0224: add ROB7 ROB3  imm(#196)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(0) 5, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(0) 3, 180] | R5 [(1) -1, -4] | R6 [(0) 2, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 6, 9908] | R11 [(1) -1, 8764] |
| R12 [(0) 4, 58] | R13 [(0) 7, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 78
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0204: ld ROB2 8764  imm()       |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0212: ld ROB4   imm(#22436)     |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0228: st R14 R11  imm()         
| IA   : 0232: div R7 R6 R13 imm()       
| ID   : 0236: mul R5 R1 R13 imm()       
| IF   : 0240 ld R8 #13608               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0208: add ROB3 ROB2 ROB2 imm()
|0216: add ROB5 2 ROB4 imm()
|0220: mul ROB6 ROB4  imm(#56)
|0224: add ROB7 ROB3  imm(#196)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(0) 5, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(0) 3, 180] | R5 [(1) -1, -4] | R6 [(0) 2, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 6, 9908] | R11 [(1) -1, 8764] |
| R12 [(0) 4, 58] | R13 [(0) 7, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 79
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0204 ld: update ROB2            	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0212: ld ROB4   imm(#22436)     |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0208: add ROB3 119 119 imm() => Add  | 	
| IR   : 0228: st 90 8764  imm()         
| IA   : 0232: div R7 R6 R13 imm()       
| ID   : 0236: mul R5 R1 R13 imm()       
| IF   : 0240 ld R8 #13608               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0216: add ROB5 2 ROB4 imm()
|0220: mul ROB6 ROB4  imm(#56)
|0224: add ROB7 ROB3  imm(#196)
|0228: st 90 8764  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 6, result: 119, (e: 0, completed: 1)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(0) 5, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(0) 3, 180] | R5 [(1) -1, -4] | R6 [(0) 2, 11462] | R7 [(1) -1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 6, 9908] | R11 [(1) -1, 8764] |
| R12 [(0) 4, 58] | R13 [(0) 7, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 80
| RE   : 0204: update rd R6(119)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0212 ld: update ROB4            	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0208: add ROB3 119 119 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0216: add ROB5 2 89 imm() => Add  | 	0220: mul ROB6 89  imm(#56) => Mul 1  | 	0228: st 90 8764  imm() => MEM 1  | 	
| IR   : 0232: div ROB1 119 ROB7 imm()   
| IA   : 0236: mul R5 R1 R13 imm()       
| ID   : 0240: ld R8   imm(#13608)       
| IF   : 0244 sub R14 R12 R4             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0224: add ROB7 ROB3  imm(#196)
|0232: div ROB1 119 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 12, result: 89, (e: 0, completed: 1)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(0) 5, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(0) 3, 180] | R5 [(1) -1, -4] | R6 [(1) -1, 119] | R7 [(0) 1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 6, 9908] | R11 [(1) -1, 8764] |
| R12 [(0) 4, 58] | R13 [(0) 7, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 81
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0208 add: update ROB3           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0216: add ROB5 2 89 imm()       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 : 0220: mul ROB6 89  imm(#56)     	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0228: st 90 8764  imm()         |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0224: add ROB7 238  imm(#196) => Add  | 	
| IR   : 0236: mul ROB2 ROB5 ROB7 imm()  
| IA   : 0240: ld R8   imm(#13608)       
| ID   : 0244: sub R14 R12 R4 imm()      
| IF   : 0248 div R9 R1 R12              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0232: div ROB1 119 ROB7 imm()
|0236: mul ROB2 ROB5 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 4, result: 238, (e: 0, completed: 1)] <- head & tail
| ROB4 [dest: 12, result: 89, (e: 0, completed: 1)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(0) 5, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(0) 3, 180] | R5 [(0) 2, -4] | R6 [(1) -1, 119] | R7 [(0) 1, 0] |
| R8 [(1) -1, 116] | R9 [(1) -1, 5621] | R10 [(0) 6, 9908] | R11 [(1) -1, 8764] |
| R12 [(0) 4, 58] | R13 [(0) 7, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 82
| RE   : 0208: update rd R4(238)         	| RE   : 0212: update rd R12(89)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0216 add: update ROB5           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0224: add ROB7 238  imm(#196)   	| Mul2 : 0220: mul ROB6 89  imm(#56)     	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0228: st 90 8764  imm()         |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0240: ld ROB3   imm(#13608)     
| IA   : 0244: sub R14 R12 R4 imm()      
| ID   : 0248: div R9 R1 R12 imm()       
| IF   : 0252 sub R2 R12 R13             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0232: div ROB1 119 ROB7 imm()
|0236: mul ROB2 91 ROB7 imm()
|0240: ld ROB3   imm(#13608)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 1, result: 91, (e: 0, completed: 1)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(0) 5, 2] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 238] | R5 [(0) 2, -4] | R6 [(1) -1, 119] | R7 [(0) 1, 0] |
| R8 [(0) 3, 116] | R9 [(1) -1, 5621] | R10 [(0) 6, 9908] | R11 [(1) -1, 8764] |
| R12 [(1) -1, 89] | R13 [(0) 7, 11310] | R14 [(1) -1, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 83
| RE   : 0216: update rd R1(91)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0224 add: update ROB7           	| WB   : 0220 mul: update ROB6           	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0228: st 90 8764  imm()         |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0232: div ROB1 119 434 imm() => Div 1  | 	0236: mul ROB2 91 434 imm() => Mul 1  | 	0240: ld ROB3   imm(#13608) => MEM 1  | 	
| IR   : 0244: sub ROB4 89 238 imm()     
| IA   : 0248: div R9 R1 R12 imm()       
| ID   : 0252: sub R2 R12 R13 imm()      
| IF   : 0256 div R9 R11 #100            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0244: sub ROB4 89 238 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 10, result: 4984, (e: 0, completed: 1)] <- head
| ROB7 [dest: 13, result: 434, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 91] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 238] | R5 [(0) 2, -4] | R6 [(1) -1, 119] | R7 [(0) 1, 0] |
| R8 [(0) 3, 116] | R9 [(1) -1, 5621] | R10 [(0) 6, 9908] | R11 [(1) -1, 8764] |
| R12 [(1) -1, 89] | R13 [(0) 7, 11310] | R14 [(0) 4, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 84
| RE   : 0220: update rd R10(4984)       	| RE   : 0224: update rd R13(434)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0228: st 90 8764  imm()         |
|                                               | Mul1 : 0236: mul ROB2 91 434 imm()     	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 : 0232: div ROB1 119 434 imm()    	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0240: ld ROB3   imm(#13608)     |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0244: sub ROB4 89 238 imm() => Add  | 	
| IR   : 0248: div ROB5 91 89 imm()      
| IA   : 0252: sub R2 R12 R13 imm()      
| ID   : 0256: div R9 R11  imm(#100)     
| IF   : 0260 mul R0 R1 #232             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0248: div ROB5 91 89 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 91] | R2 [(1) -1, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 238] | R5 [(0) 2, -4] | R6 [(1) -1, 119] | R7 [(0) 1, 0] |
| R8 [(0) 3, 116] | R9 [(0) 5, 5621] | R10 [(1) -1, 4984] | R11 [(1) -1, 8764] |
| R12 [(1) -1, 89] | R13 [(1) -1, 434] | R14 [(0) 4, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 85
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0228: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0244: sub ROB4 89 238 imm()     	| Mul2 : 0236: mul ROB2 91 434 imm()     	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 : 0232: div ROB1 119 434 imm()    	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0240: ld ROB3   imm(#13608)     |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0248: div ROB5 91 89 imm() => Div 1  | 	
| IR   : 0252: sub ROB6 89 434 imm()     
| IA   : 0256: div R9 R11  imm(#100)     
| ID   : 0260: mul R0 R1  imm(#232)      
| IF   : 0264 add R7 R1 R2               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0252: sub ROB6 89 434 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 91] | R2 [(0) 6, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 238] | R5 [(0) 2, -4] | R6 [(1) -1, 119] | R7 [(0) 1, 0] |
| R8 [(0) 3, 116] | R9 [(0) 5, 5621] | R10 [(1) -1, 4984] | R11 [(1) -1, 8764] |
| R12 [(1) -1, 89] | R13 [(1) -1, 434] | R14 [(0) 4, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 86
| RE   : 0228: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0244 sub: update ROB4           	| WB   : 0236 mul: update ROB2           	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 : 0232: div ROB1 119 434 imm()    	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0240: ld ROB3   imm(#13608)     |
|                                               |                                               | DIV1 : 0248: div ROB5 91 89 imm()      	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0252: sub ROB6 89 434 imm() => Add  | 	
| IR   : 0256: div ROB7 8764  imm(#100)  
| IA   : 0260: mul R0 R1  imm(#232)      
| ID   : 0264: add R7 R1 R2 imm()        
| IF   : 0268 mul R4 R6 #152             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0256: div ROB7 8764  imm(#100)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 5, result: 39494, (e: 0, completed: 1)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -149, (e: 0, completed: 1)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 5737] | R1 [(1) -1, 91] | R2 [(0) 6, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 238] | R5 [(0) 2, -4] | R6 [(1) -1, 119] | R7 [(0) 1, 0] |
| R8 [(0) 3, 116] | R9 [(0) 7, 5621] | R10 [(1) -1, 4984] | R11 [(1) -1, 8764] |
| R12 [(1) -1, 89] | R13 [(1) -1, 434] | R14 [(0) 4, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 87
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   : 0232 div: update ROB1           	| WB   :                                 
| Add  : 0252: sub ROB6 89 434 imm()     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0240: ld ROB3   imm(#13608)     |
|                                               | Mul1 :                                 	| DIV2 : 0248: div ROB5 91 89 imm()      	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0256: div ROB7 8764  imm(#100) => Div 1  | 	
| IR   : 0260: mul ROB0 91  imm(#232)    
| IA   : 0264: add R7 R1 R2 imm()        
| ID   : 0268: mul R4 R6  imm(#152)      
| IF   : 0272 div R13 R9 #2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0260: mul ROB0 91  imm(#232)

------------ Reorder Buffer----------
| ROB0 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)] <- head & tail
| ROB2 [dest: 5, result: 39494, (e: 0, completed: 1)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -149, (e: 0, completed: 1)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 5737] | R1 [(1) -1, 91] | R2 [(0) 6, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 238] | R5 [(0) 2, -4] | R6 [(1) -1, 119] | R7 [(0) 1, 0] |
| R8 [(0) 3, 116] | R9 [(0) 7, 5621] | R10 [(1) -1, 4984] | R11 [(1) -1, 8764] |
| R12 [(1) -1, 89] | R13 [(1) -1, 434] | R14 [(0) 4, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 88
| RE   : 0232: update rd R7(0)           	| RE   : 0236: update rd R5(39494)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0240 ld: update ROB3            	| WB   : 0252 sub: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 : 0248: div ROB5 91 89 imm()      	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 : 0256: div ROB7 8764  imm(#100)  	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0260: mul ROB0 91  imm(#232) => Mul 1  | 	
| IR   : 0264: add ROB1 91 -345 imm()    
| IA   : 0268: mul R4 R6  imm(#152)      
| ID   : 0272: div R13 R9  imm(#2)       
| IF   : 0276 ld R11 R10                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0264: add ROB1 91 -345 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 8, result: 7, (e: 0, completed: 1)] <- head
| ROB4 [dest: 14, result: -149, (e: 0, completed: 1)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -345, (e: 0, completed: 1)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 5737] | R1 [(1) -1, 91] | R2 [(0) 6, 65] | R3 [(1) -1, 1] |
| R4 [(1) -1, 238] | R5 [(1) -1, 39494] | R6 [(1) -1, 119] | R7 [(0) 1, 0] |
| R8 [(0) 3, 116] | R9 [(0) 7, 5621] | R10 [(1) -1, 4984] | R11 [(1) -1, 8764] |
| R12 [(1) -1, 89] | R13 [(1) -1, 434] | R14 [(0) 4, 90] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 89
| RE   : 0240: update rd R8(7)           	| RE   : 0244: update rd R14(-149)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   : 0248 div: update ROB5           	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 : 0260: mul ROB0 91  imm(#232)    	| DIV2 : 0256: div ROB7 8764  imm(#100)  	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0264: add ROB1 91 -345 imm() => Add  | 	
| IR   : 0268: mul ROB2 119  imm(#152)   
| IA   : 0272: div R13 R9  imm(#2)       
| ID   : 0276: ld R11 R10  imm()         
| IF   : 0280 ld R7 #19580               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0268: mul ROB2 119  imm(#152)

------------ Reorder Buffer----------
| ROB0 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: 1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 2, result: -345, (e: 0, completed: 1)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 5737] | R1 [(1) -1, 91] | R2 [(0) 6, 65] | R3 [(1) -1, 1] |
| R4 [(0) 2, 238] | R5 [(1) -1, 39494] | R6 [(1) -1, 119] | R7 [(0) 1, 0] |
| R8 [(1) -1, 7] | R9 [(0) 7, 5621] | R10 [(1) -1, 4984] | R11 [(1) -1, 8764] |
| R12 [(1) -1, 89] | R13 [(1) -1, 434] | R14 [(1) -1, -149] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 90
| RE   : 0248: update rd R9(1)           	| RE   : 0252: update rd R2(-345)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0264: add ROB1 91 -345 imm()    	| Mul2 : 0260: mul ROB0 91  imm(#232)    	| DIV3 : 0256: div ROB7 8764  imm(#100)  	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0268: mul ROB2 119  imm(#152) => Mul 1  | 	
| IR   : 0272: div ROB3 ROB7  imm(#2)    
| IA   : 0276: ld R11 R10  imm()         
| ID   : 0280: ld R7   imm(#19580)       
| IF   : 0284 set R14 #5800              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0272: div ROB3 ROB7  imm(#2)

------------ Reorder Buffer----------
| ROB0 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 5737] | R1 [(1) -1, 91] | R2 [(1) -1, -345] | R3 [(1) -1, 1] |
| R4 [(0) 2, 238] | R5 [(1) -1, 39494] | R6 [(1) -1, 119] | R7 [(0) 1, 0] |
| R8 [(1) -1, 7] | R9 [(0) 7, 1] | R10 [(1) -1, 4984] | R11 [(1) -1, 8764] |
| R12 [(1) -1, 89] | R13 [(0) 3, 434] | R14 [(1) -1, -149] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 91
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0264 add: update ROB1           	| WB   : 0260 mul: update ROB0           	| WB   : 0256 div: update ROB7           	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 : 0268: mul ROB2 119  imm(#152)   	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0272: div ROB3 87  imm(#2) => Div 1  | 	
| IR   : 0276: ld ROB4 4984  imm()       
| IA   : 0280: ld R7   imm(#19580)       
| ID   : 0284: set R14   imm(#5800)      
| IF   : 0288 add R11 R8 #36             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0276: ld ROB4 4984  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 0, result: 21112, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -254, (e: 0, completed: 1)]
| ROB2 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: 87, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 5737] | R1 [(1) -1, 91] | R2 [(1) -1, -345] | R3 [(1) -1, 1] |
| R4 [(0) 2, 238] | R5 [(1) -1, 39494] | R6 [(1) -1, 119] | R7 [(0) 1, 0] |
| R8 [(1) -1, 7] | R9 [(0) 7, 1] | R10 [(1) -1, 4984] | R11 [(0) 4, 8764] |
| R12 [(1) -1, 89] | R13 [(0) 3, 434] | R14 [(1) -1, -149] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 92
| RE   : 0256: update rd R9(87)          	| RE   : 0260: update rd R0(21112)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 : 0268: mul ROB2 119  imm(#152)   	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 : 0272: div ROB3 87  imm(#2)      	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0276: ld ROB4 4984  imm() => MEM 1  | 	
| IR   : 0280: ld ROB5   imm(#19580)     
| IA   : 0284: set R14   imm(#5800)      
| ID   : 0288: add R11 R8  imm(#36)      
| IF   : 0292 ld R15 R14                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0280: ld ROB5   imm(#19580)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -254, (e: 0, completed: 1)] <- head
| ROB2 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, -345] | R3 [(1) -1, 1] |
| R4 [(0) 2, 238] | R5 [(1) -1, 39494] | R6 [(1) -1, 119] | R7 [(0) 5, 0] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 4984] | R11 [(0) 4, 8764] |
| R12 [(1) -1, 89] | R13 [(0) 3, 434] | R14 [(1) -1, -149] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 93
| RE   : 0264: update rd R7(-254)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   : 0268 mul: update ROB2           	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 : 0272: div ROB3 87  imm(#2)      	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0276: ld ROB4 4984  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0280: ld ROB5   imm(#19580) => MEM 1  | 	
| IR   : 0284: set ROB6   imm(#5800)     
| IA   : 0288: add R11 R8  imm(#36)      
| ID   : 0292: ld R15 R14  imm()         
| IF   : 0296 sub R3 R5 R13              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0284: set ROB6   imm(#5800)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 4, result: 18088, (e: 0, completed: 1)] <- head
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, -345] | R3 [(1) -1, 1] |
| R4 [(0) 2, 238] | R5 [(1) -1, 39494] | R6 [(1) -1, 119] | R7 [(0) 5, -254] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 4984] | R11 [(0) 4, 8764] |
| R12 [(1) -1, 89] | R13 [(0) 3, 434] | R14 [(0) 6, -149] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 94
| RE   : 0268: update rd R4(18088)       	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 : 0272: div ROB3 87  imm(#2)      	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0276: ld ROB4 4984  imm()       |
|                                               |                                               |                                               | MEM1 : 0280: ld ROB5   imm(#19580)     |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0284: set ROB6   imm(#5800) => Add  | 	
| IR   : 0288: add ROB7 7  imm(#36)      
| IA   : 0292: ld R15 R14  imm()         
| ID   : 0296: sub R3 R5 R13 imm()       
| IF   : 0300 set R6 #6044               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0288: add ROB7 7  imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 11, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, -345] | R3 [(1) -1, 1] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 119] | R7 [(0) 5, -254] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 4984] | R11 [(0) 7, 8764] |
| R12 [(1) -1, 89] | R13 [(0) 3, 434] | R14 [(0) 6, -149] | R15 [(1) -1, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 95
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   : 0272 div: update ROB3           	| WB   :                                 
| Add  : 0284: set ROB6   imm(#5800)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0276: ld ROB4 4984  imm()       |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0280: ld ROB5   imm(#19580)     |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0288: add ROB7 7  imm(#36) => Add  | 	
| IR   : 0292: ld ROB0 ROB6  imm()       
| IA   : 0296: sub R3 R5 R13 imm()       
| ID   : 0300: set R6   imm(#6044)       
| IF   : 0304 sub R10 R11 #120           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0292: ld ROB0 ROB6  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 15, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: 43, (e: 0, completed: 1)] <- head
| ROB4 [dest: 11, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 11, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, -345] | R3 [(1) -1, 1] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 119] | R7 [(0) 5, -254] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 4984] | R11 [(0) 7, 8764] |
| R12 [(1) -1, 89] | R13 [(0) 3, 434] | R14 [(0) 6, -149] | R15 [(0) 0, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 96
| RE   : 0272: update rd R13(43)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0284 set: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0288: add ROB7 7  imm(#36)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0276: ld ROB4 4984  imm()       |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0280: ld ROB5   imm(#19580)     |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0292: ld ROB0 5800  imm() => MEM 1  | 	
| IR   : 0296: sub ROB1 39494 43 imm()   
| IA   : 0300: set R6   imm(#6044)       
| ID   : 0304: sub R10 R11  imm(#120)    
| IF   : 0308 mul R2 R7 #100             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0296: sub ROB1 39494 43 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 15, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 11, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: 5800, (e: 0, completed: 1)]
| ROB7 [dest: 11, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, -345] | R3 [(0) 1, 1] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 119] | R7 [(0) 5, -254] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 4984] | R11 [(0) 7, 8764] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(0) 6, -149] | R15 [(0) 0, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 97
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0276 ld: update ROB4            	| WB   : 0288 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0280: ld ROB5   imm(#19580)     |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0292: ld ROB0 5800  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0296: sub ROB1 39494 43 imm() => Add  | 	
| IR   : 0300: set ROB2   imm(#6044)     
| IA   : 0304: sub R10 R11  imm(#120)    
| ID   : 0308: mul R2 R7  imm(#100)      
| IF   : 0312 add R2 R2 R7               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0300: set ROB2   imm(#6044)

------------ Reorder Buffer----------
| ROB0 [dest: 15, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 11, result: 96, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: 5800, (e: 0, completed: 1)]
| ROB7 [dest: 11, result: 43, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, -345] | R3 [(0) 1, 1] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(0) 2, 119] | R7 [(0) 5, -254] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 4984] | R11 [(0) 7, 8764] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(0) 6, -149] | R15 [(0) 0, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 98
| RE   : 0276: update rd R11(96)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0280 ld: update ROB5            	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0296: sub ROB1 39494 43 imm()   	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0292: ld ROB0 5800  imm()       |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0300: set ROB2   imm(#6044) => Add  | 	
| IR   : 0304: sub ROB3 43  imm(#120)    
| IA   : 0308: mul R2 R7  imm(#100)      
| ID   : 0312: add R2 R2 R7 imm()        
| IF   : 0316 add R10 R10 #7             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0304: sub ROB3 43  imm(#120)

------------ Reorder Buffer----------
| ROB0 [dest: 15, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 7, result: 50, (e: 0, completed: 1)] <- head
| ROB6 [dest: 14, result: 5800, (e: 0, completed: 1)]
| ROB7 [dest: 11, result: 43, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, -345] | R3 [(0) 1, 1] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(0) 2, 119] | R7 [(0) 5, -254] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 3, 4984] | R11 [(0) 7, 96] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(0) 6, -149] | R15 [(0) 0, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 99
| RE   : 0280: update rd R7(50)          	| RE   : 0284: update rd R14(5800)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0296 sub: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0300: set ROB2   imm(#6044)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0292: ld ROB0 5800  imm()       |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0304: sub ROB3 43  imm(#120) => Add  | 	
| IR   : 0308: mul ROB4 50  imm(#100)    
| IA   : 0312: add R2 R2 R7 imm()        
| ID   : 0316: add R10 R10  imm(#7)      
| IF   : 0320 bgtz R10 #0332             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0308: mul ROB4 50  imm(#100)

------------ Reorder Buffer----------
| ROB0 [dest: 15, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 3, result: 39451, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 11, result: 43, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 4, -345] | R3 [(0) 1, 1] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(0) 2, 119] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 3, 4984] | R11 [(0) 7, 96] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(0) 0, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 100
| RE   : 0288: update rd R11(43)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0300 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0304: sub ROB3 43  imm(#120)    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0292: ld ROB0 5800  imm()       |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0308: mul ROB4 50  imm(#100) => Mul 1  | 	
| IR   : 0312: add ROB5 ROB4 50 imm()    
| IA   : 0316: add R10 R10  imm(#7)      
| ID   : 0320: bgtz R10   imm(#332)      
| IF   : 0324 bgez R11 #0312             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0312: add ROB5 ROB4 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 15, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 3, result: 39451, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: 6044, (e: 0, completed: 1)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, -345] | R3 [(0) 1, 1] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(0) 2, 119] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 3, 4984] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(0) 0, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 101
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0292 ld: update ROB0            	| WB   : 0304 sub: update ROB3           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 : 0308: mul ROB4 50  imm(#100)    	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0316: add ROB6 -77  imm(#7)     
| IA   : 0320: bgtz R10   imm(#332)      
| ID   : 0324: bgez R11   imm(#312)      
| IF   : 0328 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0312: add ROB5 ROB4 50 imm()
|0316: add ROB6 -77  imm(#7)

------------ Reorder Buffer----------
| ROB0 [dest: 15, result: 123, (e: 0, completed: 1)] <- head
| ROB1 [dest: 3, result: 39451, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: 6044, (e: 0, completed: 1)]
| ROB3 [dest: 10, result: -77, (e: 0, completed: 1)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, -345] | R3 [(0) 1, 1] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(0) 2, 119] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, 4984] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(0) 0, 10024] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 102
| RE   : 0292: update rd R15(123)        	| RE   : 0296: update rd R3(39451)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 : 0308: mul ROB4 50  imm(#100)    	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0316: add ROB6 -77  imm(#7) => Add  | 	
| IR   : 0320: bgtz ROB6   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0312: add ROB5 ROB4 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 6044, (e: 0, completed: 1)] <- head
| ROB3 [dest: 10, result: -77, (e: 0, completed: 1)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, -345] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(0) 2, 119] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, 4984] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 103
| RE   : 0300: update rd R6(6044)        	| RE   : 0304: update rd R10(-77)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   : 0308 mul: update ROB4           	| WB   :                                 	| WB   :                                 
| Add  : 0316: add ROB6 -77  imm(#7)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0312: add ROB5 5000 50 imm() => Add  | 	
| IR   : 0320: bgtz ROB6   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 5000, (e: 0, completed: 1)] <- head
| ROB5 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, -345] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -77] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 104
| RE   : 0308: update rd R2(5000)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0316 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0312: add ROB5 5000 50 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz -70   imm(#332)      
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0320: bgtz -70   imm(#332)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 10, result: -70, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5000] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -77] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 105
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0312 add: update ROB5           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0320: bgtz -70   imm(#332) => Add  | 	
| IR   : 0324: bgez 43   imm(#312)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0324: bgez 43   imm(#312)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: 5050, (e: 0, completed: 1)] <- head
| ROB6 [dest: 10, result: -70, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5000] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -77] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 106
| RE   : 0312: update rd R2(5050)        	| RE   : 0316: update rd R10(-70)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0320: bgtz -70   imm(#332)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0324: bgez 43   imm(#312) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0312 add R2 R2 R7               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5050] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -70] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 107
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0320: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0324: bgez 43   imm(#312)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0312: add R2 R2 R7 imm()        
| IF   : 0316 add R10 R10 #7             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5050] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -70] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 108
| RE   : 0320: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0324: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0312: add R2 R2 R7 imm()        
| ID   : 0316: add R10 R10  imm(#7)      
| IF   : 0320 bgtz R10 #0332             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5050] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -70] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 109
| RE   : 0324: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0312: add ROB1 5050 50 imm()    
| IA   : 0316: add R10 R10  imm(#7)      
| ID   : 0320: bgtz R10   imm(#332)      
| IF   : 0324 bgez R11 #0312             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0312: add ROB1 5050 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5050] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -70] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 110
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0312: add ROB1 5050 50 imm() => Add  | 	
| IR   : 0316: add ROB2 -70  imm(#7)     
| IA   : 0320: bgtz R10   imm(#332)      
| ID   : 0324: bgez R11   imm(#312)      
| IF   : 0328 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0316: add ROB2 -70  imm(#7)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5050] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, -70] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 111
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0312: add ROB1 5050 50 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0316: add ROB2 -70  imm(#7) => Add  | 	
| IR   : 0320: bgtz ROB2   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5050] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, -70] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 112
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0312 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0316: add ROB2 -70  imm(#7)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz ROB2   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: 5100, (e: 0, completed: 1)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5050] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, -70] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 113
| RE   : 0312: update rd R2(5100)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0316 add: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz -63   imm(#332)      
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0320: bgtz -63   imm(#332)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -63, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5100] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, -70] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 114
| RE   : 0316: update rd R10(-63)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0320: bgtz -63   imm(#332) => Add  | 	
| IR   : 0324: bgez 43   imm(#312)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0324: bgez 43   imm(#312)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5100] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -63] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 115
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0320: bgtz -63   imm(#332)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0324: bgez 43   imm(#312) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0312 add R2 R2 R7               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5100] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -63] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 116
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0320: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0324: bgez 43   imm(#312)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0312: add R2 R2 R7 imm()        
| IF   : 0316 add R10 R10 #7             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5100] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -63] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 117
| RE   : 0320: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0324: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0312: add R2 R2 R7 imm()        
| ID   : 0316: add R10 R10  imm(#7)      
| IF   : 0320 bgtz R10 #0332             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5100] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -63] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 118
| RE   : 0324: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0312: add ROB5 5100 50 imm()    
| IA   : 0316: add R10 R10  imm(#7)      
| ID   : 0320: bgtz R10   imm(#332)      
| IF   : 0324 bgez R11 #0312             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0312: add ROB5 5100 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5100] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -63] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 119
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0312: add ROB5 5100 50 imm() => Add  | 	
| IR   : 0316: add ROB6 -63  imm(#7)     
| IA   : 0320: bgtz R10   imm(#332)      
| ID   : 0324: bgez R11   imm(#312)      
| IF   : 0328 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0316: add ROB6 -63  imm(#7)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5100] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -63] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 120
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0312: add ROB5 5100 50 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0316: add ROB6 -63  imm(#7) => Add  | 	
| IR   : 0320: bgtz ROB6   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5100] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -63] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 121
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0312 add: update ROB5           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0316: add ROB6 -63  imm(#7)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz ROB6   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: 5150, (e: 0, completed: 1)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5100] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -63] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 122
| RE   : 0312: update rd R2(5150)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0316 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz -56   imm(#332)      
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0320: bgtz -56   imm(#332)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -56, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5150] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -63] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 123
| RE   : 0316: update rd R10(-56)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0320: bgtz -56   imm(#332) => Add  | 	
| IR   : 0324: bgez 43   imm(#312)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0324: bgez 43   imm(#312)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5150] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -56] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 124
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0320: bgtz -56   imm(#332)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0324: bgez 43   imm(#312) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0312 add R2 R2 R7               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5150] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -56] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 125
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0320: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0324: bgez 43   imm(#312)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0312: add R2 R2 R7 imm()        
| IF   : 0316 add R10 R10 #7             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5150] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -56] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 126
| RE   : 0320: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0324: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0312: add R2 R2 R7 imm()        
| ID   : 0316: add R10 R10  imm(#7)      
| IF   : 0320 bgtz R10 #0332             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5150] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -56] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 127
| RE   : 0324: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0312: add ROB1 5150 50 imm()    
| IA   : 0316: add R10 R10  imm(#7)      
| ID   : 0320: bgtz R10   imm(#332)      
| IF   : 0324 bgez R11 #0312             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0312: add ROB1 5150 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5150] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -56] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 128
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0312: add ROB1 5150 50 imm() => Add  | 	
| IR   : 0316: add ROB2 -56  imm(#7)     
| IA   : 0320: bgtz R10   imm(#332)      
| ID   : 0324: bgez R11   imm(#312)      
| IF   : 0328 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0316: add ROB2 -56  imm(#7)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5150] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, -56] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 129
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0312: add ROB1 5150 50 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0316: add ROB2 -56  imm(#7) => Add  | 	
| IR   : 0320: bgtz ROB2   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5150] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, -56] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 130
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0312 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0316: add ROB2 -56  imm(#7)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz ROB2   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: 5200, (e: 0, completed: 1)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5150] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, -56] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 131
| RE   : 0312: update rd R2(5200)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0316 add: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz -49   imm(#332)      
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0320: bgtz -49   imm(#332)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -49, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5200] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, -56] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 132
| RE   : 0316: update rd R10(-49)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0320: bgtz -49   imm(#332) => Add  | 	
| IR   : 0324: bgez 43   imm(#312)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0324: bgez 43   imm(#312)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5200] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -49] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 133
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0320: bgtz -49   imm(#332)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0324: bgez 43   imm(#312) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0312 add R2 R2 R7               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5200] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -49] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 134
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0320: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0324: bgez 43   imm(#312)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0312: add R2 R2 R7 imm()        
| IF   : 0316 add R10 R10 #7             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5200] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -49] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 135
| RE   : 0320: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0324: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0312: add R2 R2 R7 imm()        
| ID   : 0316: add R10 R10  imm(#7)      
| IF   : 0320 bgtz R10 #0332             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5200] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -49] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 136
| RE   : 0324: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0312: add ROB5 5200 50 imm()    
| IA   : 0316: add R10 R10  imm(#7)      
| ID   : 0320: bgtz R10   imm(#332)      
| IF   : 0324 bgez R11 #0312             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0312: add ROB5 5200 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5200] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -49] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 137
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0312: add ROB5 5200 50 imm() => Add  | 	
| IR   : 0316: add ROB6 -49  imm(#7)     
| IA   : 0320: bgtz R10   imm(#332)      
| ID   : 0324: bgez R11   imm(#312)      
| IF   : 0328 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0316: add ROB6 -49  imm(#7)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5200] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -49] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 138
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0312: add ROB5 5200 50 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0316: add ROB6 -49  imm(#7) => Add  | 	
| IR   : 0320: bgtz ROB6   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5200] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -49] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 139
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0312 add: update ROB5           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0316: add ROB6 -49  imm(#7)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz ROB6   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: 5250, (e: 0, completed: 1)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5200] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -49] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 140
| RE   : 0312: update rd R2(5250)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0316 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz -42   imm(#332)      
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0320: bgtz -42   imm(#332)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -42, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5250] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -49] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 141
| RE   : 0316: update rd R10(-42)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0320: bgtz -42   imm(#332) => Add  | 	
| IR   : 0324: bgez 43   imm(#312)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0324: bgez 43   imm(#312)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5250] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -42] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 142
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0320: bgtz -42   imm(#332)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0324: bgez 43   imm(#312) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0312 add R2 R2 R7               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5250] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -42] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 143
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0320: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0324: bgez 43   imm(#312)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0312: add R2 R2 R7 imm()        
| IF   : 0316 add R10 R10 #7             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5250] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -42] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 144
| RE   : 0320: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0324: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0312: add R2 R2 R7 imm()        
| ID   : 0316: add R10 R10  imm(#7)      
| IF   : 0320 bgtz R10 #0332             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5250] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -42] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 145
| RE   : 0324: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0312: add ROB1 5250 50 imm()    
| IA   : 0316: add R10 R10  imm(#7)      
| ID   : 0320: bgtz R10   imm(#332)      
| IF   : 0324 bgez R11 #0312             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0312: add ROB1 5250 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5250] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -42] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 146
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0312: add ROB1 5250 50 imm() => Add  | 	
| IR   : 0316: add ROB2 -42  imm(#7)     
| IA   : 0320: bgtz R10   imm(#332)      
| ID   : 0324: bgez R11   imm(#312)      
| IF   : 0328 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0316: add ROB2 -42  imm(#7)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5250] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, -42] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 147
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0312: add ROB1 5250 50 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0316: add ROB2 -42  imm(#7) => Add  | 	
| IR   : 0320: bgtz ROB2   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5250] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, -42] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 148
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0312 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0316: add ROB2 -42  imm(#7)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz ROB2   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: 5300, (e: 0, completed: 1)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5250] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, -42] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 149
| RE   : 0312: update rd R2(5300)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0316 add: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz -35   imm(#332)      
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0320: bgtz -35   imm(#332)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -35, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5300] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, -42] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 150
| RE   : 0316: update rd R10(-35)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0320: bgtz -35   imm(#332) => Add  | 	
| IR   : 0324: bgez 43   imm(#312)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0324: bgez 43   imm(#312)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5300] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -35] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 151
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0320: bgtz -35   imm(#332)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0324: bgez 43   imm(#312) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0312 add R2 R2 R7               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5300] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -35] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 152
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0320: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0324: bgez 43   imm(#312)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0312: add R2 R2 R7 imm()        
| IF   : 0316 add R10 R10 #7             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5300] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -35] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 153
| RE   : 0320: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0324: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0312: add R2 R2 R7 imm()        
| ID   : 0316: add R10 R10  imm(#7)      
| IF   : 0320 bgtz R10 #0332             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5300] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -35] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 154
| RE   : 0324: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0312: add ROB5 5300 50 imm()    
| IA   : 0316: add R10 R10  imm(#7)      
| ID   : 0320: bgtz R10   imm(#332)      
| IF   : 0324 bgez R11 #0312             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0312: add ROB5 5300 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5300] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -35] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 155
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0312: add ROB5 5300 50 imm() => Add  | 	
| IR   : 0316: add ROB6 -35  imm(#7)     
| IA   : 0320: bgtz R10   imm(#332)      
| ID   : 0324: bgez R11   imm(#312)      
| IF   : 0328 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0316: add ROB6 -35  imm(#7)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5300] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -35] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 156
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0312: add ROB5 5300 50 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0316: add ROB6 -35  imm(#7) => Add  | 	
| IR   : 0320: bgtz ROB6   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5300] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -35] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 157
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0312 add: update ROB5           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0316: add ROB6 -35  imm(#7)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz ROB6   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: 5350, (e: 0, completed: 1)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5300] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -35] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 158
| RE   : 0312: update rd R2(5350)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0316 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz -28   imm(#332)      
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0320: bgtz -28   imm(#332)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -28, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5350] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -35] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 159
| RE   : 0316: update rd R10(-28)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0320: bgtz -28   imm(#332) => Add  | 	
| IR   : 0324: bgez 43   imm(#312)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0324: bgez 43   imm(#312)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5350] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -28] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 160
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0320: bgtz -28   imm(#332)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0324: bgez 43   imm(#312) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0312 add R2 R2 R7               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5350] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -28] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 161
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0320: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0324: bgez 43   imm(#312)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0312: add R2 R2 R7 imm()        
| IF   : 0316 add R10 R10 #7             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5350] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -28] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 162
| RE   : 0320: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0324: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0312: add R2 R2 R7 imm()        
| ID   : 0316: add R10 R10  imm(#7)      
| IF   : 0320 bgtz R10 #0332             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5350] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -28] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 163
| RE   : 0324: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0312: add ROB1 5350 50 imm()    
| IA   : 0316: add R10 R10  imm(#7)      
| ID   : 0320: bgtz R10   imm(#332)      
| IF   : 0324 bgez R11 #0312             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0312: add ROB1 5350 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5350] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -28] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 164
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0312: add ROB1 5350 50 imm() => Add  | 	
| IR   : 0316: add ROB2 -28  imm(#7)     
| IA   : 0320: bgtz R10   imm(#332)      
| ID   : 0324: bgez R11   imm(#312)      
| IF   : 0328 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0316: add ROB2 -28  imm(#7)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5350] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, -28] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 165
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0312: add ROB1 5350 50 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0316: add ROB2 -28  imm(#7) => Add  | 	
| IR   : 0320: bgtz ROB2   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5350] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, -28] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 166
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0312 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0316: add ROB2 -28  imm(#7)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz ROB2   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: 5400, (e: 0, completed: 1)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5350] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, -28] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 167
| RE   : 0312: update rd R2(5400)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0316 add: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz -21   imm(#332)      
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0320: bgtz -21   imm(#332)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -21, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5400] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, -28] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 168
| RE   : 0316: update rd R10(-21)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0320: bgtz -21   imm(#332) => Add  | 	
| IR   : 0324: bgez 43   imm(#312)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0324: bgez 43   imm(#312)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5400] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -21] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 169
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0320: bgtz -21   imm(#332)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0324: bgez 43   imm(#312) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0312 add R2 R2 R7               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5400] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -21] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 170
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0320: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0324: bgez 43   imm(#312)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0312: add R2 R2 R7 imm()        
| IF   : 0316 add R10 R10 #7             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5400] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -21] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 171
| RE   : 0320: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0324: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0312: add R2 R2 R7 imm()        
| ID   : 0316: add R10 R10  imm(#7)      
| IF   : 0320 bgtz R10 #0332             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5400] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -21] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 172
| RE   : 0324: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0312: add ROB5 5400 50 imm()    
| IA   : 0316: add R10 R10  imm(#7)      
| ID   : 0320: bgtz R10   imm(#332)      
| IF   : 0324 bgez R11 #0312             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0312: add ROB5 5400 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5400] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -21] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 173
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0312: add ROB5 5400 50 imm() => Add  | 	
| IR   : 0316: add ROB6 -21  imm(#7)     
| IA   : 0320: bgtz R10   imm(#332)      
| ID   : 0324: bgez R11   imm(#312)      
| IF   : 0328 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0316: add ROB6 -21  imm(#7)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5400] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -21] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 174
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0312: add ROB5 5400 50 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0316: add ROB6 -21  imm(#7) => Add  | 	
| IR   : 0320: bgtz ROB6   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5400] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -21] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 175
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0312 add: update ROB5           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0316: add ROB6 -21  imm(#7)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz ROB6   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: 5450, (e: 0, completed: 1)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5400] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -21] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 176
| RE   : 0312: update rd R2(5450)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0316 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz -14   imm(#332)      
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0320: bgtz -14   imm(#332)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -14, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5450] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -21] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 177
| RE   : 0316: update rd R10(-14)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0320: bgtz -14   imm(#332) => Add  | 	
| IR   : 0324: bgez 43   imm(#312)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0324: bgez 43   imm(#312)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5450] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -14] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 178
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0320: bgtz -14   imm(#332)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0324: bgez 43   imm(#312) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0312 add R2 R2 R7               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5450] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -14] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 179
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0320: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0324: bgez 43   imm(#312)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0312: add R2 R2 R7 imm()        
| IF   : 0316 add R10 R10 #7             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5450] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -14] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 180
| RE   : 0320: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0324: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0312: add R2 R2 R7 imm()        
| ID   : 0316: add R10 R10  imm(#7)      
| IF   : 0320 bgtz R10 #0332             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5450] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -14] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 181
| RE   : 0324: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0312: add ROB1 5450 50 imm()    
| IA   : 0316: add R10 R10  imm(#7)      
| ID   : 0320: bgtz R10   imm(#332)      
| IF   : 0324 bgez R11 #0312             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0312: add ROB1 5450 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5450] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -14] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 182
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0312: add ROB1 5450 50 imm() => Add  | 	
| IR   : 0316: add ROB2 -14  imm(#7)     
| IA   : 0320: bgtz R10   imm(#332)      
| ID   : 0324: bgez R11   imm(#312)      
| IF   : 0328 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0316: add ROB2 -14  imm(#7)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5450] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, -14] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 183
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0312: add ROB1 5450 50 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0316: add ROB2 -14  imm(#7) => Add  | 	
| IR   : 0320: bgtz ROB2   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5450] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, -14] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 184
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0312 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0316: add ROB2 -14  imm(#7)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz ROB2   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: 5500, (e: 0, completed: 1)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5450] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, -14] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 185
| RE   : 0312: update rd R2(5500)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0316 add: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz -7   imm(#332)       
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0320: bgtz -7   imm(#332)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -7, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5500] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, -14] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 186
| RE   : 0316: update rd R10(-7)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0320: bgtz -7   imm(#332) => Add  | 	
| IR   : 0324: bgez 43   imm(#312)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0324: bgez 43   imm(#312)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5500] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -7] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 187
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0320: bgtz -7   imm(#332)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0324: bgez 43   imm(#312) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0312 add R2 R2 R7               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5500] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -7] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 188
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0320: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0324: bgez 43   imm(#312)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0312: add R2 R2 R7 imm()        
| IF   : 0316 add R10 R10 #7             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5500] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -7] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 189
| RE   : 0320: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0324: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0312: add R2 R2 R7 imm()        
| ID   : 0316: add R10 R10  imm(#7)      
| IF   : 0320 bgtz R10 #0332             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5500] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -7] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 190
| RE   : 0324: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0312: add ROB5 5500 50 imm()    
| IA   : 0316: add R10 R10  imm(#7)      
| ID   : 0320: bgtz R10   imm(#332)      
| IF   : 0324 bgez R11 #0312             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0312: add ROB5 5500 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5500] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, -7] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 191
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0312: add ROB5 5500 50 imm() => Add  | 	
| IR   : 0316: add ROB6 -7  imm(#7)      
| IA   : 0320: bgtz R10   imm(#332)      
| ID   : 0324: bgez R11   imm(#312)      
| IF   : 0328 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0316: add ROB6 -7  imm(#7)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5500] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -7] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 192
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0312: add ROB5 5500 50 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0316: add ROB6 -7  imm(#7) => Add  | 	
| IR   : 0320: bgtz ROB6   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5500] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -7] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 193
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0312 add: update ROB5           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0316: add ROB6 -7  imm(#7)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz ROB6   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 2, result: 5550, (e: 0, completed: 1)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 5, 5500] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -7] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 194
| RE   : 0312: update rd R2(5550)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0316 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz 0   imm(#332)        
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0320: bgtz 0   imm(#332)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: 0, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5550] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 6, -7] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 195
| RE   : 0316: update rd R10(0)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0320: bgtz 0   imm(#332) => Add  | 	
| IR   : 0324: bgez 43   imm(#312)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0324: bgez 43   imm(#312)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5550] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 0] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 196
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0320: bgtz 0   imm(#332)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0324: bgez 43   imm(#312) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0312 add R2 R2 R7               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5550] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 0] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 197
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0320: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0324: bgez 43   imm(#312)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0312: add R2 R2 R7 imm()        
| IF   : 0316 add R10 R10 #7             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5550] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 0] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 198
| RE   : 0320: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0324: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0312: add R2 R2 R7 imm()        
| ID   : 0316: add R10 R10  imm(#7)      
| IF   : 0320 bgtz R10 #0332             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5550] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 0] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 199
| RE   : 0324: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0312: add ROB1 5550 50 imm()    
| IA   : 0316: add R10 R10  imm(#7)      
| ID   : 0320: bgtz R10   imm(#332)      
| IF   : 0324 bgez R11 #0312             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0312: add ROB1 5550 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5550] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 0] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 200
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0312: add ROB1 5550 50 imm() => Add  | 	
| IR   : 0316: add ROB2 0  imm(#7)       
| IA   : 0320: bgtz R10   imm(#332)      
| ID   : 0324: bgez R11   imm(#312)      
| IF   : 0328 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0316: add ROB2 0  imm(#7)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5550] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, 0] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 201
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0312: add ROB1 5550 50 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0316: add ROB2 0  imm(#7) => Add  | 	
| IR   : 0320: bgtz ROB2   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5550] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, 0] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 202
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0312 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0316: add ROB2 0  imm(#7)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz ROB2   imm(#332)     
| IA   : 0324: bgez R11   imm(#312)      
| ID   : 0328: ret    imm()              
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 2, result: 5600, (e: 0, completed: 1)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(0) 1, 5550] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, 0] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 203
| RE   : 0312: update rd R2(5600)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0316 add: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0320: bgtz 7   imm(#332)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0320: bgtz 7   imm(#332)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: 7, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5600] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(0) 2, 0] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 204
| RE   : 0316: update rd R10(7)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0320: bgtz 7   imm(#332) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0332 add R11 R6 R2              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5600] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 205
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0320: bgtz 7   imm(#332)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0332: add R11 R6 R2 imm()       
| IF   : 0336 ld R3 R6                   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5600] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 206
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0320: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0332: add R11 R6 R2 imm()       
| ID   : 0336: ld R3 R6  imm()           
| IF   : 0340 add R4 R3 R8               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5600] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 207
| RE   : 0320: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0332: add ROB4 6044 5600 imm()  
| IA   : 0336: ld R3 R6  imm()           
| ID   : 0340: add R4 R3 R8 imm()        
| IF   : 0344 mul R0 R8 #4               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0332: add ROB4 6044 5600 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 11, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5600] | R3 [(1) -1, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(0) 4, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 208
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0332: add ROB4 6044 5600 imm() => Add  | 	
| IR   : 0336: ld ROB5 6044  imm()       
| IA   : 0340: add R4 R3 R8 imm()        
| ID   : 0344: mul R0 R8  imm(#4)        
| IF   : 0348 add R1 R6 R0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0336: ld ROB5 6044  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 11, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5600] | R3 [(0) 5, 39451] |
| R4 [(1) -1, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(0) 4, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 209
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0332: add ROB4 6044 5600 imm()  	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0336: ld ROB5 6044  imm() => MEM 1  | 	
| IR   : 0340: add ROB6 ROB5 7 imm()     
| IA   : 0344: mul R0 R8  imm(#4)        
| ID   : 0348: add R1 R6 R0 imm()        
| IF   : 0352 sub R8 R8 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0340: add ROB6 ROB5 7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 11, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5600] | R3 [(0) 5, 39451] |
| R4 [(0) 6, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(0) 4, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 210
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0332 add: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0336: ld ROB5 6044  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0344: mul ROB7 7  imm(#4)       
| IA   : 0348: add R1 R6 R0 imm()        
| ID   : 0352: sub R8 R8  imm(#1)        
| IF   : 0356 st R4 R1                   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0340: add ROB6 ROB5 7 imm()
|0344: mul ROB7 7  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 11, result: 11644, (e: 0, completed: 1)] <- head
| ROB5 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 0, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 7, 21112] | R1 [(1) -1, 91] | R2 [(1) -1, 5600] | R3 [(0) 5, 39451] |
| R4 [(0) 6, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(0) 4, 43] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 211
| RE   : 0332: update rd R11(11644)      	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0336: ld ROB5 6044  imm()       |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0344: mul ROB7 7  imm(#4) => Mul 1  | 	
| IR   : 0348: add ROB0 6044 ROB7 imm()  
| IA   : 0352: sub R8 R8  imm(#1)        
| ID   : 0356: st R4 R1  imm()           
| IF   : 0360 bgtz R8 #0340              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0340: add ROB6 ROB5 7 imm()
|0348: add ROB0 6044 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 0, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 7, 21112] | R1 [(0) 0, 91] | R2 [(1) -1, 5600] | R3 [(0) 5, 39451] |
| R4 [(0) 6, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 212
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 : 0344: mul ROB7 7  imm(#4)       	| DIV2 :                                 	| MEM3 : 0336: ld ROB5 6044  imm()       |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0352: sub ROB1 7  imm(#1)       
| IA   : 0356: st R4 R1  imm()           
| ID   : 0360: bgtz R8   imm(#340)       
| IF   : 0364 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0340: add ROB6 ROB5 7 imm()
|0348: add ROB0 6044 ROB7 imm()
|0352: sub ROB1 7  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 0, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 7, 21112] | R1 [(0) 0, 91] | R2 [(1) -1, 5600] | R3 [(0) 5, 39451] |
| R4 [(0) 6, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 213
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 : 0344: mul ROB7 7  imm(#4)       	| DIV3 :                                 	| MEM4 : 0336: ld ROB5 6044  imm()       |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0352: sub ROB1 7  imm(#1) => Add  | 	
| IR   : 0356: st ROB6 ROB0  imm()       
| IA   : 0360: bgtz R8   imm(#340)       
| ID   : 0364: ret    imm()              
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0340: add ROB6 ROB5 7 imm()
|0348: add ROB0 6044 ROB7 imm()
|0356: st ROB6 ROB0  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 0, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 7, 21112] | R1 [(0) 0, 91] | R2 [(1) -1, 5600] | R3 [(0) 5, 39451] |
| R4 [(0) 6, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 214
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0336 ld: update ROB5            	| WB   : 0344 mul: update ROB7           	| WB   :                                 	| WB   :                                 
| Add  : 0352: sub ROB1 7  imm(#1)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0340: add ROB6 22 7 imm() => Add  | 	
| IR   : 0360: bgtz ROB1   imm(#340)     
| IA   : 0364: ret    imm()              
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0348: add ROB0 6044 28 imm()
|0356: st ROB6 ROB0  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 3, result: 22, (e: 0, completed: 1)] <- head
| ROB6 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 0, result: 28, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 7, 21112] | R1 [(0) 0, 91] | R2 [(1) -1, 5600] | R3 [(0) 5, 39451] |
| R4 [(0) 6, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 215
| RE   : 0336: update rd R3(22)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0352 sub: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0340: add ROB6 22 7 imm()       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0348: add ROB0 6044 28 imm() => Add  | 	
| IR   : 0360: bgtz 6   imm(#340)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0356: st ROB6 ROB0  imm()
|0360: bgtz 6   imm(#340)

------------ Reorder Buffer----------
| ROB0 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: 6, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 4, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 0, result: 28, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 7, 21112] | R1 [(0) 0, 91] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 6, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 216
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0340 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0348: add ROB0 6044 28 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0360: bgtz 6   imm(#340) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0340 add R4 R3 R8               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0356: st 29 ROB0  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: 6, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 4, result: 29, (e: 0, completed: 1)] <- head
| ROB7 [dest: 0, result: 28, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 7, 21112] | R1 [(0) 0, 91] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 6, 18088] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 217
| RE   : 0340: update rd R4(29)          	| RE   : 0344: update rd R0(28)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0348 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0360: bgtz 6   imm(#340)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0356: st 29 6072  imm() => MEM 1  | 	
| IR   :                                 
| IA   :                                 
| ID   : 0340: add R4 R3 R8 imm()        
| IF   : 0344 mul R0 R8 #4               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 1, result: 6072, (e: 0, completed: 1)] <- head
| ROB1 [dest: 8, result: 6, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 28] | R1 [(0) 0, 91] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 29] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 1, 7] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 218
| RE   : 0348: update rd R1(6072)        	| RE   : 0352: update rd R8(6)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0360: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0356: st 29 6072  imm()         |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0340: add R4 R3 R8 imm()        
| ID   : 0344: mul R0 R8  imm(#4)        
| IF   : 0348 add R1 R6 R0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 28] | R1 [(1) -1, 6072] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 29] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 6] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 219
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0356: st 29 6072  imm()         |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0340: add ROB4 22 6 imm()       
| IA   : 0344: mul R0 R8  imm(#4)        
| ID   : 0348: add R1 R6 R0 imm()        
| IF   : 0352 sub R8 R8 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0340: add ROB4 22 6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 28] | R1 [(1) -1, 6072] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 4, 29] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 6] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 220
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0356: st 29 6072  imm()         |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0340: add ROB4 22 6 imm() => Add  | 	
| IR   : 0344: mul ROB5 6  imm(#4)       
| IA   : 0348: add R1 R6 R0 imm()        
| ID   : 0352: sub R8 R8  imm(#1)        
| IF   : 0356 st R4 R1                   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0344: mul ROB5 6  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 5, 28] | R1 [(1) -1, 6072] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 4, 29] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 6] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 221
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0340: add ROB4 22 6 imm()       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0356: st 29 6072  imm()         |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0344: mul ROB5 6  imm(#4) => Mul 1  | 	
| IR   : 0348: add ROB6 6044 ROB5 imm()  
| IA   : 0352: sub R8 R8  imm(#1)        
| ID   : 0356: st R4 R1  imm()           
| IF   : 0360 bgtz R8 #0340              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0348: add ROB6 6044 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 5, 28] | R1 [(0) 6, 6072] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 4, 29] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 6] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 222
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0356: No ROB update             	| WB   : 0340 add: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 : 0344: mul ROB5 6  imm(#4)       	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0352: sub ROB7 6  imm(#1)       
| IA   : 0356: st R4 R1  imm()           
| ID   : 0360: bgtz R8   imm(#340)       
| IF   : 0364 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0348: add ROB6 6044 ROB5 imm()
|0352: sub ROB7 6  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 4, result: 28, (e: 0, completed: 1)]
| ROB5 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 5, 28] | R1 [(0) 6, 6072] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 4, 29] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 7, 6] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 223
| RE   : 0356: No register update        	| RE   : 0360: No register update        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 : 0344: mul ROB5 6  imm(#4)       	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0352: sub ROB7 6  imm(#1) => Add  | 	
| IR   : 0356: st 28 ROB6  imm()         
| IA   : 0360: bgtz R8   imm(#340)       
| ID   : 0364: ret    imm()              
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0348: add ROB6 6044 ROB5 imm()
|0356: st 28 ROB6  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 4, result: 28, (e: 0, completed: 1)] <- head
| ROB5 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 5, 28] | R1 [(0) 6, 6072] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 4, 29] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 7, 6] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 224
| RE   : 0340: update rd R4(28)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   : 0344 mul: update ROB5           	| WB   :                                 	| WB   :                                 
| Add  : 0352: sub ROB7 6  imm(#1)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0348: add ROB6 6044 24 imm() => Add  | 	
| IR   : 0360: bgtz ROB7   imm(#340)     
| IA   : 0364: ret    imm()              
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0356: st 28 ROB6  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 0, result: 24, (e: 0, completed: 1)] <- head
| ROB6 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 5, 28] | R1 [(0) 6, 6072] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 28] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 7, 6] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 225
| RE   : 0344: update rd R0(24)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0352 sub: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0348: add ROB6 6044 24 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0360: bgtz 5   imm(#340)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0356: st 28 ROB6  imm()
|0360: bgtz 5   imm(#340)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 1, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 8, result: 5, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 24] | R1 [(0) 6, 6072] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 28] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 7, 6] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 226
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0348 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0356: st 28 6068  imm() => MEM 1  | 	0360: bgtz 5   imm(#340) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0340 add R4 R3 R8               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 1, result: 6068, (e: 0, completed: 1)] <- head
| ROB7 [dest: 8, result: 5, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 24] | R1 [(0) 6, 6072] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 28] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 7, 6] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 227
| RE   : 0348: update rd R1(6068)        	| RE   : 0352: update rd R8(5)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0360: bgtz 5   imm(#340)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0356: st 28 6068  imm()         |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0340: add R4 R3 R8 imm()        
| IF   : 0344 mul R0 R8 #4               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 24] | R1 [(1) -1, 6068] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 28] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 5] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 228
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0360: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0356: st 28 6068  imm()         |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0340: add R4 R3 R8 imm()        
| ID   : 0344: mul R0 R8  imm(#4)        
| IF   : 0348 add R1 R6 R0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 24] | R1 [(1) -1, 6068] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 28] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 5] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 229
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0356: st 28 6068  imm()         |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0340: add ROB2 22 5 imm()       
| IA   : 0344: mul R0 R8  imm(#4)        
| ID   : 0348: add R1 R6 R0 imm()        
| IF   : 0352 sub R8 R8 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0340: add ROB2 22 5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 24] | R1 [(1) -1, 6068] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 2, 28] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 5] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 230
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0356: st 28 6068  imm()         |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0340: add ROB2 22 5 imm() => Add  | 	
| IR   : 0344: mul ROB3 5  imm(#4)       
| IA   : 0348: add R1 R6 R0 imm()        
| ID   : 0352: sub R8 R8  imm(#1)        
| IF   : 0356 st R4 R1                   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0344: mul ROB3 5  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 3, 24] | R1 [(1) -1, 6068] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 2, 28] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 5] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 231
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0356: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0340: add ROB2 22 5 imm()       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0344: mul ROB3 5  imm(#4) => Mul 1  | 	
| IR   : 0348: add ROB4 6044 ROB3 imm()  
| IA   : 0352: sub R8 R8  imm(#1)        
| ID   : 0356: st R4 R1  imm()           
| IF   : 0360 bgtz R8 #0340              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0348: add ROB4 6044 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 3, 24] | R1 [(0) 4, 6068] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 2, 28] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 5] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 232
| RE   : 0356: No register update        	| RE   : 0360: No register update        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0340 add: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 : 0344: mul ROB3 5  imm(#4)       	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0352: sub ROB5 5  imm(#1)       
| IA   : 0356: st R4 R1  imm()           
| ID   : 0360: bgtz R8   imm(#340)       
| IF   : 0364 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0348: add ROB4 6044 ROB3 imm()
|0352: sub ROB5 5  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 4, result: 27, (e: 0, completed: 1)] <- head
| ROB3 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 3, 24] | R1 [(0) 4, 6068] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 2, 28] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 5, 5] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 233
| RE   : 0340: update rd R4(27)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 : 0344: mul ROB3 5  imm(#4)       	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0352: sub ROB5 5  imm(#1) => Add  | 	
| IR   : 0356: st 27 ROB4  imm()         
| IA   : 0360: bgtz R8   imm(#340)       
| ID   : 0364: ret    imm()              
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0348: add ROB4 6044 ROB3 imm()
|0356: st 27 ROB4  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 0, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 3, 24] | R1 [(0) 4, 6068] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 27] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 5, 5] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 234
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   : 0344 mul: update ROB3           	| WB   :                                 	| WB   :                                 
| Add  : 0352: sub ROB5 5  imm(#1)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0348: add ROB4 6044 20 imm() => Add  | 	
| IR   : 0360: bgtz ROB5   imm(#340)     
| IA   : 0364: ret    imm()              
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0356: st 27 ROB4  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 0, result: 20, (e: 0, completed: 1)] <- head
| ROB4 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 3, 24] | R1 [(0) 4, 6068] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 27] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 5, 5] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 235
| RE   : 0344: update rd R0(20)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0352 sub: update ROB5           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0348: add ROB4 6044 20 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0360: bgtz 4   imm(#340)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0356: st 27 ROB4  imm()
|0360: bgtz 4   imm(#340)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 1, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 8, result: 4, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 20] | R1 [(0) 4, 6068] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 27] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 5, 5] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 236
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0348 add: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0356: st 27 6064  imm() => MEM 1  | 	0360: bgtz 4   imm(#340) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0340 add R4 R3 R8               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 1, result: 6064, (e: 0, completed: 1)] <- head
| ROB5 [dest: 8, result: 4, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 20] | R1 [(0) 4, 6068] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 27] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 5, 5] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 237
| RE   : 0348: update rd R1(6064)        	| RE   : 0352: update rd R8(4)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0360: bgtz 4   imm(#340)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0356: st 27 6064  imm()         |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0340: add R4 R3 R8 imm()        
| IF   : 0344 mul R0 R8 #4               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 20] | R1 [(1) -1, 6064] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 27] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 4] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 238
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0360: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0356: st 27 6064  imm()         |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0340: add R4 R3 R8 imm()        
| ID   : 0344: mul R0 R8  imm(#4)        
| IF   : 0348 add R1 R6 R0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 20] | R1 [(1) -1, 6064] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 27] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 4] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 239
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0356: st 27 6064  imm()         |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0340: add ROB0 22 4 imm()       
| IA   : 0344: mul R0 R8  imm(#4)        
| ID   : 0348: add R1 R6 R0 imm()        
| IF   : 0352 sub R8 R8 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0340: add ROB0 22 4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 20] | R1 [(1) -1, 6064] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 0, 27] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 4] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 240
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0356: st 27 6064  imm()         |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0340: add ROB0 22 4 imm() => Add  | 	
| IR   : 0344: mul ROB1 4  imm(#4)       
| IA   : 0348: add R1 R6 R0 imm()        
| ID   : 0352: sub R8 R8  imm(#1)        
| IF   : 0356 st R4 R1                   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0344: mul ROB1 4  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 1, 20] | R1 [(1) -1, 6064] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 0, 27] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 4] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 241
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0356: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0340: add ROB0 22 4 imm()       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0344: mul ROB1 4  imm(#4) => Mul 1  | 	
| IR   : 0348: add ROB2 6044 ROB1 imm()  
| IA   : 0352: sub R8 R8  imm(#1)        
| ID   : 0356: st R4 R1  imm()           
| IF   : 0360 bgtz R8 #0340              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0348: add ROB2 6044 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 1, 20] | R1 [(0) 2, 6064] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 0, 27] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 4] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 242
| RE   : 0356: No register update        	| RE   : 0360: No register update        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0340 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 : 0344: mul ROB1 4  imm(#4)       	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0352: sub ROB3 4  imm(#1)       
| IA   : 0356: st R4 R1  imm()           
| ID   : 0360: bgtz R8   imm(#340)       
| IF   : 0364 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0348: add ROB2 6044 ROB1 imm()
|0352: sub ROB3 4  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 4, result: 26, (e: 0, completed: 1)] <- head
| ROB1 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 1, 20] | R1 [(0) 2, 6064] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 0, 27] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 3, 4] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 243
| RE   : 0340: update rd R4(26)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 : 0344: mul ROB1 4  imm(#4)       	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0352: sub ROB3 4  imm(#1) => Add  | 	
| IR   : 0356: st 26 ROB2  imm()         
| IA   : 0360: bgtz R8   imm(#340)       
| ID   : 0364: ret    imm()              
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0348: add ROB2 6044 ROB1 imm()
|0356: st 26 ROB2  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 0, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 1, 20] | R1 [(0) 2, 6064] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 26] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 3, 4] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 244
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   : 0344 mul: update ROB1           	| WB   :                                 	| WB   :                                 
| Add  : 0352: sub ROB3 4  imm(#1)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0348: add ROB2 6044 16 imm() => Add  | 	
| IR   : 0360: bgtz ROB3   imm(#340)     
| IA   : 0364: ret    imm()              
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0356: st 26 ROB2  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 0, result: 16, (e: 0, completed: 1)] <- head
| ROB2 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 1, 20] | R1 [(0) 2, 6064] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 26] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 3, 4] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 245
| RE   : 0344: update rd R0(16)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0352 sub: update ROB3           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0348: add ROB2 6044 16 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0360: bgtz 3   imm(#340)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0356: st 26 ROB2  imm()
|0360: bgtz 3   imm(#340)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 1, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 8, result: 3, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 16] | R1 [(0) 2, 6064] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 26] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 3, 4] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 246
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0348 add: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0356: st 26 6060  imm() => MEM 1  | 	0360: bgtz 3   imm(#340) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0340 add R4 R3 R8               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 1, result: 6060, (e: 0, completed: 1)] <- head
| ROB3 [dest: 8, result: 3, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 16] | R1 [(0) 2, 6064] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 26] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 3, 4] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 247
| RE   : 0348: update rd R1(6060)        	| RE   : 0352: update rd R8(3)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0360: bgtz 3   imm(#340)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0356: st 26 6060  imm()         |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0340: add R4 R3 R8 imm()        
| IF   : 0344 mul R0 R8 #4               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 16] | R1 [(1) -1, 6060] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 26] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 3] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 248
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0360: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0356: st 26 6060  imm()         |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0340: add R4 R3 R8 imm()        
| ID   : 0344: mul R0 R8  imm(#4)        
| IF   : 0348 add R1 R6 R0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 16] | R1 [(1) -1, 6060] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 26] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 3] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 249
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0356: st 26 6060  imm()         |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0340: add ROB6 22 3 imm()       
| IA   : 0344: mul R0 R8  imm(#4)        
| ID   : 0348: add R1 R6 R0 imm()        
| IF   : 0352 sub R8 R8 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0340: add ROB6 22 3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 16] | R1 [(1) -1, 6060] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 6, 26] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 3] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 250
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0356: st 26 6060  imm()         |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0340: add ROB6 22 3 imm() => Add  | 	
| IR   : 0344: mul ROB7 3  imm(#4)       
| IA   : 0348: add R1 R6 R0 imm()        
| ID   : 0352: sub R8 R8  imm(#1)        
| IF   : 0356 st R4 R1                   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0344: mul ROB7 3  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 0, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 7, 16] | R1 [(1) -1, 6060] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 6, 26] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 3] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 251
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0356: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0340: add ROB6 22 3 imm()       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0344: mul ROB7 3  imm(#4) => Mul 1  | 	
| IR   : 0348: add ROB0 6044 ROB7 imm()  
| IA   : 0352: sub R8 R8  imm(#1)        
| ID   : 0356: st R4 R1  imm()           
| IF   : 0360 bgtz R8 #0340              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0348: add ROB0 6044 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 0, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 7, 16] | R1 [(0) 0, 6060] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 6, 26] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 3] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 252
| RE   : 0356: No register update        	| RE   : 0360: No register update        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0340 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 : 0344: mul ROB7 3  imm(#4)       	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0352: sub ROB1 3  imm(#1)       
| IA   : 0356: st R4 R1  imm()           
| ID   : 0360: bgtz R8   imm(#340)       
| IF   : 0364 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0348: add ROB0 6044 ROB7 imm()
|0352: sub ROB1 3  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 4, result: 25, (e: 0, completed: 1)] <- head
| ROB7 [dest: 0, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 7, 16] | R1 [(0) 0, 6060] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 6, 26] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 1, 3] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 253
| RE   : 0340: update rd R4(25)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 : 0344: mul ROB7 3  imm(#4)       	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0352: sub ROB1 3  imm(#1) => Add  | 	
| IR   : 0356: st 25 ROB0  imm()         
| IA   : 0360: bgtz R8   imm(#340)       
| ID   : 0364: ret    imm()              
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0348: add ROB0 6044 ROB7 imm()
|0356: st 25 ROB0  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 0, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 7, 16] | R1 [(0) 0, 6060] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 25] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 1, 3] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 254
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   : 0344 mul: update ROB7           	| WB   :                                 	| WB   :                                 
| Add  : 0352: sub ROB1 3  imm(#1)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0348: add ROB0 6044 12 imm() => Add  | 	
| IR   : 0360: bgtz ROB1   imm(#340)     
| IA   : 0364: ret    imm()              
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0356: st 25 ROB0  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 0, result: 12, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 7, 16] | R1 [(0) 0, 6060] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 25] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 1, 3] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 255
| RE   : 0344: update rd R0(12)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0352 sub: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0348: add ROB0 6044 12 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0360: bgtz 2   imm(#340)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0356: st 25 ROB0  imm()
|0360: bgtz 2   imm(#340)

------------ Reorder Buffer----------
| ROB0 [dest: 1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 8, result: 2, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 12] | R1 [(0) 0, 6060] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 25] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 1, 3] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 256
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0348 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0356: st 25 6056  imm() => MEM 1  | 	0360: bgtz 2   imm(#340) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0340 add R4 R3 R8               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 1, result: 6056, (e: 0, completed: 1)] <- head
| ROB1 [dest: 8, result: 2, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 12] | R1 [(0) 0, 6060] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 25] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 1, 3] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 257
| RE   : 0348: update rd R1(6056)        	| RE   : 0352: update rd R8(2)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0360: bgtz 2   imm(#340)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0356: st 25 6056  imm()         |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0340: add R4 R3 R8 imm()        
| IF   : 0344 mul R0 R8 #4               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 12] | R1 [(1) -1, 6056] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 25] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 2] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 258
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0360: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0356: st 25 6056  imm()         |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0340: add R4 R3 R8 imm()        
| ID   : 0344: mul R0 R8  imm(#4)        
| IF   : 0348 add R1 R6 R0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 12] | R1 [(1) -1, 6056] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 25] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 2] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 259
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0356: st 25 6056  imm()         |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0340: add ROB4 22 2 imm()       
| IA   : 0344: mul R0 R8  imm(#4)        
| ID   : 0348: add R1 R6 R0 imm()        
| IF   : 0352 sub R8 R8 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0340: add ROB4 22 2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 12] | R1 [(1) -1, 6056] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 4, 25] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 2] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 260
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0356: st 25 6056  imm()         |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0340: add ROB4 22 2 imm() => Add  | 	
| IR   : 0344: mul ROB5 2  imm(#4)       
| IA   : 0348: add R1 R6 R0 imm()        
| ID   : 0352: sub R8 R8  imm(#1)        
| IF   : 0356 st R4 R1                   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0344: mul ROB5 2  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 5, 12] | R1 [(1) -1, 6056] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 4, 25] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 2] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 261
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0356: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0340: add ROB4 22 2 imm()       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0344: mul ROB5 2  imm(#4) => Mul 1  | 	
| IR   : 0348: add ROB6 6044 ROB5 imm()  
| IA   : 0352: sub R8 R8  imm(#1)        
| ID   : 0356: st R4 R1  imm()           
| IF   : 0360 bgtz R8 #0340              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0348: add ROB6 6044 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 5, 12] | R1 [(0) 6, 6056] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 4, 25] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 2] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 262
| RE   : 0356: No register update        	| RE   : 0360: No register update        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0340 add: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 : 0344: mul ROB5 2  imm(#4)       	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0352: sub ROB7 2  imm(#1)       
| IA   : 0356: st R4 R1  imm()           
| ID   : 0360: bgtz R8   imm(#340)       
| IF   : 0364 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0348: add ROB6 6044 ROB5 imm()
|0352: sub ROB7 2  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 4, result: 24, (e: 0, completed: 1)] <- head
| ROB5 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 5, 12] | R1 [(0) 6, 6056] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 4, 25] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 7, 2] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 263
| RE   : 0340: update rd R4(24)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 : 0344: mul ROB5 2  imm(#4)       	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0352: sub ROB7 2  imm(#1) => Add  | 	
| IR   : 0356: st 24 ROB6  imm()         
| IA   : 0360: bgtz R8   imm(#340)       
| ID   : 0364: ret    imm()              
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0348: add ROB6 6044 ROB5 imm()
|0356: st 24 ROB6  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 0, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 5, 12] | R1 [(0) 6, 6056] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 24] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 7, 2] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 264
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   : 0344 mul: update ROB5           	| WB   :                                 	| WB   :                                 
| Add  : 0352: sub ROB7 2  imm(#1)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0348: add ROB6 6044 8 imm() => Add  | 	
| IR   : 0360: bgtz ROB7   imm(#340)     
| IA   : 0364: ret    imm()              
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0356: st 24 ROB6  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 0, result: 8, (e: 0, completed: 1)] <- head
| ROB6 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 5, 12] | R1 [(0) 6, 6056] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 24] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 7, 2] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 265
| RE   : 0344: update rd R0(8)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0352 sub: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0348: add ROB6 6044 8 imm()     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0360: bgtz 1   imm(#340)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0356: st 24 ROB6  imm()
|0360: bgtz 1   imm(#340)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 1, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 8, result: 1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 8] | R1 [(0) 6, 6056] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 24] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 7, 2] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 266
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0348 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0356: st 24 6052  imm() => MEM 1  | 	0360: bgtz 1   imm(#340) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0340 add R4 R3 R8               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 1, result: 6052, (e: 0, completed: 1)] <- head
| ROB7 [dest: 8, result: 1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 8] | R1 [(0) 6, 6056] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 24] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 7, 2] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 267
| RE   : 0348: update rd R1(6052)        	| RE   : 0352: update rd R8(1)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0360: bgtz 1   imm(#340)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0356: st 24 6052  imm()         |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0340: add R4 R3 R8 imm()        
| IF   : 0344 mul R0 R8 #4               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 8] | R1 [(1) -1, 6052] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 24] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 1] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 268
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0360: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0356: st 24 6052  imm()         |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0340: add R4 R3 R8 imm()        
| ID   : 0344: mul R0 R8  imm(#4)        
| IF   : 0348 add R1 R6 R0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 8] | R1 [(1) -1, 6052] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 24] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 1] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 269
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0356: st 24 6052  imm()         |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0340: add ROB2 22 1 imm()       
| IA   : 0344: mul R0 R8  imm(#4)        
| ID   : 0348: add R1 R6 R0 imm()        
| IF   : 0352 sub R8 R8 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0340: add ROB2 22 1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 8] | R1 [(1) -1, 6052] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 2, 24] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 1] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 270
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0356: st 24 6052  imm()         |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0340: add ROB2 22 1 imm() => Add  | 	
| IR   : 0344: mul ROB3 1  imm(#4)       
| IA   : 0348: add R1 R6 R0 imm()        
| ID   : 0352: sub R8 R8  imm(#1)        
| IF   : 0356 st R4 R1                   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0344: mul ROB3 1  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 3, 8] | R1 [(1) -1, 6052] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 2, 24] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 1] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 271
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0356: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0340: add ROB2 22 1 imm()       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0344: mul ROB3 1  imm(#4) => Mul 1  | 	
| IR   : 0348: add ROB4 6044 ROB3 imm()  
| IA   : 0352: sub R8 R8  imm(#1)        
| ID   : 0356: st R4 R1  imm()           
| IF   : 0360 bgtz R8 #0340              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0348: add ROB4 6044 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 3, 8] | R1 [(0) 4, 6052] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 2, 24] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 1] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 272
| RE   : 0356: No register update        	| RE   : 0360: No register update        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0340 add: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 : 0344: mul ROB3 1  imm(#4)       	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0352: sub ROB5 1  imm(#1)       
| IA   : 0356: st R4 R1  imm()           
| ID   : 0360: bgtz R8   imm(#340)       
| IF   : 0364 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0348: add ROB4 6044 ROB3 imm()
|0352: sub ROB5 1  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 4, result: 23, (e: 0, completed: 1)] <- head
| ROB3 [dest: 0, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 3, 8] | R1 [(0) 4, 6052] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(0) 2, 24] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 5, 1] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 273
| RE   : 0340: update rd R4(23)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 : 0344: mul ROB3 1  imm(#4)       	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0352: sub ROB5 1  imm(#1) => Add  | 	
| IR   : 0356: st 23 ROB4  imm()         
| IA   : 0360: bgtz R8   imm(#340)       
| ID   : 0364: ret    imm()              
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0348: add ROB4 6044 ROB3 imm()
|0356: st 23 ROB4  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 0, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 3, 8] | R1 [(0) 4, 6052] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 23] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 5, 1] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 274
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   : 0344 mul: update ROB3           	| WB   :                                 	| WB   :                                 
| Add  : 0352: sub ROB5 1  imm(#1)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0348: add ROB4 6044 4 imm() => Add  | 	
| IR   : 0360: bgtz ROB5   imm(#340)     
| IA   : 0364: ret    imm()              
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0356: st 23 ROB4  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 0, result: 4, (e: 0, completed: 1)] <- head
| ROB4 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 3, 8] | R1 [(0) 4, 6052] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 23] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 5, 1] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 275
| RE   : 0344: update rd R0(4)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0352 sub: update ROB5           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0348: add ROB4 6044 4 imm()     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0360: bgtz 0   imm(#340)        
| IA   : 0364: ret    imm()              
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0356: st 23 ROB4  imm()
|0360: bgtz 0   imm(#340)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 1, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 8, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 4] | R1 [(0) 4, 6052] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 23] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 5, 1] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 276
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0348 add: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0356: st 23 6048  imm() => MEM 1  | 	0360: bgtz 0   imm(#340) => Add  | 	
| IR   : 0364: ret    imm()              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0364: ret    imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 1, result: 6048, (e: 0, completed: 1)] <- head
| ROB5 [dest: 8, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 4] | R1 [(0) 4, 6052] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 23] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(0) 5, 1] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 277
| RE   : 0348: update rd R1(6048)        	| RE   : 0352: update rd R8(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0360: bgtz 0   imm(#340)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 : 0356: st 23 6048  imm()         |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0364: ret    imm() => Add  | 	
| IR   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 4] | R1 [(1) -1, 6048] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 23] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 0] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 278
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0360: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0364: ret    imm()              	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 : 0356: st 23 6048  imm()         |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 4] | R1 [(1) -1, 6048] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 23] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 0] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 279
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0364: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 : 0356: st 23 6048  imm()         |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 4] | R1 [(1) -1, 6048] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 23] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 0] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 280
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 : 0356: st 23 6048  imm()         |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 4] | R1 [(1) -1, 6048] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 23] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 0] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 281
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0356: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 4] | R1 [(1) -1, 6048] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 23] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 0] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 282
| RE   : 0356: No register update        	| RE   : 0360: No register update        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 4] | R1 [(1) -1, 6048] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 23] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 0] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 283
| RE   : 0364: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 4] | R1 [(1) -1, 6048] | R2 [(1) -1, 5600] | R3 [(1) -1, 22] |
| R4 [(1) -1, 23] | R5 [(1) -1, 39494] | R6 [(1) -1, 6044] | R7 [(1) -1, 50] |
| R8 [(1) -1, 0] | R9 [(1) -1, 87] | R10 [(1) -1, 7] | R11 [(1) -1, 11644] |
| R12 [(1) -1, 89] | R13 [(1) -1, 43] | R14 [(1) -1, 5800] | R15 [(1) -1, 123] |
--------------------------------------------------------------------------------

(CPU) >> Simulation Complete
