# MiniRISC-V
Single core processor implementing user level instruction of RISC-V 32I instruction set.
5 stage pipline.
