<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>embARC: dw_uart_reg Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 50px;">
  <td id="projectlogo"><img alt="Logo" src="embARC_Logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectnumber">2017.12</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structdw__uart__reg.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">dw_uart_reg Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>DesignWare UART register structure.  
 <a href="structdw__uart__reg.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac875fac57791596bc4b2c0d2e755cad7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#ac875fac57791596bc4b2c0d2e755cad7">DATA</a></td></tr>
<tr class="separator:ac875fac57791596bc4b2c0d2e755cad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967483a71c933da897ce99b54382a3cc"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a967483a71c933da897ce99b54382a3cc">IER</a></td></tr>
<tr class="separator:a967483a71c933da897ce99b54382a3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af565f79bbb07b776c37ceaa4ac704bf2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#af565f79bbb07b776c37ceaa4ac704bf2">IIR</a></td></tr>
<tr class="separator:af565f79bbb07b776c37ceaa4ac704bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34fa972c87960f8354ad3b5b6cc2d99f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a34fa972c87960f8354ad3b5b6cc2d99f">LCR</a></td></tr>
<tr class="separator:a34fa972c87960f8354ad3b5b6cc2d99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd21c28ee0d9b326aa7f81b6350d937"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a1bd21c28ee0d9b326aa7f81b6350d937">MCR</a></td></tr>
<tr class="separator:a1bd21c28ee0d9b326aa7f81b6350d937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af281432314f81469998073d833c30ff6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#af281432314f81469998073d833c30ff6">LSR</a></td></tr>
<tr class="separator:af281432314f81469998073d833c30ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f3b7a691921c8f9aeb5bd22b492fe4d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a0f3b7a691921c8f9aeb5bd22b492fe4d">MSR</a></td></tr>
<tr class="separator:a0f3b7a691921c8f9aeb5bd22b492fe4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa9b6cd9513139cd97467e4d6645d1c8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#afa9b6cd9513139cd97467e4d6645d1c8">SCRATCHPAD</a></td></tr>
<tr class="separator:afa9b6cd9513139cd97467e4d6645d1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae9dea4b52811ddaf82233caf2329b65"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#aae9dea4b52811ddaf82233caf2329b65">LPDLL</a></td></tr>
<tr class="separator:aae9dea4b52811ddaf82233caf2329b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1674e035f7e71f091fd6911ea8c33d90"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a1674e035f7e71f091fd6911ea8c33d90">LPDLH</a></td></tr>
<tr class="separator:a1674e035f7e71f091fd6911ea8c33d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3cbc3588e5a20c09e03b8079c3b3cd8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#aa3cbc3588e5a20c09e03b8079c3b3cd8">RES1</a> [2]</td></tr>
<tr class="separator:aa3cbc3588e5a20c09e03b8079c3b3cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac43920d733574e47cc4fa40d043e62ac"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#ac43920d733574e47cc4fa40d043e62ac">SHR</a> [16]</td></tr>
<tr class="separator:ac43920d733574e47cc4fa40d043e62ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab0adc7c30e7df3e23ee6bcbc606de4b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#aab0adc7c30e7df3e23ee6bcbc606de4b">FAR</a></td></tr>
<tr class="separator:aab0adc7c30e7df3e23ee6bcbc606de4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef23ebe2a0dccc32767c04cd38933cc9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#aef23ebe2a0dccc32767c04cd38933cc9">TFR</a></td></tr>
<tr class="separator:aef23ebe2a0dccc32767c04cd38933cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab796222da9cd53636c02817edb643258"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#ab796222da9cd53636c02817edb643258">RFW</a></td></tr>
<tr class="separator:ab796222da9cd53636c02817edb643258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b8b3b28fb6b4ef89f093a54ed18c040"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a0b8b3b28fb6b4ef89f093a54ed18c040">USR</a></td></tr>
<tr class="separator:a0b8b3b28fb6b4ef89f093a54ed18c040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a863768c7fd62a0e11e4632c528dcedd3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a863768c7fd62a0e11e4632c528dcedd3">TFL</a></td></tr>
<tr class="separator:a863768c7fd62a0e11e4632c528dcedd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58eb2dd30a761a4963a45e3b4521a695"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a58eb2dd30a761a4963a45e3b4521a695">RFL</a></td></tr>
<tr class="separator:a58eb2dd30a761a4963a45e3b4521a695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe02aa58750dc7aad0261f4e078ea6d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a3fe02aa58750dc7aad0261f4e078ea6d">SRR</a></td></tr>
<tr class="separator:a3fe02aa58750dc7aad0261f4e078ea6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f571ffa1e997b6f415878bf1ed5736"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#ab7f571ffa1e997b6f415878bf1ed5736">SRTS</a></td></tr>
<tr class="separator:ab7f571ffa1e997b6f415878bf1ed5736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ba1e5e5f8281bf0cc6ceeaad01dff9e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a7ba1e5e5f8281bf0cc6ceeaad01dff9e">SBCR</a></td></tr>
<tr class="separator:a7ba1e5e5f8281bf0cc6ceeaad01dff9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cd1af6fff739069c1e25676022f2c7b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a5cd1af6fff739069c1e25676022f2c7b">SDMAM</a></td></tr>
<tr class="separator:a5cd1af6fff739069c1e25676022f2c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0edd2099c09f486d692182e867d625a5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a0edd2099c09f486d692182e867d625a5">SFE</a></td></tr>
<tr class="separator:a0edd2099c09f486d692182e867d625a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a523b90c3929113ea448f7dc39519af84"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a523b90c3929113ea448f7dc39519af84">SRT</a></td></tr>
<tr class="separator:a523b90c3929113ea448f7dc39519af84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6381eb9e08c90d76a2b8cb8bae42c4a6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a6381eb9e08c90d76a2b8cb8bae42c4a6">STET</a></td></tr>
<tr class="separator:a6381eb9e08c90d76a2b8cb8bae42c4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea3c6c097c7ec60b800e4b9edf5338de"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#aea3c6c097c7ec60b800e4b9edf5338de">HTX</a></td></tr>
<tr class="separator:aea3c6c097c7ec60b800e4b9edf5338de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab996feb48949fa4619d167fe2b36b223"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#ab996feb48949fa4619d167fe2b36b223">DMASA</a></td></tr>
<tr class="separator:ab996feb48949fa4619d167fe2b36b223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab070a6789d0eaeacf1eb64fcbb1ad1ee"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#ab070a6789d0eaeacf1eb64fcbb1ad1ee">RES2</a> [18]</td></tr>
<tr class="separator:ab070a6789d0eaeacf1eb64fcbb1ad1ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e3d0acbdb2177cb469912b292a33cd4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a5e3d0acbdb2177cb469912b292a33cd4">CPR</a></td></tr>
<tr class="separator:a5e3d0acbdb2177cb469912b292a33cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa692a9c9d427b755736df95a816068d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#afa692a9c9d427b755736df95a816068d">UCV</a></td></tr>
<tr class="separator:afa692a9c9d427b755736df95a816068d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09b1649dbc476a7863eb0cad73454b76"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a09b1649dbc476a7863eb0cad73454b76">CTR</a></td></tr>
<tr class="separator:a09b1649dbc476a7863eb0cad73454b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DesignWare UART register structure. </p>
<p>Detailed struct description of DesignWare UART block register information, implementation of dev_uart_info::uart_regs </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00061">61</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a5e3d0acbdb2177cb469912b292a33cd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e3d0acbdb2177cb469912b292a33cd4">&#9670;&nbsp;</a></span>CPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::CPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Camponent parameter register </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00090">90</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="a09b1649dbc476a7863eb0cad73454b76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09b1649dbc476a7863eb0cad73454b76">&#9670;&nbsp;</a></span>CTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::CTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Component typw register </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00092">92</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="ac875fac57791596bc4b2c0d2e755cad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac875fac57791596bc4b2c0d2e755cad7">&#9670;&nbsp;</a></span>DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>data in/out and DLL </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00062">62</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="ab996feb48949fa4619d167fe2b36b223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab996feb48949fa4619d167fe2b36b223">&#9670;&nbsp;</a></span>DMASA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::DMASA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Software ACK </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00088">88</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="aab0adc7c30e7df3e23ee6bcbc606de4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab0adc7c30e7df3e23ee6bcbc606de4b">&#9670;&nbsp;</a></span>FAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::FAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO Access register </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00074">74</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="aea3c6c097c7ec60b800e4b9edf5338de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea3c6c097c7ec60b800e4b9edf5338de">&#9670;&nbsp;</a></span>HTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::HTX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Halt TX </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00087">87</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="a967483a71c933da897ce99b54382a3cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a967483a71c933da897ce99b54382a3cc">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt enable register and DLH </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00063">63</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="af565f79bbb07b776c37ceaa4ac704bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af565f79bbb07b776c37ceaa4ac704bf2">&#9670;&nbsp;</a></span>IIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::IIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Id register and FCR </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00064">64</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="a34fa972c87960f8354ad3b5b6cc2d99f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34fa972c87960f8354ad3b5b6cc2d99f">&#9670;&nbsp;</a></span>LCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::LCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line control Register </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00065">65</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="a1674e035f7e71f091fd6911ea8c33d90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1674e035f7e71f091fd6911ea8c33d90">&#9670;&nbsp;</a></span>LPDLH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::LPDLH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low Power Divisor Latch (High) Reg </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00071">71</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="aae9dea4b52811ddaf82233caf2329b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae9dea4b52811ddaf82233caf2329b65">&#9670;&nbsp;</a></span>LPDLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::LPDLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low Power Divisor Latch (Low) Reg </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00070">70</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="af281432314f81469998073d833c30ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af281432314f81469998073d833c30ff6">&#9670;&nbsp;</a></span>LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::LSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line Status Register </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00067">67</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="a1bd21c28ee0d9b326aa7f81b6350d937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bd21c28ee0d9b326aa7f81b6350d937">&#9670;&nbsp;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem control register </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00066">66</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="a0f3b7a691921c8f9aeb5bd22b492fe4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f3b7a691921c8f9aeb5bd22b492fe4d">&#9670;&nbsp;</a></span>MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::MSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem status Register </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00068">68</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="aa3cbc3588e5a20c09e03b8079c3b3cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3cbc3588e5a20c09e03b8079c3b3cd8">&#9670;&nbsp;</a></span>RES1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::RES1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00072">72</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="ab070a6789d0eaeacf1eb64fcbb1ad1ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab070a6789d0eaeacf1eb64fcbb1ad1ee">&#9670;&nbsp;</a></span>RES2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::RES2[18]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00089">89</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="a58eb2dd30a761a4963a45e3b4521a695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58eb2dd30a761a4963a45e3b4521a695">&#9670;&nbsp;</a></span>RFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::RFL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO level </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00079">79</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="ab796222da9cd53636c02817edb643258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab796222da9cd53636c02817edb643258">&#9670;&nbsp;</a></span>RFW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::RFW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO write </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00076">76</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="a7ba1e5e5f8281bf0cc6ceeaad01dff9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ba1e5e5f8281bf0cc6ceeaad01dff9e">&#9670;&nbsp;</a></span>SBCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::SBCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shadow break control </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00082">82</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="afa9b6cd9513139cd97467e4d6645d1c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa9b6cd9513139cd97467e4d6645d1c8">&#9670;&nbsp;</a></span>SCRATCHPAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::SCRATCHPAD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Uart scratch pad register </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00069">69</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="a5cd1af6fff739069c1e25676022f2c7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cd1af6fff739069c1e25676022f2c7b">&#9670;&nbsp;</a></span>SDMAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::SDMAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shadow DMA mode </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00083">83</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="a0edd2099c09f486d692182e867d625a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0edd2099c09f486d692182e867d625a5">&#9670;&nbsp;</a></span>SFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::SFE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shadow FIFO enable </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00084">84</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="ac43920d733574e47cc4fa40d043e62ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac43920d733574e47cc4fa40d043e62ac">&#9670;&nbsp;</a></span>SHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::SHR[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shadow data register(SRBR and STHR) </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00073">73</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="a3fe02aa58750dc7aad0261f4e078ea6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fe02aa58750dc7aad0261f4e078ea6d">&#9670;&nbsp;</a></span>SRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::SRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software reset register </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00080">80</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="a523b90c3929113ea448f7dc39519af84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a523b90c3929113ea448f7dc39519af84">&#9670;&nbsp;</a></span>SRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::SRT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shadow RCVR Trigger </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00085">85</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="ab7f571ffa1e997b6f415878bf1ed5736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7f571ffa1e997b6f415878bf1ed5736">&#9670;&nbsp;</a></span>SRTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::SRTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shadow request to send </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00081">81</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="a6381eb9e08c90d76a2b8cb8bae42c4a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6381eb9e08c90d76a2b8cb8bae42c4a6">&#9670;&nbsp;</a></span>STET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::STET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shadow TX empty register </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00086">86</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="a863768c7fd62a0e11e4632c528dcedd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a863768c7fd62a0e11e4632c528dcedd3">&#9670;&nbsp;</a></span>TFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::TFL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO level </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00078">78</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="aef23ebe2a0dccc32767c04cd38933cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef23ebe2a0dccc32767c04cd38933cc9">&#9670;&nbsp;</a></span>TFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::TFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO Read </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00075">75</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="afa692a9c9d427b755736df95a816068d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa692a9c9d427b755736df95a816068d">&#9670;&nbsp;</a></span>UCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::UCV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Component Version </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00091">91</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<a id="a0b8b3b28fb6b4ef89f093a54ed18c040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b8b3b28fb6b4ef89f093a54ed18c040">&#9670;&nbsp;</a></span>USR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_uart_reg::USR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART status register </p>

<p class="definition">Definition at line <a class="el" href="dw__uart_8h_source.html#l00077">77</a> of file <a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dw__uart_8h_source.html">dw_uart.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structdw__uart__reg.html">dw_uart_reg</a></li>
    <li class="footer">Generated on Mon Feb 5 2018 15:56:01 for embARC by
    <a href="http://www.synopsys.com">
    <img class="footer" src="pic/snps_logo.png" alt="snps_logo"/></a>. All Rights Reserved. </li>
  </ul>
</div>
</body>
</html>
