WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2510650 heartbeat IPC: 3.983 cumulative IPC: 3.983 (Simulation time: 00 hr 00 min 16 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5038403 heartbeat IPC: 3.956 cumulative IPC: 3.97 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6288404 cumulative IPC: 3.976 (Simulation time: 00 hr 00 min 39 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6288404 cumulative IPC: 3.976 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 7656803 heartbeat IPC: 3.819 cumulative IPC: 3.654 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 10280654 heartbeat IPC: 3.811 cumulative IPC: 3.757 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 12904041 heartbeat IPC: 3.812 cumulative IPC: 3.779 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 15539101 heartbeat IPC: 3.795 cumulative IPC: 3.783 (Simulation time: 00 hr 01 min 39 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 18154516 heartbeat IPC: 3.823 cumulative IPC: 3.792 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 20770882 heartbeat IPC: 3.822 cumulative IPC: 3.798 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 23386870 heartbeat IPC: 3.823 cumulative IPC: 3.802 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 26002225 heartbeat IPC: 3.824 cumulative IPC: 3.804 (Simulation time: 00 hr 02 min 46 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 28617113 heartbeat IPC: 3.824 cumulative IPC: 3.807 (Simulation time: 00 hr 03 min 03 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 31232916 heartbeat IPC: 3.823 cumulative IPC: 3.808 (Simulation time: 00 hr 03 min 20 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 26252888 cumulative IPC: 3.809 (Simulation time: 00 hr 03 min 29 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 26252888 cumulative IPC: 3.809 (Simulation time: 00 hr 03 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/crypto/crypto15.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 3.809 instructions: 100000003 cycles: 26252888
CPU 0 Branch Prediction Accuracy: 78.5% MPKI: 0.988 Average ROB Occupancy at Mispredict: 279.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00047
BRANCH_INDIRECT: 0.868
BRANCH_CONDITIONAL: 0.117
BRANCH_DIRECT_CALL: 0.00141
BRANCH_INDIRECT_CALL: 0.00073
BRANCH_RETURN: 0.00126

L1D TOTAL        ACCESS:    7272954 HIT:    7272368 MISS:        586
L1D LOAD         ACCESS:    4144150 HIT:    4143720 MISS:        430
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    3128771 HIT:    3128648 MISS:        123
L1D TRANSLATION  ACCESS:         33 HIT:          0 MISS:         33
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 52.71 cycles
L1I TOTAL        ACCESS:     258230 HIT:     246999 MISS:      11231
L1I LOAD         ACCESS:     258230 HIT:     246999 MISS:      11231
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 10.89 cycles
L2C TOTAL        ACCESS:       8457 HIT:       7411 MISS:       1046
L2C LOAD         ACCESS:       8228 HIT:       7281 MISS:        947
L2C RFO          ACCESS:         49 HIT:         16 MISS:         33
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:        147 HIT:        112 MISS:         35
L2C TRANSLATION  ACCESS:         33 HIT:          2 MISS:         31
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 73.25 cycles
LLC TOTAL        ACCESS:       1455 HIT:        916 MISS:        539
LLC LOAD         ACCESS:        947 HIT:        645 MISS:        302
LLC RFO          ACCESS:         33 HIT:         28 MISS:          5
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        444 HIT:        240 MISS:        204
LLC TRANSLATION  ACCESS:         31 HIT:          3 MISS:         28
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 104 cycles
cpu0_DTLB TOTAL        ACCESS:    7187462 HIT:    7187000 MISS:        462
cpu0_DTLB LOAD         ACCESS:    7187462 HIT:    7187000 MISS:        462
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.03 cycles
cpu0_ITLB TOTAL        ACCESS:     233002 HIT:     231945 MISS:       1057
cpu0_ITLB LOAD         ACCESS:     233002 HIT:     231945 MISS:       1057
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 4.016 cycles
cpu0_STLB TOTAL        ACCESS:        773 HIT:        748 MISS:         25
cpu0_STLB LOAD         ACCESS:        773 HIT:        748 MISS:         25
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 317.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         13
  ROW_BUFFER_MISS:        322
 AVG DBUS CONGESTED CYCLE: 3.943
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         79
  FULL:        127
