// Seed: 2905482303
module module_0 (
    output id_0,
    output id_1
);
  logic id_4;
  always @(posedge id_3 or posedge 1) begin
    id_3 <= id_3;
  end
  logic id_5;
endmodule
