// Seed: 2468656307
module module_0 (
    input reg id_0,
    input id_1,
    input id_2,
    output reg id_3
);
  initial begin
    id_3 = 1;
    if ((1'b0))
      if (id_2 - id_1)
        if (1'b0) id_3 <= 1;
        else id_3 <= id_2;
      else deassign id_3;
    if (1'b0 && 1) begin
      #1 SystemTFIdentifier(id_1, 1, id_2);
      SystemTFIdentifier(1'b0, 1'd0 + 1, id_0);
    end
    id_3 <= 1 - 1;
    id_3 = 1;
    #1;
    id_3 <= 1'b0;
    #1 id_3 = (1);
    id_3 <= 1 - id_1;
    id_3 = 1;
    id_3 <= 1'b0;
    SystemTFIdentifier(1, id_2);
    id_3 <= id_1 == 1;
    id_3 = id_0;
  end
  logic id_4;
  logic id_5;
endmodule
