\hypertarget{group___s_m_b_u_s___exported___macros}{}\section{S\+M\+B\+US Exported Macros}
\label{group___s_m_b_u_s___exported___macros}\index{S\+M\+B\+U\+S Exported Macros@{S\+M\+B\+U\+S Exported Macros}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___s_m_b_u_s___exported___macros_gaf61fb602592d45225b4c7a4f4ac95127}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$State = \hyperlink{group___h_a_l__state__definition_ga10d0d653875df77cad851a38a0ebead9}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET})
\begin{DoxyCompactList}\small\item\em Reset S\+M\+B\+US handle state. \end{DoxyCompactList}\item 
\#define \hyperlink{group___s_m_b_u_s___exported___macros_ga5c97c2d61aea9155e23c86106e6d29fc}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 $\vert$= (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the specified S\+M\+B\+US interrupts. \end{DoxyCompactList}\item 
\#define \hyperlink{group___s_m_b_u_s___exported___macros_gab7b90ad17b325c2e5a8c50736f148892}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 \&= ($\sim$(\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Disable the specified S\+M\+B\+US interrupts. \end{DoxyCompactList}\item 
\#define \hyperlink{group___s_m_b_u_s___exported___macros_gae0997d3a0cda636c87cab9d2e2362dcf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 \& (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)) ? S\+ET \+: R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Check whether the specified S\+M\+B\+US interrupt source is enabled or not. \end{DoxyCompactList}\item 
\#define \hyperlink{group___s_m_b_u_s___exported___macros_gabcc8df77313f2c6eb892d197da66a79e}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+M\+A\+SK}~(0x0001\+F\+F\+F\+F\+U)
\begin{DoxyCompactList}\small\item\em Check whether the specified S\+M\+B\+US flag is set or not. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___s_m_b_u_s___exported___macros_ga2beb26cbf2f721fb3f50234121f5362e}\label{group___s_m_b_u_s___exported___macros_ga2beb26cbf2f721fb3f50234121f5362e}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~(((((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+SR) \& ((\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+) \& \hyperlink{group___s_m_b_u_s___exported___macros_gabcc8df77313f2c6eb892d197da66a79e}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+M\+A\+SK})) == ((\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+) \& \hyperlink{group___s_m_b_u_s___exported___macros_gabcc8df77313f2c6eb892d197da66a79e}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+M\+A\+SK})))
\item 
\#define \hyperlink{group___s_m_b_u_s___exported___macros_gab4d14f4ae53d4e51b5fb90f3dedfe71e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+CR = (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the S\+M\+B\+US pending flags which are cleared by writing 1 in a specific bit. \end{DoxyCompactList}\item 
\#define \hyperlink{group___s_m_b_u_s___exported___macros_gab33be047be5d261b7a54dc7b11dd49ae}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+N\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~(S\+E\+T\+\_\+\+B\+IT((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1, \hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+C\+R1\+\_\+\+PE}))
\begin{DoxyCompactList}\small\item\em Enable the specified S\+M\+B\+US peripheral. \end{DoxyCompactList}\item 
\#define \hyperlink{group___s_m_b_u_s___exported___macros_gaca1962f9b658f16afb11a888c9bddd8e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+D\+I\+S\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~(C\+L\+E\+A\+R\+\_\+\+B\+IT((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1, \hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+C\+R1\+\_\+\+PE}))
\begin{DoxyCompactList}\small\item\em Disable the specified S\+M\+B\+US peripheral. \end{DoxyCompactList}\item 
\#define \hyperlink{group___s_m_b_u_s___exported___macros_ga0897cee11905248ab6ad938fe376101f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+N\+A\+CK}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~(S\+E\+T\+\_\+\+B\+IT((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R2, \hyperlink{group___peripheral___registers___bits___definition_ga8bcbbaf564cb68e3afed79c3cd34aa1f}{I2\+C\+\_\+\+C\+R2\+\_\+\+N\+A\+CK}))
\begin{DoxyCompactList}\small\item\em Generate a Non-\/\+Acknowledge S\+M\+B\+US peripheral in Slave mode. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_m_b_u_s___exported___macros_gab4d14f4ae53d4e51b5fb90f3dedfe71e}\label{group___s_m_b_u_s___exported___macros_gab4d14f4ae53d4e51b5fb90f3dedfe71e}} 
\index{S\+M\+B\+U\+S Exported Macros@{S\+M\+B\+U\+S Exported Macros}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}!S\+M\+B\+U\+S Exported Macros@{S\+M\+B\+U\+S Exported Macros}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}{\_\_HAL\_SMBUS\_CLEAR\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+CR = (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))}



Clear the S\+M\+B\+US pending flags which are cleared by writing 1 in a specific bit. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the S\+M\+B\+US Handle. \\
\hline
{\em $<$strong$>$\+F\+L\+A\+G$<$/strong$>$} & specifies the flag to clear. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+A\+D\+DR Address matched (slave mode) \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+AF N\+A\+CK received flag \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+S\+T\+O\+PF S\+T\+OP detection flag \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+B\+E\+RR Bus error \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+A\+R\+LO Arbitration lost \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+O\+VR Overrun/\+Underrun \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+P\+E\+C\+E\+RR P\+EC error in reception \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+T\+I\+M\+E\+O\+UT Timeout or Tlow detection flag \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+A\+L\+E\+RT S\+M\+Bus alert\end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___s_m_b_u_s___exported___macros_gaca1962f9b658f16afb11a888c9bddd8e}\label{group___s_m_b_u_s___exported___macros_gaca1962f9b658f16afb11a888c9bddd8e}} 
\index{S\+M\+B\+U\+S Exported Macros@{S\+M\+B\+U\+S Exported Macros}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+D\+I\+S\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+D\+I\+S\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+D\+I\+S\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+D\+I\+S\+A\+B\+LE}!S\+M\+B\+U\+S Exported Macros@{S\+M\+B\+U\+S Exported Macros}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+D\+I\+S\+A\+B\+LE}{\_\_HAL\_SMBUS\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+D\+I\+S\+A\+B\+LE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~(C\+L\+E\+A\+R\+\_\+\+B\+IT((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1, \hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+C\+R1\+\_\+\+PE}))}



Disable the specified S\+M\+B\+US peripheral. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the S\+M\+B\+US Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___s_m_b_u_s___exported___macros_gab7b90ad17b325c2e5a8c50736f148892}\label{group___s_m_b_u_s___exported___macros_gab7b90ad17b325c2e5a8c50736f148892}} 
\index{S\+M\+B\+U\+S Exported Macros@{S\+M\+B\+U\+S Exported Macros}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}!S\+M\+B\+U\+S Exported Macros@{S\+M\+B\+U\+S Exported Macros}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}{\_\_HAL\_SMBUS\_DISABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 \&= ($\sim$(\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)))}



Disable the specified S\+M\+B\+US interrupts. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the S\+M\+B\+US Handle. \\
\hline
{\em $<$strong$>$\+I\+N\+T\+E\+R\+R\+U\+P\+T$<$/strong$>$} & specifies the interrupt source to disable. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+E\+R\+RI Errors interrupt enable \item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+T\+CI Transfer complete interrupt enable \item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+S\+T\+O\+PI S\+T\+OP detection interrupt enable \item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+N\+A\+C\+KI N\+A\+CK received interrupt enable \item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+A\+D\+D\+RI Address match interrupt enable \item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+R\+XI RX interrupt enable \item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+T\+XI TX interrupt enable\end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___s_m_b_u_s___exported___macros_gab33be047be5d261b7a54dc7b11dd49ae}\label{group___s_m_b_u_s___exported___macros_gab33be047be5d261b7a54dc7b11dd49ae}} 
\index{S\+M\+B\+U\+S Exported Macros@{S\+M\+B\+U\+S Exported Macros}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+N\+A\+B\+LE}!S\+M\+B\+U\+S Exported Macros@{S\+M\+B\+U\+S Exported Macros}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+N\+A\+B\+LE}{\_\_HAL\_SMBUS\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~(S\+E\+T\+\_\+\+B\+IT((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1, \hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+C\+R1\+\_\+\+PE}))}



Enable the specified S\+M\+B\+US peripheral. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the S\+M\+B\+US Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___s_m_b_u_s___exported___macros_ga5c97c2d61aea9155e23c86106e6d29fc}\label{group___s_m_b_u_s___exported___macros_ga5c97c2d61aea9155e23c86106e6d29fc}} 
\index{S\+M\+B\+U\+S Exported Macros@{S\+M\+B\+U\+S Exported Macros}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}!S\+M\+B\+U\+S Exported Macros@{S\+M\+B\+U\+S Exported Macros}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}{\_\_HAL\_SMBUS\_ENABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 $\vert$= (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))}



Enable the specified S\+M\+B\+US interrupts. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the S\+M\+B\+US Handle. \\
\hline
{\em $<$strong$>$\+I\+N\+T\+E\+R\+R\+U\+P\+T$<$/strong$>$} & specifies the interrupt source to enable. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+E\+R\+RI Errors interrupt enable \item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+T\+CI Transfer complete interrupt enable \item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+S\+T\+O\+PI S\+T\+OP detection interrupt enable \item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+N\+A\+C\+KI N\+A\+CK received interrupt enable \item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+A\+D\+D\+RI Address match interrupt enable \item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+R\+XI RX interrupt enable \item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+T\+XI TX interrupt enable\end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___s_m_b_u_s___exported___macros_ga0897cee11905248ab6ad938fe376101f}\label{group___s_m_b_u_s___exported___macros_ga0897cee11905248ab6ad938fe376101f}} 
\index{S\+M\+B\+U\+S Exported Macros@{S\+M\+B\+U\+S Exported Macros}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+N\+A\+CK@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+N\+A\+CK}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+N\+A\+CK@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+N\+A\+CK}!S\+M\+B\+U\+S Exported Macros@{S\+M\+B\+U\+S Exported Macros}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+N\+A\+CK}{\_\_HAL\_SMBUS\_GENERATE\_NACK}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+N\+A\+CK(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~(S\+E\+T\+\_\+\+B\+IT((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R2, \hyperlink{group___peripheral___registers___bits___definition_ga8bcbbaf564cb68e3afed79c3cd34aa1f}{I2\+C\+\_\+\+C\+R2\+\_\+\+N\+A\+CK}))}



Generate a Non-\/\+Acknowledge S\+M\+B\+US peripheral in Slave mode. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the S\+M\+B\+US Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___s_m_b_u_s___exported___macros_gae0997d3a0cda636c87cab9d2e2362dcf}\label{group___s_m_b_u_s___exported___macros_gae0997d3a0cda636c87cab9d2e2362dcf}} 
\index{S\+M\+B\+U\+S Exported Macros@{S\+M\+B\+U\+S Exported Macros}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE}!S\+M\+B\+U\+S Exported Macros@{S\+M\+B\+U\+S Exported Macros}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE}{\_\_HAL\_SMBUS\_GET\_IT\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+ }\end{DoxyParamCaption})~((((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 \& (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)) ? S\+ET \+: R\+E\+S\+ET)}



Check whether the specified S\+M\+B\+US interrupt source is enabled or not. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the S\+M\+B\+US Handle. \\
\hline
{\em $<$strong$>$\+I\+N\+T\+E\+R\+R\+U\+P\+T$<$/strong$>$} & specifies the S\+M\+B\+US interrupt source to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+E\+R\+RI Errors interrupt enable \item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+T\+CI Transfer complete interrupt enable \item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+S\+T\+O\+PI S\+T\+OP detection interrupt enable \item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+N\+A\+C\+KI N\+A\+CK received interrupt enable \item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+A\+D\+D\+RI Address match interrupt enable \item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+R\+XI RX interrupt enable \item S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+T\+XI TX interrupt enable\end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of {\bfseries IT} (T\+R\+UE or F\+A\+L\+SE). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___s_m_b_u_s___exported___macros_gaf61fb602592d45225b4c7a4f4ac95127}\label{group___s_m_b_u_s___exported___macros_gaf61fb602592d45225b4c7a4f4ac95127}} 
\index{S\+M\+B\+U\+S Exported Macros@{S\+M\+B\+U\+S Exported Macros}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE}!S\+M\+B\+U\+S Exported Macros@{S\+M\+B\+U\+S Exported Macros}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE}{\_\_HAL\_SMBUS\_RESET\_HANDLE\_STATE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$State = \hyperlink{group___h_a_l__state__definition_ga10d0d653875df77cad851a38a0ebead9}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET})}



Reset S\+M\+B\+US handle state. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the S\+M\+B\+US Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___s_m_b_u_s___exported___macros_gabcc8df77313f2c6eb892d197da66a79e}\label{group___s_m_b_u_s___exported___macros_gabcc8df77313f2c6eb892d197da66a79e}} 
\index{S\+M\+B\+U\+S Exported Macros@{S\+M\+B\+U\+S Exported Macros}!S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+M\+A\+SK@{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+M\+A\+SK}}
\index{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+M\+A\+SK@{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+M\+A\+SK}!S\+M\+B\+U\+S Exported Macros@{S\+M\+B\+U\+S Exported Macros}}
\subsubsection{\texorpdfstring{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+M\+A\+SK}{SMBUS\_FLAG\_MASK}}
{\footnotesize\ttfamily \#define S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+M\+A\+SK~(0x0001\+F\+F\+F\+F\+U)}



Check whether the specified S\+M\+B\+US flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the S\+M\+B\+US Handle. \\
\hline
{\em $<$strong$>$\+F\+L\+A\+G$<$/strong$>$} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+T\+XE Transmit data register empty \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+T\+X\+IS Transmit interrupt status \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+NE Receive data register not empty \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+A\+D\+DR Address matched (slave mode) \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+AF N\+A\+CK received flag \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+S\+T\+O\+PF S\+T\+OP detection flag \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+TC Transfer complete (master mode) \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+T\+CR Transfer complete reload \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+B\+E\+RR Bus error \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+A\+R\+LO Arbitration lost \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+O\+VR Overrun/\+Underrun \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+P\+E\+C\+E\+RR P\+EC error in reception \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+T\+I\+M\+E\+O\+UT Timeout or Tlow detection flag \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+A\+L\+E\+RT S\+M\+Bus alert \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+B\+U\+SY Bus busy \item S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+D\+IR Transfer direction (slave mode)\end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of {\bfseries F\+L\+AG} (T\+R\+UE or F\+A\+L\+SE). \\
\hline
\end{DoxyRetVals}
