module Processor_8 (input logic Clk, Reset, Execute, LoadA, LoadB
	input logic [7:0] Din
	input logic [2:0] F
	input logic [1:0] R 
	output logic [7:0] Aval, Bval
	output logic [6:0] AhexU, AhexL, BhexU, BhexL
	output logic [3:0] LED

	);
		
		logic [7:0] Func; // Holder for computation output
		
//		structuring calling modules
//		full_adder FA0 (.x (A[0]), .y (B[0]), .z (c_in), .s (S[0]), .c (c1));
//		full_adder FA1 (.x (A[1]), .y (B[1]), .z (c1), .s (S[1]), .c (c_out));
		
endmodule
