Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : calculation_dsr
Version: T-2022.03-SP2
Date   : Tue May 13 12:38:22 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:              70.00
  Critical Path Length:          3.39
  Critical Path Slack:          -3.29
  Critical Path Clk Period:       n/a
  Total Negative Slack:        -44.82
  No. of Violating Paths:       48.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                541
  Buf/Inv Cell Count:             143
  Buf Cell Count:                  37
  Inv Cell Count:                 106
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       541
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      808.107998
  Noncombinational Area:     0.000000
  Buf/Inv Area:             87.780000
  Total Buffer Area:            29.79
  Total Inverter Area:          57.99
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               808.107998
  Design Area:             808.107998


  Design Rules
  -----------------------------------
  Total Number of Nets:           641
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.81
  Logic Optimization:                  0.93
  Mapping Optimization:                3.06
  -----------------------------------------
  Overall Compile Time:                5.20
  Overall Compile Wall Clock Time:     5.48

  --------------------------------------------------------------------

  Design  WNS: 3.29  TNS: 44.82  Number of Violating Paths: 48


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
