--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 77705 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.294ns.
--------------------------------------------------------------------------------
Slack:                  6.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.259ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.DQ       Tcko                  0.525   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y26.B1      net (fanout=10)       2.447   M_state_q_FSM_FFd18
    SLICE_X14Y26.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       Mmux_M_myGame_bsel11_2
    SLICE_X10Y25.A1      net (fanout=9)        1.254   Mmux_M_myGame_bsel11_1
    SLICE_X10Y25.A       Tilo                  0.235   myGame/myalu/Mmux_c202
                                                       myGame/M_muxA_out<15>1
    DSP48_X0Y8.B15       net (fanout=8)        1.387   myGame/M_muxA_out[15]
    DSP48_X0Y8.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A1      net (fanout=1)        1.444   myGame/myalu/myAdd/n0029[15]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     13.259ns (5.463ns logic, 7.796ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.223ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.DQ       Tcko                  0.525   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y26.B1      net (fanout=10)       2.447   M_state_q_FSM_FFd18
    SLICE_X14Y26.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       Mmux_M_myGame_bsel11_2
    SLICE_X10Y25.A1      net (fanout=9)        1.254   Mmux_M_myGame_bsel11_1
    SLICE_X10Y25.A       Tilo                  0.235   myGame/myalu/Mmux_c202
                                                       myGame/M_muxA_out<15>1
    DSP48_X0Y8.B15       net (fanout=8)        1.387   myGame/M_muxA_out[15]
    DSP48_X0Y8.M14       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A2      net (fanout=1)        1.408   myGame/myalu/myAdd/n0029[14]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     13.223ns (5.463ns logic, 7.760ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  6.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.168ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.619 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.CMUX    Tshcko                0.518   myGame/M_sequence_out[7]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X13Y24.A6      net (fanout=24)       1.393   M_myGame_sqc[3]
    SLICE_X13Y24.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X7Y37.D2       net (fanout=15)       2.761   M_myRom_out[13]
    SLICE_X7Y37.D        Tilo                  0.259   M_state_q_FSM_FFd13
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=6)        0.802   myGame/M_muxA_out[13]
    DSP48_X0Y8.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A1      net (fanout=1)        1.444   myGame/myalu/myAdd/n0029[15]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     13.168ns (5.504ns logic, 7.664ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  6.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.139ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.DQ       Tcko                  0.525   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y26.B1      net (fanout=10)       2.447   M_state_q_FSM_FFd18
    SLICE_X14Y26.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       Mmux_M_myGame_bsel11_2
    SLICE_X13Y36.D4      net (fanout=9)        1.262   Mmux_M_myGame_bsel11_1
    SLICE_X13Y36.D       Tilo                  0.259   myGame/M_muxA_out[9]
                                                       myGame/muxA/Mmux_out161
    DSP48_X0Y8.B9        net (fanout=11)       1.235   myGame/M_muxA_out[9]
    DSP48_X0Y8.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A1      net (fanout=1)        1.444   myGame/myalu/myAdd/n0029[15]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     13.139ns (5.487ns logic, 7.652ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  6.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.132ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.619 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.CMUX    Tshcko                0.518   myGame/M_sequence_out[7]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X13Y24.A6      net (fanout=24)       1.393   M_myGame_sqc[3]
    SLICE_X13Y24.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X7Y37.D2       net (fanout=15)       2.761   M_myRom_out[13]
    SLICE_X7Y37.D        Tilo                  0.259   M_state_q_FSM_FFd13
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=6)        0.802   myGame/M_muxA_out[13]
    DSP48_X0Y8.M14       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A2      net (fanout=1)        1.408   myGame/myalu/myAdd/n0029[14]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     13.132ns (5.504ns logic, 7.628ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  6.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.103ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.DQ       Tcko                  0.525   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y26.B1      net (fanout=10)       2.447   M_state_q_FSM_FFd18
    SLICE_X14Y26.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       Mmux_M_myGame_bsel11_2
    SLICE_X13Y36.D4      net (fanout=9)        1.262   Mmux_M_myGame_bsel11_1
    SLICE_X13Y36.D       Tilo                  0.259   myGame/M_muxA_out[9]
                                                       myGame/muxA/Mmux_out161
    DSP48_X0Y8.B9        net (fanout=11)       1.235   myGame/M_muxA_out[9]
    DSP48_X0Y8.M14       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A2      net (fanout=1)        1.408   myGame/myalu/myAdd/n0029[14]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     13.103ns (5.487ns logic, 7.616ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  6.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.091ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.DQ       Tcko                  0.525   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y26.B1      net (fanout=10)       2.447   M_state_q_FSM_FFd18
    SLICE_X14Y26.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       Mmux_M_myGame_bsel11_2
    SLICE_X11Y26.A5      net (fanout=9)        1.169   Mmux_M_myGame_bsel11_1
    SLICE_X11Y26.A       Tilo                  0.259   myGame/myalu/Sh64
                                                       myGame/muxB/Mmux_out17
    DSP48_X0Y8.A0        net (fanout=35)       1.909   myGame/M_muxB_out[0]
    DSP48_X0Y8.M15       Tdspdo_A_M            3.265   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A1      net (fanout=1)        1.444   myGame/myalu/myAdd/n0029[15]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     13.091ns (4.858ns logic, 8.233ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  6.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.082ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.DQ       Tcko                  0.525   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y26.B1      net (fanout=10)       2.447   M_state_q_FSM_FFd18
    SLICE_X14Y26.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       Mmux_M_myGame_bsel11_2
    SLICE_X10Y25.A1      net (fanout=9)        1.254   Mmux_M_myGame_bsel11_1
    SLICE_X10Y25.A       Tilo                  0.235   myGame/myalu/Mmux_c202
                                                       myGame/M_muxA_out<15>1
    DSP48_X0Y8.B15       net (fanout=8)        1.387   myGame/M_muxA_out[15]
    DSP48_X0Y8.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A3      net (fanout=1)        1.267   myGame/myalu/myAdd/n0029[2]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     13.082ns (5.463ns logic, 7.619ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  6.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.055ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.DQ       Tcko                  0.525   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y26.B1      net (fanout=10)       2.447   M_state_q_FSM_FFd18
    SLICE_X14Y26.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       Mmux_M_myGame_bsel11_2
    SLICE_X11Y26.A5      net (fanout=9)        1.169   Mmux_M_myGame_bsel11_1
    SLICE_X11Y26.A       Tilo                  0.259   myGame/myalu/Sh64
                                                       myGame/muxB/Mmux_out17
    DSP48_X0Y8.A0        net (fanout=35)       1.909   myGame/M_muxB_out[0]
    DSP48_X0Y8.M14       Tdspdo_A_M            3.265   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A2      net (fanout=1)        1.408   myGame/myalu/myAdd/n0029[14]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     13.055ns (4.858ns logic, 8.197ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  6.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_1 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.005ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.707 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_1 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.BQ      Tcko                  0.430   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_1
    SLICE_X13Y24.A3      net (fanout=25)       1.318   M_myGame_sqc[1]
    SLICE_X13Y24.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X7Y37.D2       net (fanout=15)       2.761   M_myRom_out[13]
    SLICE_X7Y37.D        Tilo                  0.259   M_state_q_FSM_FFd13
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=6)        0.802   myGame/M_muxA_out[13]
    DSP48_X0Y8.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A1      net (fanout=1)        1.444   myGame/myalu/myAdd/n0029[15]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     13.005ns (5.416ns logic, 7.589ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  6.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.040ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.DQ       Tcko                  0.525   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y26.B1      net (fanout=10)       2.447   M_state_q_FSM_FFd18
    SLICE_X14Y26.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       Mmux_M_myGame_bsel11_2
    SLICE_X14Y26.D1      net (fanout=9)        0.569   Mmux_M_myGame_bsel11_1
    SLICE_X14Y26.D       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       myGame/muxA/Mmux_out131
    DSP48_X0Y8.B6        net (fanout=10)       1.853   myGame/M_muxA_out[6]
    DSP48_X0Y8.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A1      net (fanout=1)        1.444   myGame/myalu/myAdd/n0029[15]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     13.040ns (5.463ns logic, 7.577ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  6.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_1 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.969ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.707 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_1 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.BQ      Tcko                  0.430   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_1
    SLICE_X13Y24.A3      net (fanout=25)       1.318   M_myGame_sqc[1]
    SLICE_X13Y24.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X7Y37.D2       net (fanout=15)       2.761   M_myRom_out[13]
    SLICE_X7Y37.D        Tilo                  0.259   M_state_q_FSM_FFd13
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=6)        0.802   myGame/M_muxA_out[13]
    DSP48_X0Y8.M14       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A2      net (fanout=1)        1.408   myGame/myalu/myAdd/n0029[14]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     12.969ns (5.416ns logic, 7.553ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  6.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.004ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.DQ       Tcko                  0.525   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y26.B1      net (fanout=10)       2.447   M_state_q_FSM_FFd18
    SLICE_X14Y26.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       Mmux_M_myGame_bsel11_2
    SLICE_X14Y26.D1      net (fanout=9)        0.569   Mmux_M_myGame_bsel11_1
    SLICE_X14Y26.D       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       myGame/muxA/Mmux_out131
    DSP48_X0Y8.B6        net (fanout=10)       1.853   myGame/M_muxA_out[6]
    DSP48_X0Y8.M14       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A2      net (fanout=1)        1.408   myGame/myalu/myAdd/n0029[14]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     13.004ns (5.463ns logic, 7.541ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  6.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.991ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.619 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.CMUX    Tshcko                0.518   myGame/M_sequence_out[7]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X13Y24.A6      net (fanout=24)       1.393   M_myGame_sqc[3]
    SLICE_X13Y24.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X7Y37.D2       net (fanout=15)       2.761   M_myRom_out[13]
    SLICE_X7Y37.D        Tilo                  0.259   M_state_q_FSM_FFd13
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=6)        0.802   myGame/M_muxA_out[13]
    DSP48_X0Y8.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A3      net (fanout=1)        1.267   myGame/myalu/myAdd/n0029[2]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     12.991ns (5.504ns logic, 7.487ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  7.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.962ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.DQ       Tcko                  0.525   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y26.B1      net (fanout=10)       2.447   M_state_q_FSM_FFd18
    SLICE_X14Y26.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       Mmux_M_myGame_bsel11_2
    SLICE_X13Y36.D4      net (fanout=9)        1.262   Mmux_M_myGame_bsel11_1
    SLICE_X13Y36.D       Tilo                  0.259   myGame/M_muxA_out[9]
                                                       myGame/muxA/Mmux_out161
    DSP48_X0Y8.B9        net (fanout=11)       1.235   myGame/M_muxA_out[9]
    DSP48_X0Y8.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A3      net (fanout=1)        1.267   myGame/myalu/myAdd/n0029[2]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     12.962ns (5.487ns logic, 7.475ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  7.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.923ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.DQ       Tcko                  0.525   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y26.B1      net (fanout=10)       2.447   M_state_q_FSM_FFd18
    SLICE_X14Y26.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       Mmux_M_myGame_bsel11_2
    SLICE_X10Y25.A1      net (fanout=9)        1.254   Mmux_M_myGame_bsel11_1
    SLICE_X10Y25.A       Tilo                  0.235   myGame/myalu/Mmux_c202
                                                       myGame/M_muxA_out<15>1
    DSP48_X0Y8.B15       net (fanout=8)        1.387   myGame/M_muxA_out[15]
    DSP48_X0Y8.M3        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A6      net (fanout=1)        1.108   myGame/myalu/myAdd/n0029[3]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     12.923ns (5.463ns logic, 7.460ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  7.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.914ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.DQ       Tcko                  0.525   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y26.B1      net (fanout=10)       2.447   M_state_q_FSM_FFd18
    SLICE_X14Y26.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       Mmux_M_myGame_bsel11_2
    SLICE_X11Y26.A5      net (fanout=9)        1.169   Mmux_M_myGame_bsel11_1
    SLICE_X11Y26.A       Tilo                  0.259   myGame/myalu/Sh64
                                                       myGame/muxB/Mmux_out17
    DSP48_X0Y8.A0        net (fanout=35)       1.909   myGame/M_muxB_out[0]
    DSP48_X0Y8.M2        Tdspdo_A_M            3.265   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A3      net (fanout=1)        1.267   myGame/myalu/myAdd/n0029[2]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     12.914ns (4.858ns logic, 8.056ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  7.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_2 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.865ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.707 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_2 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.CQ      Tcko                  0.430   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_2
    SLICE_X13Y24.A4      net (fanout=20)       1.178   M_myGame_sqc[2]
    SLICE_X13Y24.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X7Y37.D2       net (fanout=15)       2.761   M_myRom_out[13]
    SLICE_X7Y37.D        Tilo                  0.259   M_state_q_FSM_FFd13
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=6)        0.802   myGame/M_muxA_out[13]
    DSP48_X0Y8.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A1      net (fanout=1)        1.444   myGame/myalu/myAdd/n0029[15]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     12.865ns (5.416ns logic, 7.449ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  7.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/level/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.873ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (0.707 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/level/M_reg_q_0 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CMUX    Tshcko                0.518   M_myRom_out[3]
                                                       myGame/level/M_reg_q_0
    SLICE_X13Y36.A4      net (fanout=15)       3.014   M_myGame_lvl[0]
    SLICE_X13Y36.A       Tilo                  0.259   myGame/M_muxA_out[9]
                                                       myGame_myRom/Mram_out91
    SLICE_X13Y36.D3      net (fanout=4)        0.412   M_myRom_out[9]
    SLICE_X13Y36.D       Tilo                  0.259   myGame/M_muxA_out[9]
                                                       myGame/muxA/Mmux_out161
    DSP48_X0Y8.B9        net (fanout=11)       1.235   myGame/M_muxA_out[9]
    DSP48_X0Y8.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A1      net (fanout=1)        1.444   myGame/myalu/myAdd/n0029[15]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     12.873ns (5.504ns logic, 7.369ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  7.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_2 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.829ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.707 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_2 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.CQ      Tcko                  0.430   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_2
    SLICE_X13Y24.A4      net (fanout=20)       1.178   M_myGame_sqc[2]
    SLICE_X13Y24.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X7Y37.D2       net (fanout=15)       2.761   M_myRom_out[13]
    SLICE_X7Y37.D        Tilo                  0.259   M_state_q_FSM_FFd13
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=6)        0.802   myGame/M_muxA_out[13]
    DSP48_X0Y8.M14       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A2      net (fanout=1)        1.408   myGame/myalu/myAdd/n0029[14]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     12.829ns (5.416ns logic, 7.413ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  7.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.829ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.707 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_0 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.AQ      Tcko                  0.430   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_0
    SLICE_X13Y24.A5      net (fanout=19)       1.142   M_myGame_sqc[0]
    SLICE_X13Y24.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X7Y37.D2       net (fanout=15)       2.761   M_myRom_out[13]
    SLICE_X7Y37.D        Tilo                  0.259   M_state_q_FSM_FFd13
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=6)        0.802   myGame/M_muxA_out[13]
    DSP48_X0Y8.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A1      net (fanout=1)        1.444   myGame/myalu/myAdd/n0029[15]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     12.829ns (5.416ns logic, 7.413ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  7.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_1 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.828ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.707 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_1 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.BQ      Tcko                  0.430   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_1
    SLICE_X13Y24.A3      net (fanout=25)       1.318   M_myGame_sqc[1]
    SLICE_X13Y24.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X7Y37.D2       net (fanout=15)       2.761   M_myRom_out[13]
    SLICE_X7Y37.D        Tilo                  0.259   M_state_q_FSM_FFd13
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=6)        0.802   myGame/M_muxA_out[13]
    DSP48_X0Y8.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A3      net (fanout=1)        1.267   myGame/myalu/myAdd/n0029[2]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     12.828ns (5.416ns logic, 7.412ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  7.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.863ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.DQ       Tcko                  0.525   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y26.B1      net (fanout=10)       2.447   M_state_q_FSM_FFd18
    SLICE_X14Y26.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       Mmux_M_myGame_bsel11_2
    SLICE_X14Y26.D1      net (fanout=9)        0.569   Mmux_M_myGame_bsel11_1
    SLICE_X14Y26.D       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       myGame/muxA/Mmux_out131
    DSP48_X0Y8.B6        net (fanout=10)       1.853   myGame/M_muxA_out[6]
    DSP48_X0Y8.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A3      net (fanout=1)        1.267   myGame/myalu/myAdd/n0029[2]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     12.863ns (5.463ns logic, 7.400ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  7.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.849ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.DQ       Tcko                  0.525   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y26.B1      net (fanout=10)       2.447   M_state_q_FSM_FFd18
    SLICE_X14Y26.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       Mmux_M_myGame_bsel11_2
    SLICE_X9Y29.C4       net (fanout=9)        1.498   Mmux_M_myGame_bsel11_1
    SLICE_X9Y29.C        Tilo                  0.259   myGame/M_muxA_out[2]
                                                       myGame/muxA/Mmux_out31
    DSP48_X0Y8.B11       net (fanout=10)       0.709   myGame/M_muxA_out[11]
    DSP48_X0Y8.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A1      net (fanout=1)        1.444   myGame/myalu/myAdd/n0029[15]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     12.849ns (5.487ns logic, 7.362ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  7.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.832ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.619 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_3 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.CMUX    Tshcko                0.518   myGame/M_sequence_out[7]
                                                       myGame/sequence/M_reg_q_3
    SLICE_X13Y24.A6      net (fanout=24)       1.393   M_myGame_sqc[3]
    SLICE_X13Y24.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X7Y37.D2       net (fanout=15)       2.761   M_myRom_out[13]
    SLICE_X7Y37.D        Tilo                  0.259   M_state_q_FSM_FFd13
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=6)        0.802   myGame/M_muxA_out[13]
    DSP48_X0Y8.M3        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A6      net (fanout=1)        1.108   myGame/myalu/myAdd/n0029[3]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     12.832ns (5.504ns logic, 7.328ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  7.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/level/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.837ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (0.707 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/level/M_reg_q_0 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CMUX    Tshcko                0.518   M_myRom_out[3]
                                                       myGame/level/M_reg_q_0
    SLICE_X13Y36.A4      net (fanout=15)       3.014   M_myGame_lvl[0]
    SLICE_X13Y36.A       Tilo                  0.259   myGame/M_muxA_out[9]
                                                       myGame_myRom/Mram_out91
    SLICE_X13Y36.D3      net (fanout=4)        0.412   M_myRom_out[9]
    SLICE_X13Y36.D       Tilo                  0.259   myGame/M_muxA_out[9]
                                                       myGame/muxA/Mmux_out161
    DSP48_X0Y8.B9        net (fanout=11)       1.235   myGame/M_muxA_out[9]
    DSP48_X0Y8.M14       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A2      net (fanout=1)        1.408   myGame/myalu/myAdd/n0029[14]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     12.837ns (5.504ns logic, 7.333ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  7.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.831ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.DQ       Tcko                  0.525   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y26.B1      net (fanout=10)       2.447   M_state_q_FSM_FFd18
    SLICE_X14Y26.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       Mmux_M_myGame_bsel11_2
    SLICE_X10Y25.A1      net (fanout=9)        1.254   Mmux_M_myGame_bsel11_1
    SLICE_X10Y25.A       Tilo                  0.235   myGame/myalu/Mmux_c202
                                                       myGame/M_muxA_out<15>1
    DSP48_X0Y8.B15       net (fanout=8)        1.387   myGame/M_muxA_out[15]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A4      net (fanout=1)        1.016   myGame/myalu/myAdd/n0029[4]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     12.831ns (5.463ns logic, 7.368ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  7.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.793ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.707 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_0 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.AQ      Tcko                  0.430   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_0
    SLICE_X13Y24.A5      net (fanout=19)       1.142   M_myGame_sqc[0]
    SLICE_X13Y24.A       Tilo                  0.259   M_myRom_out[3]
                                                       myGame_myRom/Mram_out16
    SLICE_X7Y37.D2       net (fanout=15)       2.761   M_myRom_out[13]
    SLICE_X7Y37.D        Tilo                  0.259   M_state_q_FSM_FFd13
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=6)        0.802   myGame/M_muxA_out[13]
    DSP48_X0Y8.M14       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A2      net (fanout=1)        1.408   myGame/myalu/myAdd/n0029[14]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     12.793ns (5.416ns logic, 7.377ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  7.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.813ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.DQ       Tcko                  0.525   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y26.B1      net (fanout=10)       2.447   M_state_q_FSM_FFd18
    SLICE_X14Y26.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       Mmux_M_myGame_bsel11_2
    SLICE_X9Y29.C4       net (fanout=9)        1.498   Mmux_M_myGame_bsel11_1
    SLICE_X9Y29.C        Tilo                  0.259   myGame/M_muxA_out[2]
                                                       myGame/muxA/Mmux_out31
    DSP48_X0Y8.B11       net (fanout=10)       0.709   myGame/M_muxA_out[11]
    DSP48_X0Y8.M14       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A2      net (fanout=1)        1.408   myGame/myalu/myAdd/n0029[14]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     12.813ns (5.487ns logic, 7.326ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  7.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_state_q_FSM_FFd18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.803ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_state_q_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.DQ       Tcko                  0.525   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18
    SLICE_X14Y26.B1      net (fanout=10)       2.447   M_state_q_FSM_FFd18
    SLICE_X14Y26.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       Mmux_M_myGame_bsel11_2
    SLICE_X13Y36.D4      net (fanout=9)        1.262   Mmux_M_myGame_bsel11_1
    SLICE_X13Y36.D       Tilo                  0.259   myGame/M_muxA_out[9]
                                                       myGame/muxA/Mmux_out161
    DSP48_X0Y8.B9        net (fanout=11)       1.235   myGame/M_muxA_out[9]
    DSP48_X0Y8.M3        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X10Y28.A6      net (fanout=1)        1.108   myGame/myalu/myAdd/n0029[3]
    SLICE_X10Y28.A       Tilo                  0.235   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X8Y38.D4       net (fanout=5)        1.264   z9
    SLICE_X8Y38.CLK      Tas                   0.339   M_state_q_FSM_FFd18
                                                       M_state_q_FSM_FFd18-In
                                                       M_state_q_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                     12.803ns (5.487ns logic, 7.316ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd19/CLK
  Logical resource: M_state_q_FSM_FFd19/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd5/CLK
  Logical resource: M_state_q_FSM_FFd5/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd18/CLK
  Logical resource: M_state_q_FSM_FFd17/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_state_q_FSM_FFd18/SR
  Logical resource: M_state_q_FSM_FFd17/SR
  Location pin: SLICE_X8Y38.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd18/CLK
  Logical resource: M_state_q_FSM_FFd16/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd18/CLK
  Logical resource: M_state_q_FSM_FFd18/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd11/CLK
  Logical resource: M_state_q_FSM_FFd8/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd11/CLK
  Logical resource: M_state_q_FSM_FFd9/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_state_q_FSM_FFd11/SR
  Logical resource: M_state_q_FSM_FFd9/SR
  Location pin: SLICE_X12Y24.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd11/CLK
  Logical resource: M_state_q_FSM_FFd10/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd11/CLK
  Logical resource: M_state_q_FSM_FFd11/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd23/CLK
  Logical resource: M_state_q_FSM_FFd23/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[12]/CLK
  Logical resource: myGame/board/M_reg_q_11/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[12]/CLK
  Logical resource: myGame/board/M_reg_q_12/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[14]/CLK
  Logical resource: myGame/board/M_reg_q_13/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[14]/CLK
  Logical resource: myGame/board/M_reg_q_14/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: M_counter_q[27]/SR
  Logical resource: M_counter_q_17/SR
  Location pin: SLICE_X14Y24.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: M_counter_q[27]/SR
  Logical resource: M_counter_q_8/SR
  Location pin: SLICE_X14Y24.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd15/CLK
  Logical resource: M_state_q_FSM_FFd14/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd15/CLK
  Logical resource: M_state_q_FSM_FFd15/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X6Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X10Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X10Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X10Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myGame_display[2]/CLK
  Logical resource: myGame/board/M_reg_q_0/CK
  Location pin: SLICE_X10Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myGame_display[2]/CLK
  Logical resource: myGame/board/M_reg_q_1/CK
  Location pin: SLICE_X10Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myGame_display[2]/CLK
  Logical resource: myGame/board/M_reg_q_2/CK
  Location pin: SLICE_X10Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.294|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 77705 paths, 0 nets, and 1548 connections

Design statistics:
   Minimum period:  13.294ns{1}   (Maximum frequency:  75.222MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 28 20:08:29 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



