{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 20:05:46 2021 " "Info: Processing started: Thu Apr 01 20:05:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MC -c MC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MC -c MC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "KZQ:inst1\|7474:inst1\|10~latch " "Warning: Node \"KZQ:inst1\|7474:inst1\|10~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KZQ:inst1\|7474:inst2\|9~latch " "Warning: Node \"KZQ:inst1\|7474:inst2\|9~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KZQ:inst1\|7474:inst3\|9~latch " "Warning: Node \"KZQ:inst1\|7474:inst3\|9~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KZQ:inst1\|7474:inst1\|9~latch " "Warning: Node \"KZQ:inst1\|7474:inst1\|9~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KZQ:inst1\|7474:inst2\|10~latch " "Warning: Node \"KZQ:inst1\|7474:inst2\|10~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 280 248 416 296 "CLK" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SHUCLK " "Info: Assuming node \"SHUCLK\" is an undefined clock" {  } { { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 432 248 416 448 "SHUCLK" "" } { 352 1072 1128 368 "SHUCLK" "" } { 424 416 470 440 "SHUCLK" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SHUCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "KZQ:inst1\|74273:inst7\|14 " "Info: Detected ripple clock \"KZQ:inst1\|74273:inst7\|14\" as buffer" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst1\|74273:inst7\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KZQ:inst1\|inst18 " "Info: Detected gated clock \"KZQ:inst1\|inst18\" as buffer" {  } { { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 424 112 176 472 "inst18" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst1\|inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KZQ:inst1\|sxdl:inst9\|t2 " "Info: Detected gated clock \"KZQ:inst1\|sxdl:inst9\|t2\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 29 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst1\|sxdl:inst9\|t2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KZQ:inst1\|sxdl:inst9\|fstate.s_st2 " "Info: Detected ripple clock \"KZQ:inst1\|sxdl:inst9\|fstate.s_st2\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst1\|sxdl:inst9\|fstate.s_st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KZQ:inst1\|sxdl:inst9\|fstate.st2 " "Info: Detected ripple clock \"KZQ:inst1\|sxdl:inst9\|fstate.st2\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst1\|sxdl:inst9\|fstate.st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KZQ:inst1\|sxdl:inst9\|fstate.st1 " "Info: Detected ripple clock \"KZQ:inst1\|sxdl:inst9\|fstate.st1\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst1\|sxdl:inst9\|fstate.st1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KZQ:inst1\|sxdl:inst9\|fstate.s_st3 " "Info: Detected ripple clock \"KZQ:inst1\|sxdl:inst9\|fstate.s_st3\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst1\|sxdl:inst9\|fstate.s_st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KZQ:inst1\|sxdl:inst9\|fstate.st3 " "Info: Detected ripple clock \"KZQ:inst1\|sxdl:inst9\|fstate.st3\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst1\|sxdl:inst9\|fstate.st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KZQ:inst1\|sxdl:inst9\|t3 " "Info: Detected gated clock \"KZQ:inst1\|sxdl:inst9\|t3\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 30 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst1\|sxdl:inst9\|t3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register KZQ:inst1\|74273:inst\|13 register KZQ:inst1\|74273:inst6\|18 56.42 MHz 17.724 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 56.42 MHz between source register \"KZQ:inst1\|74273:inst\|13\" and destination register \"KZQ:inst1\|74273:inst6\|18\" (period= 17.724 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.100 ns + Longest register register " "Info: + Longest register to register delay is 4.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KZQ:inst1\|74273:inst\|13 1 REG LCFF_X20_Y8_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y8_N7; Fanout = 1; REG Node = 'KZQ:inst1\|74273:inst\|13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KZQ:inst1|74273:inst|13 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns KZQ:inst1\|inst20 2 COMB LCCOMB_X20_Y8_N6 3 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X20_Y8_N6; Fanout = 3; COMB Node = 'KZQ:inst1\|inst20'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { KZQ:inst1|74273:inst|13 KZQ:inst1|inst20 } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 216 248 312 264 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 0.989 ns KZQ:inst1\|7474:inst2\|10~head_lut 3 COMB LCCOMB_X20_Y8_N4 31 " "Info: 3: + IC(0.390 ns) + CELL(0.206 ns) = 0.989 ns; Loc. = LCCOMB_X20_Y8_N4; Fanout = 31; COMB Node = 'KZQ:inst1\|7474:inst2\|10~head_lut'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { KZQ:inst1|inst20 KZQ:inst1|7474:inst2|10~head_lut } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.206 ns) 1.981 ns KZQ:inst1\|rom:inst5\|q\[20\]~93 4 COMB LCCOMB_X20_Y8_N22 1 " "Info: 4: + IC(0.786 ns) + CELL(0.206 ns) = 1.981 ns; Loc. = LCCOMB_X20_Y8_N22; Fanout = 1; COMB Node = 'KZQ:inst1\|rom:inst5\|q\[20\]~93'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { KZQ:inst1|7474:inst2|10~head_lut KZQ:inst1|rom:inst5|q[20]~93 } "NODE_NAME" } } { "../rom/rom.vhd" "" { Text "E:/quartus sy/rom/rom.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.206 ns) 3.220 ns KZQ:inst1\|rom:inst5\|q\[20\]~94 5 COMB LCCOMB_X20_Y8_N8 2 " "Info: 5: + IC(1.033 ns) + CELL(0.206 ns) = 3.220 ns; Loc. = LCCOMB_X20_Y8_N8; Fanout = 2; COMB Node = 'KZQ:inst1\|rom:inst5\|q\[20\]~94'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { KZQ:inst1|rom:inst5|q[20]~93 KZQ:inst1|rom:inst5|q[20]~94 } "NODE_NAME" } } { "../rom/rom.vhd" "" { Text "E:/quartus sy/rom/rom.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.370 ns) 3.992 ns KZQ:inst1\|74273:inst6\|18~0 6 COMB LCCOMB_X20_Y8_N18 1 " "Info: 6: + IC(0.402 ns) + CELL(0.370 ns) = 3.992 ns; Loc. = LCCOMB_X20_Y8_N18; Fanout = 1; COMB Node = 'KZQ:inst1\|74273:inst6\|18~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.772 ns" { KZQ:inst1|rom:inst5|q[20]~94 KZQ:inst1|74273:inst6|18~0 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.100 ns KZQ:inst1\|74273:inst6\|18 7 REG LCFF_X20_Y8_N19 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.100 ns; Loc. = LCFF_X20_Y8_N19; Fanout = 2; REG Node = 'KZQ:inst1\|74273:inst6\|18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { KZQ:inst1|74273:inst6|18~0 KZQ:inst1|74273:inst6|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.489 ns ( 36.32 % ) " "Info: Total cell delay = 1.489 ns ( 36.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.611 ns ( 63.68 % ) " "Info: Total interconnect delay = 2.611 ns ( 63.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { KZQ:inst1|74273:inst|13 KZQ:inst1|inst20 KZQ:inst1|7474:inst2|10~head_lut KZQ:inst1|rom:inst5|q[20]~93 KZQ:inst1|rom:inst5|q[20]~94 KZQ:inst1|74273:inst6|18~0 KZQ:inst1|74273:inst6|18 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.100 ns" { KZQ:inst1|74273:inst|13 {} KZQ:inst1|inst20 {} KZQ:inst1|7474:inst2|10~head_lut {} KZQ:inst1|rom:inst5|q[20]~93 {} KZQ:inst1|rom:inst5|q[20]~94 {} KZQ:inst1|74273:inst6|18~0 {} KZQ:inst1|74273:inst6|18 {} } { 0.000ns 0.000ns 0.390ns 0.786ns 1.033ns 0.402ns 0.000ns } { 0.000ns 0.393ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.498 ns - Smallest " "Info: - Smallest clock skew is -4.498 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.510 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 6.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_18 6 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 280 248 416 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(0.970 ns) 4.164 ns KZQ:inst1\|sxdl:inst9\|fstate.st1 2 REG LCFF_X27_Y7_N21 6 " "Info: 2: + IC(2.104 ns) + CELL(0.970 ns) = 4.164 ns; Loc. = LCFF_X27_Y7_N21; Fanout = 6; REG Node = 'KZQ:inst1\|sxdl:inst9\|fstate.st1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st1 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 5.001 ns KZQ:inst1\|sxdl:inst9\|fstate.st1~clkctrl 3 COMB CLKCTRL_G4 18 " "Info: 3: + IC(0.837 ns) + CELL(0.000 ns) = 5.001 ns; Loc. = CLKCTRL_G4; Fanout = 18; COMB Node = 'KZQ:inst1\|sxdl:inst9\|fstate.st1~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { KZQ:inst1|sxdl:inst9|fstate.st1 KZQ:inst1|sxdl:inst9|fstate.st1~clkctrl } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 6.510 ns KZQ:inst1\|74273:inst6\|18 4 REG LCFF_X20_Y8_N19 2 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 6.510 ns; Loc. = LCFF_X20_Y8_N19; Fanout = 2; REG Node = 'KZQ:inst1\|74273:inst6\|18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { KZQ:inst1|sxdl:inst9|fstate.st1~clkctrl KZQ:inst1|74273:inst6|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 41.87 % ) " "Info: Total cell delay = 2.726 ns ( 41.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.784 ns ( 58.13 % ) " "Info: Total interconnect delay = 3.784 ns ( 58.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.510 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st1 KZQ:inst1|sxdl:inst9|fstate.st1~clkctrl KZQ:inst1|74273:inst6|18 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.510 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st1 {} KZQ:inst1|sxdl:inst9|fstate.st1~clkctrl {} KZQ:inst1|74273:inst6|18 {} } { 0.000ns 0.000ns 2.104ns 0.837ns 0.843ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 11.008 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 11.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_18 6 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 280 248 416 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(0.970 ns) 4.164 ns KZQ:inst1\|sxdl:inst9\|fstate.st1 2 REG LCFF_X27_Y7_N21 6 " "Info: 2: + IC(2.104 ns) + CELL(0.970 ns) = 4.164 ns; Loc. = LCFF_X27_Y7_N21; Fanout = 6; REG Node = 'KZQ:inst1\|sxdl:inst9\|fstate.st1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st1 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(0.970 ns) 6.979 ns KZQ:inst1\|74273:inst7\|14 3 REG LCFF_X19_Y8_N17 2 " "Info: 3: + IC(1.845 ns) + CELL(0.970 ns) = 6.979 ns; Loc. = LCFF_X19_Y8_N17; Fanout = 2; REG Node = 'KZQ:inst1\|74273:inst7\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { KZQ:inst1|sxdl:inst9|fstate.st1 KZQ:inst1|74273:inst7|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.467 ns) + CELL(0.366 ns) 8.812 ns KZQ:inst1\|inst18 4 COMB LCCOMB_X27_Y7_N6 1 " "Info: 4: + IC(1.467 ns) + CELL(0.366 ns) = 8.812 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'KZQ:inst1\|inst18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.833 ns" { KZQ:inst1|74273:inst7|14 KZQ:inst1|inst18 } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 424 112 176 472 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.000 ns) 9.500 ns KZQ:inst1\|inst18~clkctrl 5 COMB CLKCTRL_G7 3 " "Info: 5: + IC(0.688 ns) + CELL(0.000 ns) = 9.500 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'KZQ:inst1\|inst18~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { KZQ:inst1|inst18 KZQ:inst1|inst18~clkctrl } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 424 112 176 472 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 11.008 ns KZQ:inst1\|74273:inst\|13 6 REG LCFF_X20_Y8_N7 1 " "Info: 6: + IC(0.842 ns) + CELL(0.666 ns) = 11.008 ns; Loc. = LCFF_X20_Y8_N7; Fanout = 1; REG Node = 'KZQ:inst1\|74273:inst\|13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { KZQ:inst1|inst18~clkctrl KZQ:inst1|74273:inst|13 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.062 ns ( 36.90 % ) " "Info: Total cell delay = 4.062 ns ( 36.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.946 ns ( 63.10 % ) " "Info: Total interconnect delay = 6.946 ns ( 63.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.008 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st1 KZQ:inst1|74273:inst7|14 KZQ:inst1|inst18 KZQ:inst1|inst18~clkctrl KZQ:inst1|74273:inst|13 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.008 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st1 {} KZQ:inst1|74273:inst7|14 {} KZQ:inst1|inst18 {} KZQ:inst1|inst18~clkctrl {} KZQ:inst1|74273:inst|13 {} } { 0.000ns 0.000ns 2.104ns 1.845ns 1.467ns 0.688ns 0.842ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.510 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st1 KZQ:inst1|sxdl:inst9|fstate.st1~clkctrl KZQ:inst1|74273:inst6|18 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.510 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st1 {} KZQ:inst1|sxdl:inst9|fstate.st1~clkctrl {} KZQ:inst1|74273:inst6|18 {} } { 0.000ns 0.000ns 2.104ns 0.837ns 0.843ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.008 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st1 KZQ:inst1|74273:inst7|14 KZQ:inst1|inst18 KZQ:inst1|inst18~clkctrl KZQ:inst1|74273:inst|13 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.008 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st1 {} KZQ:inst1|74273:inst7|14 {} KZQ:inst1|inst18 {} KZQ:inst1|inst18~clkctrl {} KZQ:inst1|74273:inst|13 {} } { 0.000ns 0.000ns 2.104ns 1.845ns 1.467ns 0.688ns 0.842ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { KZQ:inst1|74273:inst|13 KZQ:inst1|inst20 KZQ:inst1|7474:inst2|10~head_lut KZQ:inst1|rom:inst5|q[20]~93 KZQ:inst1|rom:inst5|q[20]~94 KZQ:inst1|74273:inst6|18~0 KZQ:inst1|74273:inst6|18 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.100 ns" { KZQ:inst1|74273:inst|13 {} KZQ:inst1|inst20 {} KZQ:inst1|7474:inst2|10~head_lut {} KZQ:inst1|rom:inst5|q[20]~93 {} KZQ:inst1|rom:inst5|q[20]~94 {} KZQ:inst1|74273:inst6|18~0 {} KZQ:inst1|74273:inst6|18 {} } { 0.000ns 0.000ns 0.390ns 0.786ns 1.033ns 0.402ns 0.000ns } { 0.000ns 0.393ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.510 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st1 KZQ:inst1|sxdl:inst9|fstate.st1~clkctrl KZQ:inst1|74273:inst6|18 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.510 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st1 {} KZQ:inst1|sxdl:inst9|fstate.st1~clkctrl {} KZQ:inst1|74273:inst6|18 {} } { 0.000ns 0.000ns 2.104ns 0.837ns 0.843ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.008 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st1 KZQ:inst1|74273:inst7|14 KZQ:inst1|inst18 KZQ:inst1|inst18~clkctrl KZQ:inst1|74273:inst|13 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.008 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st1 {} KZQ:inst1|74273:inst7|14 {} KZQ:inst1|inst18 {} KZQ:inst1|inst18~clkctrl {} KZQ:inst1|74273:inst|13 {} } { 0.000ns 0.000ns 2.104ns 1.845ns 1.467ns 0.688ns 0.842ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "SHUCLK register register xianshi1:inst3\|count8:inst\|74161:inst\|f74161:sub\|87 xianshi1:inst3\|count8:inst\|inst2 340.02 MHz Internal " "Info: Clock \"SHUCLK\" Internal fmax is restricted to 340.02 MHz between source register \"xianshi1:inst3\|count8:inst\|74161:inst\|f74161:sub\|87\" and destination register \"xianshi1:inst3\|count8:inst\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.788 ns + Longest register register " "Info: + Longest register to register delay is 1.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns xianshi1:inst3\|count8:inst\|74161:inst\|f74161:sub\|87 1 REG LCFF_X18_Y9_N21 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N21; Fanout = 21; REG Node = 'xianshi1:inst3\|count8:inst\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.615 ns) 1.111 ns xianshi1:inst3\|mux4_8_1:inst3\|Equal7~2 2 COMB LCCOMB_X18_Y9_N30 2 " "Info: 2: + IC(0.496 ns) + CELL(0.615 ns) = 1.111 ns; Loc. = LCCOMB_X18_Y9_N30; Fanout = 2; COMB Node = 'xianshi1:inst3\|mux4_8_1:inst3\|Equal7~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 xianshi1:inst3|mux4_8_1:inst3|Equal7~2 } "NODE_NAME" } } { "mux4_8_1.vhd" "" { Text "E:/quartus sy/MC/mux4_8_1.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.202 ns) 1.680 ns xianshi1:inst3\|count8:inst\|inst2~0 3 COMB LCCOMB_X18_Y9_N28 1 " "Info: 3: + IC(0.367 ns) + CELL(0.202 ns) = 1.680 ns; Loc. = LCCOMB_X18_Y9_N28; Fanout = 1; COMB Node = 'xianshi1:inst3\|count8:inst\|inst2~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { xianshi1:inst3|mux4_8_1:inst3|Equal7~2 xianshi1:inst3|count8:inst|inst2~0 } "NODE_NAME" } } { "count8.bdf" "" { Schematic "E:/quartus sy/MC/count8.bdf" { { 328 616 680 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.788 ns xianshi1:inst3\|count8:inst\|inst2 4 REG LCFF_X18_Y9_N29 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.788 ns; Loc. = LCFF_X18_Y9_N29; Fanout = 3; REG Node = 'xianshi1:inst3\|count8:inst\|inst2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { xianshi1:inst3|count8:inst|inst2~0 xianshi1:inst3|count8:inst|inst2 } "NODE_NAME" } } { "count8.bdf" "" { Schematic "E:/quartus sy/MC/count8.bdf" { { 328 616 680 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.925 ns ( 51.73 % ) " "Info: Total cell delay = 0.925 ns ( 51.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.863 ns ( 48.27 % ) " "Info: Total interconnect delay = 0.863 ns ( 48.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 xianshi1:inst3|mux4_8_1:inst3|Equal7~2 xianshi1:inst3|count8:inst|inst2~0 xianshi1:inst3|count8:inst|inst2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.788 ns" { xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 {} xianshi1:inst3|mux4_8_1:inst3|Equal7~2 {} xianshi1:inst3|count8:inst|inst2~0 {} xianshi1:inst3|count8:inst|inst2 {} } { 0.000ns 0.496ns 0.367ns 0.000ns } { 0.000ns 0.615ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SHUCLK destination 2.749 ns + Shortest register " "Info: + Shortest clock path from clock \"SHUCLK\" to destination register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns SHUCLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'SHUCLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHUCLK } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 432 248 416 448 "SHUCLK" "" } { 352 1072 1128 368 "SHUCLK" "" } { 424 416 470 440 "SHUCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns SHUCLK~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'SHUCLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { SHUCLK SHUCLK~clkctrl } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 432 248 416 448 "SHUCLK" "" } { 352 1072 1128 368 "SHUCLK" "" } { 424 416 470 440 "SHUCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.749 ns xianshi1:inst3\|count8:inst\|inst2 3 REG LCFF_X18_Y9_N29 3 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X18_Y9_N29; Fanout = 3; REG Node = 'xianshi1:inst3\|count8:inst\|inst2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { SHUCLK~clkctrl xianshi1:inst3|count8:inst|inst2 } "NODE_NAME" } } { "count8.bdf" "" { Schematic "E:/quartus sy/MC/count8.bdf" { { 328 616 680 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.24 % ) " "Info: Total cell delay = 1.766 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.76 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { SHUCLK SHUCLK~clkctrl xianshi1:inst3|count8:inst|inst2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { SHUCLK {} SHUCLK~combout {} SHUCLK~clkctrl {} xianshi1:inst3|count8:inst|inst2 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SHUCLK source 2.749 ns - Longest register " "Info: - Longest clock path from clock \"SHUCLK\" to source register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns SHUCLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'SHUCLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHUCLK } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 432 248 416 448 "SHUCLK" "" } { 352 1072 1128 368 "SHUCLK" "" } { 424 416 470 440 "SHUCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns SHUCLK~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'SHUCLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { SHUCLK SHUCLK~clkctrl } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 432 248 416 448 "SHUCLK" "" } { 352 1072 1128 368 "SHUCLK" "" } { 424 416 470 440 "SHUCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.749 ns xianshi1:inst3\|count8:inst\|74161:inst\|f74161:sub\|87 3 REG LCFF_X18_Y9_N21 21 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X18_Y9_N21; Fanout = 21; REG Node = 'xianshi1:inst3\|count8:inst\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { SHUCLK~clkctrl xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.24 % ) " "Info: Total cell delay = 1.766 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.76 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { SHUCLK SHUCLK~clkctrl xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { SHUCLK {} SHUCLK~combout {} SHUCLK~clkctrl {} xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { SHUCLK SHUCLK~clkctrl xianshi1:inst3|count8:inst|inst2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { SHUCLK {} SHUCLK~combout {} SHUCLK~clkctrl {} xianshi1:inst3|count8:inst|inst2 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { SHUCLK SHUCLK~clkctrl xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { SHUCLK {} SHUCLK~combout {} SHUCLK~clkctrl {} xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count8.bdf" "" { Schematic "E:/quartus sy/MC/count8.bdf" { { 328 616 680 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 xianshi1:inst3|mux4_8_1:inst3|Equal7~2 xianshi1:inst3|count8:inst|inst2~0 xianshi1:inst3|count8:inst|inst2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.788 ns" { xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 {} xianshi1:inst3|mux4_8_1:inst3|Equal7~2 {} xianshi1:inst3|count8:inst|inst2~0 {} xianshi1:inst3|count8:inst|inst2 {} } { 0.000ns 0.496ns 0.367ns 0.000ns } { 0.000ns 0.615ns 0.202ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { SHUCLK SHUCLK~clkctrl xianshi1:inst3|count8:inst|inst2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { SHUCLK {} SHUCLK~combout {} SHUCLK~clkctrl {} xianshi1:inst3|count8:inst|inst2 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { SHUCLK SHUCLK~clkctrl xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { SHUCLK {} SHUCLK~combout {} SHUCLK~clkctrl {} xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xianshi1:inst3|count8:inst|inst2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { xianshi1:inst3|count8:inst|inst2 {} } {  } {  } "" } } { "count8.bdf" "" { Schematic "E:/quartus sy/MC/count8.bdf" { { 328 616 680 408 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 93 " "Warning: Circuit may not operate. Detected 93 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "KZQ:inst1\|74273:inst7\|19 SJTL:inst\|ysq:inst\|r5\[3\] CLK 2.318 ns " "Info: Found hold time violation between source  pin or register \"KZQ:inst1\|74273:inst7\|19\" and destination pin or register \"SJTL:inst\|ysq:inst\|r5\[3\]\" for clock \"CLK\" (Hold time is 2.318 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.571 ns + Largest " "Info: + Largest clock skew is 3.571 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.095 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_18 6 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 280 248 416 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(0.970 ns) 4.164 ns KZQ:inst1\|sxdl:inst9\|fstate.st3 2 REG LCFF_X27_Y7_N5 4 " "Info: 2: + IC(2.104 ns) + CELL(0.970 ns) = 4.164 ns; Loc. = LCFF_X27_Y7_N5; Fanout = 4; REG Node = 'KZQ:inst1\|sxdl:inst9\|fstate.st3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st3 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.319 ns) 4.935 ns KZQ:inst1\|sxdl:inst9\|t3 3 COMB LCCOMB_X27_Y7_N14 3 " "Info: 3: + IC(0.452 ns) + CELL(0.319 ns) = 4.935 ns; Loc. = LCCOMB_X27_Y7_N14; Fanout = 3; COMB Node = 'KZQ:inst1\|sxdl:inst9\|t3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { KZQ:inst1|sxdl:inst9|fstate.st3 KZQ:inst1|sxdl:inst9|t3 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.637 ns) + CELL(0.000 ns) 8.572 ns KZQ:inst1\|sxdl:inst9\|t3~clkctrl 4 COMB CLKCTRL_G5 24 " "Info: 4: + IC(3.637 ns) + CELL(0.000 ns) = 8.572 ns; Loc. = CLKCTRL_G5; Fanout = 24; COMB Node = 'KZQ:inst1\|sxdl:inst9\|t3~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.637 ns" { KZQ:inst1|sxdl:inst9|t3 KZQ:inst1|sxdl:inst9|t3~clkctrl } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 10.095 ns SJTL:inst\|ysq:inst\|r5\[3\] 5 REG LCFF_X20_Y11_N25 2 " "Info: 5: + IC(0.857 ns) + CELL(0.666 ns) = 10.095 ns; Loc. = LCFF_X20_Y11_N25; Fanout = 2; REG Node = 'SJTL:inst\|ysq:inst\|r5\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { KZQ:inst1|sxdl:inst9|t3~clkctrl SJTL:inst|ysq:inst|r5[3] } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.045 ns ( 30.16 % ) " "Info: Total cell delay = 3.045 ns ( 30.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.050 ns ( 69.84 % ) " "Info: Total interconnect delay = 7.050 ns ( 69.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.095 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st3 KZQ:inst1|sxdl:inst9|t3 KZQ:inst1|sxdl:inst9|t3~clkctrl SJTL:inst|ysq:inst|r5[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.095 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st3 {} KZQ:inst1|sxdl:inst9|t3 {} KZQ:inst1|sxdl:inst9|t3~clkctrl {} SJTL:inst|ysq:inst|r5[3] {} } { 0.000ns 0.000ns 2.104ns 0.452ns 3.637ns 0.857ns } { 0.000ns 1.090ns 0.970ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.524 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 6.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_18 6 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 280 248 416 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(0.970 ns) 4.164 ns KZQ:inst1\|sxdl:inst9\|fstate.st1 2 REG LCFF_X27_Y7_N21 6 " "Info: 2: + IC(2.104 ns) + CELL(0.970 ns) = 4.164 ns; Loc. = LCFF_X27_Y7_N21; Fanout = 6; REG Node = 'KZQ:inst1\|sxdl:inst9\|fstate.st1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st1 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 5.001 ns KZQ:inst1\|sxdl:inst9\|fstate.st1~clkctrl 3 COMB CLKCTRL_G4 18 " "Info: 3: + IC(0.837 ns) + CELL(0.000 ns) = 5.001 ns; Loc. = CLKCTRL_G4; Fanout = 18; COMB Node = 'KZQ:inst1\|sxdl:inst9\|fstate.st1~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { KZQ:inst1|sxdl:inst9|fstate.st1 KZQ:inst1|sxdl:inst9|fstate.st1~clkctrl } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 6.524 ns KZQ:inst1\|74273:inst7\|19 4 REG LCFF_X20_Y11_N23 8 " "Info: 4: + IC(0.857 ns) + CELL(0.666 ns) = 6.524 ns; Loc. = LCFF_X20_Y11_N23; Fanout = 8; REG Node = 'KZQ:inst1\|74273:inst7\|19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { KZQ:inst1|sxdl:inst9|fstate.st1~clkctrl KZQ:inst1|74273:inst7|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 41.78 % ) " "Info: Total cell delay = 2.726 ns ( 41.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.798 ns ( 58.22 % ) " "Info: Total interconnect delay = 3.798 ns ( 58.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.524 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st1 KZQ:inst1|sxdl:inst9|fstate.st1~clkctrl KZQ:inst1|74273:inst7|19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.524 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st1 {} KZQ:inst1|sxdl:inst9|fstate.st1~clkctrl {} KZQ:inst1|74273:inst7|19 {} } { 0.000ns 0.000ns 2.104ns 0.837ns 0.857ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.095 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st3 KZQ:inst1|sxdl:inst9|t3 KZQ:inst1|sxdl:inst9|t3~clkctrl SJTL:inst|ysq:inst|r5[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.095 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st3 {} KZQ:inst1|sxdl:inst9|t3 {} KZQ:inst1|sxdl:inst9|t3~clkctrl {} SJTL:inst|ysq:inst|r5[3] {} } { 0.000ns 0.000ns 2.104ns 0.452ns 3.637ns 0.857ns } { 0.000ns 1.090ns 0.970ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.524 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st1 KZQ:inst1|sxdl:inst9|fstate.st1~clkctrl KZQ:inst1|74273:inst7|19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.524 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st1 {} KZQ:inst1|sxdl:inst9|fstate.st1~clkctrl {} KZQ:inst1|74273:inst7|19 {} } { 0.000ns 0.000ns 2.104ns 0.837ns 0.857ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.255 ns - Shortest register register " "Info: - Shortest register to register delay is 1.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KZQ:inst1\|74273:inst7\|19 1 REG LCFF_X20_Y11_N23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y11_N23; Fanout = 8; REG Node = 'KZQ:inst1\|74273:inst7\|19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KZQ:inst1|74273:inst7|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.855 ns) 1.255 ns SJTL:inst\|ysq:inst\|r5\[3\] 2 REG LCFF_X20_Y11_N25 2 " "Info: 2: + IC(0.400 ns) + CELL(0.855 ns) = 1.255 ns; Loc. = LCFF_X20_Y11_N25; Fanout = 2; REG Node = 'SJTL:inst\|ysq:inst\|r5\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { KZQ:inst1|74273:inst7|19 SJTL:inst|ysq:inst|r5[3] } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.855 ns ( 68.13 % ) " "Info: Total cell delay = 0.855 ns ( 68.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 31.87 % ) " "Info: Total interconnect delay = 0.400 ns ( 31.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { KZQ:inst1|74273:inst7|19 SJTL:inst|ysq:inst|r5[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.255 ns" { KZQ:inst1|74273:inst7|19 {} SJTL:inst|ysq:inst|r5[3] {} } { 0.000ns 0.400ns } { 0.000ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 28 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.095 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st3 KZQ:inst1|sxdl:inst9|t3 KZQ:inst1|sxdl:inst9|t3~clkctrl SJTL:inst|ysq:inst|r5[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.095 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st3 {} KZQ:inst1|sxdl:inst9|t3 {} KZQ:inst1|sxdl:inst9|t3~clkctrl {} SJTL:inst|ysq:inst|r5[3] {} } { 0.000ns 0.000ns 2.104ns 0.452ns 3.637ns 0.857ns } { 0.000ns 1.090ns 0.970ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.524 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st1 KZQ:inst1|sxdl:inst9|fstate.st1~clkctrl KZQ:inst1|74273:inst7|19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.524 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st1 {} KZQ:inst1|sxdl:inst9|fstate.st1~clkctrl {} KZQ:inst1|74273:inst7|19 {} } { 0.000ns 0.000ns 2.104ns 0.837ns 0.857ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { KZQ:inst1|74273:inst7|19 SJTL:inst|ysq:inst|r5[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.255 ns" { KZQ:inst1|74273:inst7|19 {} SJTL:inst|ysq:inst|r5[3] {} } { 0.000ns 0.400ns } { 0.000ns 0.855ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "KZQ:inst1\|sxdl:inst9\|fstate.s_st4 DP CLK 6.472 ns register " "Info: tsu for register \"KZQ:inst1\|sxdl:inst9\|fstate.s_st4\" (data pin = \"DP\", clock pin = \"CLK\") is 6.472 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.240 ns + Longest pin register " "Info: + Longest pin to register delay is 9.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns DP 1 PIN PIN_75 8 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_75; Fanout = 8; PIN Node = 'DP'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 312 248 416 328 "DP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.193 ns) + CELL(0.624 ns) 7.782 ns KZQ:inst1\|sxdl:inst9\|Selector3~1 2 COMB LCCOMB_X27_Y7_N22 1 " "Info: 2: + IC(6.193 ns) + CELL(0.624 ns) = 7.782 ns; Loc. = LCCOMB_X27_Y7_N22; Fanout = 1; COMB Node = 'KZQ:inst1\|sxdl:inst9\|Selector3~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.817 ns" { DP KZQ:inst1|sxdl:inst9|Selector3~1 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.651 ns) 9.132 ns KZQ:inst1\|sxdl:inst9\|Selector5~0 3 COMB LCCOMB_X27_Y7_N10 1 " "Info: 3: + IC(0.699 ns) + CELL(0.651 ns) = 9.132 ns; Loc. = LCCOMB_X27_Y7_N10; Fanout = 1; COMB Node = 'KZQ:inst1\|sxdl:inst9\|Selector5~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { KZQ:inst1|sxdl:inst9|Selector3~1 KZQ:inst1|sxdl:inst9|Selector5~0 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.240 ns KZQ:inst1\|sxdl:inst9\|fstate.s_st4 4 REG LCFF_X27_Y7_N11 6 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.240 ns; Loc. = LCFF_X27_Y7_N11; Fanout = 6; REG Node = 'KZQ:inst1\|sxdl:inst9\|fstate.s_st4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { KZQ:inst1|sxdl:inst9|Selector5~0 KZQ:inst1|sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.348 ns ( 25.41 % ) " "Info: Total cell delay = 2.348 ns ( 25.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.892 ns ( 74.59 % ) " "Info: Total interconnect delay = 6.892 ns ( 74.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.240 ns" { DP KZQ:inst1|sxdl:inst9|Selector3~1 KZQ:inst1|sxdl:inst9|Selector5~0 KZQ:inst1|sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.240 ns" { DP {} DP~combout {} KZQ:inst1|sxdl:inst9|Selector3~1 {} KZQ:inst1|sxdl:inst9|Selector5~0 {} KZQ:inst1|sxdl:inst9|fstate.s_st4 {} } { 0.000ns 0.000ns 6.193ns 0.699ns 0.000ns } { 0.000ns 0.965ns 0.624ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.728 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_18 6 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 280 248 416 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns CLK~clkctrl 2 COMB CLKCTRL_G1 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 280 248 416 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.728 ns KZQ:inst1\|sxdl:inst9\|fstate.s_st4 3 REG LCFF_X27_Y7_N11 6 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.728 ns; Loc. = LCFF_X27_Y7_N11; Fanout = 6; REG Node = 'KZQ:inst1\|sxdl:inst9\|fstate.s_st4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { CLK~clkctrl KZQ:inst1|sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.37 % ) " "Info: Total cell delay = 1.756 ns ( 64.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.63 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { CLK CLK~clkctrl KZQ:inst1|sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.728 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KZQ:inst1|sxdl:inst9|fstate.s_st4 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.240 ns" { DP KZQ:inst1|sxdl:inst9|Selector3~1 KZQ:inst1|sxdl:inst9|Selector5~0 KZQ:inst1|sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.240 ns" { DP {} DP~combout {} KZQ:inst1|sxdl:inst9|Selector3~1 {} KZQ:inst1|sxdl:inst9|Selector5~0 {} KZQ:inst1|sxdl:inst9|fstate.s_st4 {} } { 0.000ns 0.000ns 6.193ns 0.699ns 0.000ns } { 0.000ns 0.965ns 0.624ns 0.651ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { CLK CLK~clkctrl KZQ:inst1|sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.728 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KZQ:inst1|sxdl:inst9|fstate.s_st4 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK BUS\[2\] SJTL:inst\|ysq:inst\|dr1\[0\] 25.595 ns register " "Info: tco from clock \"CLK\" to destination pin \"BUS\[2\]\" through register \"SJTL:inst\|ysq:inst\|dr1\[0\]\" is 25.595 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.667 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 9.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_18 6 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 280 248 416 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(0.970 ns) 4.164 ns KZQ:inst1\|sxdl:inst9\|fstate.s_st2 2 REG LCFF_X27_Y7_N3 3 " "Info: 2: + IC(2.104 ns) + CELL(0.970 ns) = 4.164 ns; Loc. = LCFF_X27_Y7_N3; Fanout = 3; REG Node = 'KZQ:inst1\|sxdl:inst9\|fstate.s_st2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.s_st2 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.624 ns) 5.233 ns KZQ:inst1\|sxdl:inst9\|t2 3 COMB LCCOMB_X27_Y7_N8 2 " "Info: 3: + IC(0.445 ns) + CELL(0.624 ns) = 5.233 ns; Loc. = LCCOMB_X27_Y7_N8; Fanout = 2; COMB Node = 'KZQ:inst1\|sxdl:inst9\|t2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { KZQ:inst1|sxdl:inst9|fstate.s_st2 KZQ:inst1|sxdl:inst9|t2 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.924 ns) + CELL(0.000 ns) 8.157 ns KZQ:inst1\|sxdl:inst9\|t2~clkctrl 4 COMB CLKCTRL_G0 46 " "Info: 4: + IC(2.924 ns) + CELL(0.000 ns) = 8.157 ns; Loc. = CLKCTRL_G0; Fanout = 46; COMB Node = 'KZQ:inst1\|sxdl:inst9\|t2~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { KZQ:inst1|sxdl:inst9|t2 KZQ:inst1|sxdl:inst9|t2~clkctrl } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 9.667 ns SJTL:inst\|ysq:inst\|dr1\[0\] 5 REG LCFF_X20_Y9_N31 11 " "Info: 5: + IC(0.844 ns) + CELL(0.666 ns) = 9.667 ns; Loc. = LCFF_X20_Y9_N31; Fanout = 11; REG Node = 'SJTL:inst\|ysq:inst\|dr1\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { KZQ:inst1|sxdl:inst9|t2~clkctrl SJTL:inst|ysq:inst|dr1[0] } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.350 ns ( 34.65 % ) " "Info: Total cell delay = 3.350 ns ( 34.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.317 ns ( 65.35 % ) " "Info: Total interconnect delay = 6.317 ns ( 65.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.667 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.s_st2 KZQ:inst1|sxdl:inst9|t2 KZQ:inst1|sxdl:inst9|t2~clkctrl SJTL:inst|ysq:inst|dr1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.667 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.s_st2 {} KZQ:inst1|sxdl:inst9|t2 {} KZQ:inst1|sxdl:inst9|t2~clkctrl {} SJTL:inst|ysq:inst|dr1[0] {} } { 0.000ns 0.000ns 2.104ns 0.445ns 2.924ns 0.844ns } { 0.000ns 1.090ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.624 ns + Longest register pin " "Info: + Longest register to pin delay is 15.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SJTL:inst\|ysq:inst\|dr1\[0\] 1 REG LCFF_X20_Y9_N31 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y9_N31; Fanout = 11; REG Node = 'SJTL:inst\|ysq:inst\|dr1\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SJTL:inst|ysq:inst|dr1[0] } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.621 ns) 1.893 ns SJTL:inst\|ysq:inst\|Add13~1 2 COMB LCCOMB_X19_Y11_N0 2 " "Info: 2: + IC(1.272 ns) + CELL(0.621 ns) = 1.893 ns; Loc. = LCCOMB_X19_Y11_N0; Fanout = 2; COMB Node = 'SJTL:inst\|ysq:inst\|Add13~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { SJTL:inst|ysq:inst|dr1[0] SJTL:inst|ysq:inst|Add13~1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.399 ns SJTL:inst\|ysq:inst\|Add13~2 3 COMB LCCOMB_X19_Y11_N2 3 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.399 ns; Loc. = LCCOMB_X19_Y11_N2; Fanout = 3; COMB Node = 'SJTL:inst\|ysq:inst\|Add13~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { SJTL:inst|ysq:inst|Add13~1 SJTL:inst|ysq:inst|Add13~2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.596 ns) 4.014 ns SJTL:inst\|ysq:inst\|Add12~3 4 COMB LCCOMB_X20_Y11_N6 2 " "Info: 4: + IC(1.019 ns) + CELL(0.596 ns) = 4.014 ns; Loc. = LCCOMB_X20_Y11_N6; Fanout = 2; COMB Node = 'SJTL:inst\|ysq:inst\|Add12~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { SJTL:inst|ysq:inst|Add13~2 SJTL:inst|ysq:inst|Add12~3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.520 ns SJTL:inst\|ysq:inst\|Add12~4 5 COMB LCCOMB_X20_Y11_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 4.520 ns; Loc. = LCCOMB_X20_Y11_N8; Fanout = 1; COMB Node = 'SJTL:inst\|ysq:inst\|Add12~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { SJTL:inst|ysq:inst|Add12~3 SJTL:inst|ysq:inst|Add12~4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.206 ns) 5.812 ns SJTL:inst\|ysq:inst\|bus_Reg\[2\]~63 6 COMB LCCOMB_X19_Y10_N20 1 " "Info: 6: + IC(1.086 ns) + CELL(0.206 ns) = 5.812 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 1; COMB Node = 'SJTL:inst\|ysq:inst\|bus_Reg\[2\]~63'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { SJTL:inst|ysq:inst|Add12~4 SJTL:inst|ysq:inst|bus_Reg[2]~63 } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 6.556 ns SJTL:inst\|ysq:inst\|bus_Reg\[2\]~64 7 COMB LCCOMB_X19_Y10_N22 1 " "Info: 7: + IC(0.374 ns) + CELL(0.370 ns) = 6.556 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 1; COMB Node = 'SJTL:inst\|ysq:inst\|bus_Reg\[2\]~64'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { SJTL:inst|ysq:inst|bus_Reg[2]~63 SJTL:inst|ysq:inst|bus_Reg[2]~64 } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.426 ns) + CELL(0.370 ns) 8.352 ns SJTL:inst\|ysq:inst\|bus_Reg\[2\]~66 8 COMB LCCOMB_X21_Y11_N12 1 " "Info: 8: + IC(1.426 ns) + CELL(0.370 ns) = 8.352 ns; Loc. = LCCOMB_X21_Y11_N12; Fanout = 1; COMB Node = 'SJTL:inst\|ysq:inst\|bus_Reg\[2\]~66'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { SJTL:inst|ysq:inst|bus_Reg[2]~64 SJTL:inst|ysq:inst|bus_Reg[2]~66 } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 8.923 ns SJTL:inst\|ysq:inst\|bus_Reg\[2\]~67 9 COMB LCCOMB_X21_Y11_N0 4 " "Info: 9: + IC(0.365 ns) + CELL(0.206 ns) = 8.923 ns; Loc. = LCCOMB_X21_Y11_N0; Fanout = 4; COMB Node = 'SJTL:inst\|ysq:inst\|bus_Reg\[2\]~67'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { SJTL:inst|ysq:inst|bus_Reg[2]~66 SJTL:inst|ysq:inst|bus_Reg[2]~67 } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.370 ns) 10.750 ns SJTL:inst\|ysq:inst\|d\[2\]~41 10 COMB LCCOMB_X22_Y10_N18 1 " "Info: 10: + IC(1.457 ns) + CELL(0.370 ns) = 10.750 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 1; COMB Node = 'SJTL:inst\|ysq:inst\|d\[2\]~41'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { SJTL:inst|ysq:inst|bus_Reg[2]~67 SJTL:inst|ysq:inst|d[2]~41 } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.638 ns) + CELL(3.236 ns) 15.624 ns BUS\[2\] 11 PIN PIN_113 0 " "Info: 11: + IC(1.638 ns) + CELL(3.236 ns) = 15.624 ns; Loc. = PIN_113; Fanout = 0; PIN Node = 'BUS\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.874 ns" { SJTL:inst|ysq:inst|d[2]~41 BUS[2] } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 576 854 1030 592 "BUS\[7..0\]" "" } { 208 440 512 224 "BUS\[7\]" "" } { 224 440 512 240 "BUS\[6\]" "" } { 240 440 512 256 "BUS\[5\]" "" } { 568 768 854 584 "BUS\[7..0\]" "" } { 352 1008 1066 368 "BUS\[7..0\]" "" } { 400 1080 1138 416 "BUS\[7..4\]" "" } { 416 1072 1130 432 "BUS\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.987 ns ( 44.72 % ) " "Info: Total cell delay = 6.987 ns ( 44.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.637 ns ( 55.28 % ) " "Info: Total interconnect delay = 8.637 ns ( 55.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.624 ns" { SJTL:inst|ysq:inst|dr1[0] SJTL:inst|ysq:inst|Add13~1 SJTL:inst|ysq:inst|Add13~2 SJTL:inst|ysq:inst|Add12~3 SJTL:inst|ysq:inst|Add12~4 SJTL:inst|ysq:inst|bus_Reg[2]~63 SJTL:inst|ysq:inst|bus_Reg[2]~64 SJTL:inst|ysq:inst|bus_Reg[2]~66 SJTL:inst|ysq:inst|bus_Reg[2]~67 SJTL:inst|ysq:inst|d[2]~41 BUS[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.624 ns" { SJTL:inst|ysq:inst|dr1[0] {} SJTL:inst|ysq:inst|Add13~1 {} SJTL:inst|ysq:inst|Add13~2 {} SJTL:inst|ysq:inst|Add12~3 {} SJTL:inst|ysq:inst|Add12~4 {} SJTL:inst|ysq:inst|bus_Reg[2]~63 {} SJTL:inst|ysq:inst|bus_Reg[2]~64 {} SJTL:inst|ysq:inst|bus_Reg[2]~66 {} SJTL:inst|ysq:inst|bus_Reg[2]~67 {} SJTL:inst|ysq:inst|d[2]~41 {} BUS[2] {} } { 0.000ns 1.272ns 0.000ns 1.019ns 0.000ns 1.086ns 0.374ns 1.426ns 0.365ns 1.457ns 1.638ns } { 0.000ns 0.621ns 0.506ns 0.596ns 0.506ns 0.206ns 0.370ns 0.370ns 0.206ns 0.370ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.667 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.s_st2 KZQ:inst1|sxdl:inst9|t2 KZQ:inst1|sxdl:inst9|t2~clkctrl SJTL:inst|ysq:inst|dr1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.667 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.s_st2 {} KZQ:inst1|sxdl:inst9|t2 {} KZQ:inst1|sxdl:inst9|t2~clkctrl {} SJTL:inst|ysq:inst|dr1[0] {} } { 0.000ns 0.000ns 2.104ns 0.445ns 2.924ns 0.844ns } { 0.000ns 1.090ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.624 ns" { SJTL:inst|ysq:inst|dr1[0] SJTL:inst|ysq:inst|Add13~1 SJTL:inst|ysq:inst|Add13~2 SJTL:inst|ysq:inst|Add12~3 SJTL:inst|ysq:inst|Add12~4 SJTL:inst|ysq:inst|bus_Reg[2]~63 SJTL:inst|ysq:inst|bus_Reg[2]~64 SJTL:inst|ysq:inst|bus_Reg[2]~66 SJTL:inst|ysq:inst|bus_Reg[2]~67 SJTL:inst|ysq:inst|d[2]~41 BUS[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.624 ns" { SJTL:inst|ysq:inst|dr1[0] {} SJTL:inst|ysq:inst|Add13~1 {} SJTL:inst|ysq:inst|Add13~2 {} SJTL:inst|ysq:inst|Add12~3 {} SJTL:inst|ysq:inst|Add12~4 {} SJTL:inst|ysq:inst|bus_Reg[2]~63 {} SJTL:inst|ysq:inst|bus_Reg[2]~64 {} SJTL:inst|ysq:inst|bus_Reg[2]~66 {} SJTL:inst|ysq:inst|bus_Reg[2]~67 {} SJTL:inst|ysq:inst|d[2]~41 {} BUS[2] {} } { 0.000ns 1.272ns 0.000ns 1.019ns 0.000ns 1.086ns 0.374ns 1.426ns 0.365ns 1.457ns 1.638ns } { 0.000ns 0.621ns 0.506ns 0.596ns 0.506ns 0.206ns 0.370ns 0.370ns 0.206ns 0.370ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "INPUTD\[7\] OUT\[1\] 18.884 ns Longest " "Info: Longest tpd from source pin \"INPUTD\[7\]\" to destination pin \"OUT\[1\]\" is 18.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns INPUTD\[7\] 1 PIN PIN_60 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_60; Fanout = 2; PIN Node = 'INPUTD\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUTD[7] } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 360 240 408 376 "INPUTD\[7..0\]" "" } { 464 728 816 480 "INPUTD\[7..0\]" "" } { 352 408 485 368 "INPUTD\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.795 ns) + CELL(0.650 ns) 8.389 ns xianshi1:inst3\|mux4_8_1:inst3\|dout\[3\]~37 2 COMB LCCOMB_X18_Y9_N12 1 " "Info: 2: + IC(6.795 ns) + CELL(0.650 ns) = 8.389 ns; Loc. = LCCOMB_X18_Y9_N12; Fanout = 1; COMB Node = 'xianshi1:inst3\|mux4_8_1:inst3\|dout\[3\]~37'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.445 ns" { INPUTD[7] xianshi1:inst3|mux4_8_1:inst3|dout[3]~37 } "NODE_NAME" } } { "mux4_8_1.vhd" "" { Text "E:/quartus sy/MC/mux4_8_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.651 ns) 9.433 ns xianshi1:inst3\|mux4_8_1:inst3\|dout\[3\]~38 3 COMB LCCOMB_X18_Y9_N24 1 " "Info: 3: + IC(0.393 ns) + CELL(0.651 ns) = 9.433 ns; Loc. = LCCOMB_X18_Y9_N24; Fanout = 1; COMB Node = 'xianshi1:inst3\|mux4_8_1:inst3\|dout\[3\]~38'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { xianshi1:inst3|mux4_8_1:inst3|dout[3]~37 xianshi1:inst3|mux4_8_1:inst3|dout[3]~38 } "NODE_NAME" } } { "mux4_8_1.vhd" "" { Text "E:/quartus sy/MC/mux4_8_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.650 ns) 11.122 ns xianshi1:inst3\|mux4_8_1:inst3\|dout\[3\]~39 4 COMB LCCOMB_X18_Y9_N10 7 " "Info: 4: + IC(1.039 ns) + CELL(0.650 ns) = 11.122 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 7; COMB Node = 'xianshi1:inst3\|mux4_8_1:inst3\|dout\[3\]~39'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { xianshi1:inst3|mux4_8_1:inst3|dout[3]~38 xianshi1:inst3|mux4_8_1:inst3|dout[3]~39 } "NODE_NAME" } } { "mux4_8_1.vhd" "" { Text "E:/quartus sy/MC/mux4_8_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.624 ns) 13.683 ns xianshi1:inst3\|new_yima:inst2\|dx\[1\]~105 5 COMB LCCOMB_X9_Y10_N26 1 " "Info: 5: + IC(1.937 ns) + CELL(0.624 ns) = 13.683 ns; Loc. = LCCOMB_X9_Y10_N26; Fanout = 1; COMB Node = 'xianshi1:inst3\|new_yima:inst2\|dx\[1\]~105'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { xianshi1:inst3|mux4_8_1:inst3|dout[3]~39 xianshi1:inst3|new_yima:inst2|dx[1]~105 } "NODE_NAME" } } { "new_yima.vhd" "" { Text "E:/quartus sy/MC/new_yima.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.965 ns) + CELL(3.236 ns) 18.884 ns OUT\[1\] 6 PIN PIN_137 0 " "Info: 6: + IC(1.965 ns) + CELL(3.236 ns) = 18.884 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'OUT\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { xianshi1:inst3|new_yima:inst2|dx[1]~105 OUT[1] } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 184 976 1152 200 "OUT\[6..0\]" "" } { 368 1296 1360 384 "OUT\[6..0\]" "" } { 176 912 976 192 "OUT\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.755 ns ( 35.77 % ) " "Info: Total cell delay = 6.755 ns ( 35.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.129 ns ( 64.23 % ) " "Info: Total interconnect delay = 12.129 ns ( 64.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.884 ns" { INPUTD[7] xianshi1:inst3|mux4_8_1:inst3|dout[3]~37 xianshi1:inst3|mux4_8_1:inst3|dout[3]~38 xianshi1:inst3|mux4_8_1:inst3|dout[3]~39 xianshi1:inst3|new_yima:inst2|dx[1]~105 OUT[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "18.884 ns" { INPUTD[7] {} INPUTD[7]~combout {} xianshi1:inst3|mux4_8_1:inst3|dout[3]~37 {} xianshi1:inst3|mux4_8_1:inst3|dout[3]~38 {} xianshi1:inst3|mux4_8_1:inst3|dout[3]~39 {} xianshi1:inst3|new_yima:inst2|dx[1]~105 {} OUT[1] {} } { 0.000ns 0.000ns 6.795ns 0.393ns 1.039ns 1.937ns 1.965ns } { 0.000ns 0.944ns 0.650ns 0.651ns 0.650ns 0.624ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SJTL:inst\|ysq:inst\|r5\[4\] INPUTD\[4\] CLK 7.030 ns register " "Info: th for register \"SJTL:inst\|ysq:inst\|r5\[4\]\" (data pin = \"INPUTD\[4\]\", clock pin = \"CLK\") is 7.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.096 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_18 6 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 280 248 416 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(0.970 ns) 4.164 ns KZQ:inst1\|sxdl:inst9\|fstate.st3 2 REG LCFF_X27_Y7_N5 4 " "Info: 2: + IC(2.104 ns) + CELL(0.970 ns) = 4.164 ns; Loc. = LCFF_X27_Y7_N5; Fanout = 4; REG Node = 'KZQ:inst1\|sxdl:inst9\|fstate.st3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st3 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.319 ns) 4.935 ns KZQ:inst1\|sxdl:inst9\|t3 3 COMB LCCOMB_X27_Y7_N14 3 " "Info: 3: + IC(0.452 ns) + CELL(0.319 ns) = 4.935 ns; Loc. = LCCOMB_X27_Y7_N14; Fanout = 3; COMB Node = 'KZQ:inst1\|sxdl:inst9\|t3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { KZQ:inst1|sxdl:inst9|fstate.st3 KZQ:inst1|sxdl:inst9|t3 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.637 ns) + CELL(0.000 ns) 8.572 ns KZQ:inst1\|sxdl:inst9\|t3~clkctrl 4 COMB CLKCTRL_G5 24 " "Info: 4: + IC(3.637 ns) + CELL(0.000 ns) = 8.572 ns; Loc. = CLKCTRL_G5; Fanout = 24; COMB Node = 'KZQ:inst1\|sxdl:inst9\|t3~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.637 ns" { KZQ:inst1|sxdl:inst9|t3 KZQ:inst1|sxdl:inst9|t3~clkctrl } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.666 ns) 10.096 ns SJTL:inst\|ysq:inst\|r5\[4\] 5 REG LCFF_X21_Y11_N29 2 " "Info: 5: + IC(0.858 ns) + CELL(0.666 ns) = 10.096 ns; Loc. = LCFF_X21_Y11_N29; Fanout = 2; REG Node = 'SJTL:inst\|ysq:inst\|r5\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { KZQ:inst1|sxdl:inst9|t3~clkctrl SJTL:inst|ysq:inst|r5[4] } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.045 ns ( 30.16 % ) " "Info: Total cell delay = 3.045 ns ( 30.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.051 ns ( 69.84 % ) " "Info: Total interconnect delay = 7.051 ns ( 69.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.096 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st3 KZQ:inst1|sxdl:inst9|t3 KZQ:inst1|sxdl:inst9|t3~clkctrl SJTL:inst|ysq:inst|r5[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.096 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st3 {} KZQ:inst1|sxdl:inst9|t3 {} KZQ:inst1|sxdl:inst9|t3~clkctrl {} SJTL:inst|ysq:inst|r5[4] {} } { 0.000ns 0.000ns 2.104ns 0.452ns 3.637ns 0.858ns } { 0.000ns 1.090ns 0.970ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.372 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns INPUTD\[4\] 1 PIN PIN_89 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 2; PIN Node = 'INPUTD\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUTD[4] } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 360 240 408 376 "INPUTD\[7..0\]" "" } { 464 728 816 480 "INPUTD\[7..0\]" "" } { 352 408 485 368 "INPUTD\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.624 ns) 3.264 ns SJTL:inst\|ysq:inst\|bus_Reg\[4\]~93 2 COMB LCCOMB_X21_Y11_N28 4 " "Info: 2: + IC(1.530 ns) + CELL(0.624 ns) = 3.264 ns; Loc. = LCCOMB_X21_Y11_N28; Fanout = 4; COMB Node = 'SJTL:inst\|ysq:inst\|bus_Reg\[4\]~93'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.154 ns" { INPUTD[4] SJTL:inst|ysq:inst|bus_Reg[4]~93 } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.372 ns SJTL:inst\|ysq:inst\|r5\[4\] 3 REG LCFF_X21_Y11_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.372 ns; Loc. = LCFF_X21_Y11_N29; Fanout = 2; REG Node = 'SJTL:inst\|ysq:inst\|r5\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { SJTL:inst|ysq:inst|bus_Reg[4]~93 SJTL:inst|ysq:inst|r5[4] } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.842 ns ( 54.63 % ) " "Info: Total cell delay = 1.842 ns ( 54.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.530 ns ( 45.37 % ) " "Info: Total interconnect delay = 1.530 ns ( 45.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.372 ns" { INPUTD[4] SJTL:inst|ysq:inst|bus_Reg[4]~93 SJTL:inst|ysq:inst|r5[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.372 ns" { INPUTD[4] {} INPUTD[4]~combout {} SJTL:inst|ysq:inst|bus_Reg[4]~93 {} SJTL:inst|ysq:inst|r5[4] {} } { 0.000ns 0.000ns 1.530ns 0.000ns } { 0.000ns 1.110ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.096 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st3 KZQ:inst1|sxdl:inst9|t3 KZQ:inst1|sxdl:inst9|t3~clkctrl SJTL:inst|ysq:inst|r5[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.096 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st3 {} KZQ:inst1|sxdl:inst9|t3 {} KZQ:inst1|sxdl:inst9|t3~clkctrl {} SJTL:inst|ysq:inst|r5[4] {} } { 0.000ns 0.000ns 2.104ns 0.452ns 3.637ns 0.858ns } { 0.000ns 1.090ns 0.970ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.372 ns" { INPUTD[4] SJTL:inst|ysq:inst|bus_Reg[4]~93 SJTL:inst|ysq:inst|r5[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.372 ns" { INPUTD[4] {} INPUTD[4]~combout {} SJTL:inst|ysq:inst|bus_Reg[4]~93 {} SJTL:inst|ysq:inst|r5[4] {} } { 0.000ns 0.000ns 1.530ns 0.000ns } { 0.000ns 1.110ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 20:05:46 2021 " "Info: Processing ended: Thu Apr 01 20:05:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
