// Seed: 2844790010
module module_0;
  always disable id_1;
  wor id_2;
  assign id_1 = 1'b0 ==? id_2;
  logic [7:0] id_3;
  assign id_3[1] = 1'b0;
  wire id_4;
  wire id_5;
  assign id_1 = 1;
endmodule
module module_1 (
    output wire id_0
    , id_6,
    output wire id_1,
    input tri1 id_2,
    input supply0 id_3,
    input supply1 id_4
);
  always_latch @(posedge 1 or posedge (1)) disable id_7;
  module_0();
  always #1;
endmodule
