#! /opt/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/local/lib/ivl/system.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/local/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/local/lib/ivl/va_math.vpi";
S_0x7fe10c905320 .scope module, "INTG" "INTG" 2 41;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "regEnable";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 4 "A";
    .port_info 4 /INPUT 4 "B";
o0x7fe10ca32188 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fe10ca32218 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fe10c924e60 .functor AND 1, o0x7fe10ca32188, o0x7fe10ca32218, C4<1>, C4<1>;
o0x7fe10ca321e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fe10c923cc0_0 .net "A", 3 0, o0x7fe10ca321e8;  0 drivers
o0x7fe10ca32638 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fe10c923d70_0 .net "B", 3 0, o0x7fe10ca32638;  0 drivers
v0x7fe10c923e00_0 .net "carryOut", 0 0, L_0x7fe10c924440;  1 drivers
o0x7fe10ca32068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe10c923ef0_0 .net "clear", 0 0, o0x7fe10ca32068;  0 drivers
v0x7fe10c923f80_0 .net "clock", 0 0, o0x7fe10ca32188;  0 drivers
v0x7fe10c924090_0 .net "flipFlopOut", 0 0, v0x7fe10c922170_0;  1 drivers
v0x7fe10c924160_0 .net "outRegA", 3 0, v0x7fe10c922910_0;  1 drivers
v0x7fe10c9241f0_0 .net "outRegB", 3 0, v0x7fe10c923b60_0;  1 drivers
v0x7fe10c924280_0 .net "regEnable", 0 0, o0x7fe10ca32218;  0 drivers
v0x7fe10c924390_0 .net "sumOut", 0 0, L_0x7fe10c9244e0;  1 drivers
L_0x7fe10c924c20 .part v0x7fe10c922910_0, 3, 1;
L_0x7fe10c924d40 .part v0x7fe10c923b60_0, 3, 1;
S_0x7fe10c905490 .scope module, "DFF" "D_FLIP_FLOP" 2 58, 2 21 0, S_0x7fe10c905320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "clock";
v0x7fe10c912bb0_0 .net "D", 0 0, L_0x7fe10c924440;  alias, 1 drivers
v0x7fe10c922170_0 .var "Q", 0 0;
v0x7fe10c922210_0 .net "clear", 0 0, o0x7fe10ca32068;  alias, 0 drivers
v0x7fe10c9222c0_0 .net "clock", 0 0, L_0x7fe10c924e60;  1 drivers
E_0x7fe10c9133e0 .event negedge, v0x7fe10c922210_0, v0x7fe10c9222c0_0;
S_0x7fe10c9223c0 .scope module, "EGA" "SHIFT_REGISTER" 2 52, 2 1 0, S_0x7fe10c905320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /INPUT 4 "data_load";
v0x7fe10c922670_0 .net "clock", 0 0, o0x7fe10ca32188;  alias, 0 drivers
v0x7fe10c922710_0 .net "data_in", 0 0, L_0x7fe10c9244e0;  alias, 1 drivers
v0x7fe10c9227b0_0 .net "data_load", 3 0, o0x7fe10ca321e8;  alias, 0 drivers
v0x7fe10c922870_0 .net "enable", 0 0, o0x7fe10ca32218;  alias, 0 drivers
v0x7fe10c922910_0 .var "out", 3 0;
E_0x7fe10c922640 .event posedge, v0x7fe10c922670_0;
S_0x7fe10c922a80 .scope module, "FA" "FULL_ADDER" 2 49, 2 32 0, S_0x7fe10c905320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "z";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
L_0x7fe10ca63050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe10c922cc0_0 .net *"_ivl_10", 0 0, L_0x7fe10ca63050;  1 drivers
v0x7fe10c922d70_0 .net *"_ivl_11", 1 0, L_0x7fe10c924880;  1 drivers
v0x7fe10c922e20_0 .net *"_ivl_13", 1 0, L_0x7fe10c9249c0;  1 drivers
L_0x7fe10ca63098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe10c922ee0_0 .net *"_ivl_16", 0 0, L_0x7fe10ca63098;  1 drivers
v0x7fe10c922f90_0 .net *"_ivl_17", 1 0, L_0x7fe10c924aa0;  1 drivers
v0x7fe10c923080_0 .net *"_ivl_3", 1 0, L_0x7fe10c924600;  1 drivers
L_0x7fe10ca63008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe10c923130_0 .net *"_ivl_6", 0 0, L_0x7fe10ca63008;  1 drivers
v0x7fe10c9231e0_0 .net *"_ivl_7", 1 0, L_0x7fe10c924740;  1 drivers
v0x7fe10c923290_0 .net "c", 0 0, L_0x7fe10c924440;  alias, 1 drivers
v0x7fe10c9233a0_0 .net "s", 0 0, L_0x7fe10c9244e0;  alias, 1 drivers
v0x7fe10c923430_0 .net "x", 0 0, L_0x7fe10c924c20;  1 drivers
v0x7fe10c9234c0_0 .net "y", 0 0, L_0x7fe10c924d40;  1 drivers
v0x7fe10c923550_0 .net "z", 0 0, v0x7fe10c922170_0;  alias, 1 drivers
L_0x7fe10c924440 .part L_0x7fe10c924aa0, 1, 1;
L_0x7fe10c9244e0 .part L_0x7fe10c924aa0, 0, 1;
L_0x7fe10c924600 .concat [ 1 1 0 0], L_0x7fe10c924c20, L_0x7fe10ca63008;
L_0x7fe10c924740 .concat [ 1 1 0 0], L_0x7fe10c924d40, L_0x7fe10ca63050;
L_0x7fe10c924880 .arith/sum 2, L_0x7fe10c924600, L_0x7fe10c924740;
L_0x7fe10c9249c0 .concat [ 1 1 0 0], v0x7fe10c922170_0, L_0x7fe10ca63098;
L_0x7fe10c924aa0 .arith/sum 2, L_0x7fe10c924880, L_0x7fe10c9249c0;
S_0x7fe10c923650 .scope module, "REGB" "SHIFT_REGISTER" 2 55, 2 1 0, S_0x7fe10c905320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /INPUT 4 "data_load";
v0x7fe10c923890_0 .net "clock", 0 0, o0x7fe10ca32188;  alias, 0 drivers
v0x7fe10c923950_0 .net "data_in", 0 0, L_0x7fe10c9244e0;  alias, 1 drivers
v0x7fe10c923a20_0 .net "data_load", 3 0, o0x7fe10ca32638;  alias, 0 drivers
v0x7fe10c923ab0_0 .net "enable", 0 0, o0x7fe10ca32218;  alias, 0 drivers
v0x7fe10c923b60_0 .var "out", 3 0;
    .scope S_0x7fe10c9223c0;
T_0 ;
    %wait E_0x7fe10c922640;
    %load/vec4 v0x7fe10c922870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fe10c922710_0;
    %load/vec4 v0x7fe10c922910_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fe10c922910_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fe10c9227b0_0;
    %assign/vec4 v0x7fe10c922910_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fe10c923650;
T_1 ;
    %wait E_0x7fe10c922640;
    %load/vec4 v0x7fe10c923ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fe10c923950_0;
    %load/vec4 v0x7fe10c923b60_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fe10c923b60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fe10c923a20_0;
    %assign/vec4 v0x7fe10c923b60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe10c905490;
T_2 ;
    %wait E_0x7fe10c9133e0;
    %load/vec4 v0x7fe10c922210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe10c922170_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fe10c912bb0_0;
    %assign/vec4 v0x7fe10c922170_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "SERIAL_ADDER.v";
