// Seed: 2667891946
module module_0 (
    input wire id_0
);
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input supply0 id_2,
    output supply0 id_3,
    output wor id_4,
    input wor id_5,
    input wire id_6,
    input tri0 id_7,
    input tri1 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input supply0 id_11,
    output tri id_12,
    input tri1 id_13,
    output tri1 id_14,
    input supply1 id_15,
    input uwire id_16,
    input tri1 id_17,
    output wand id_18,
    output wor id_19,
    input tri0 id_20,
    input tri0 id_21,
    input tri0 id_22,
    input wand id_23,
    output uwire id_24
);
  assign id_12 = 1'd0;
  xnor (
      id_0,
      id_17,
      id_16,
      id_6,
      id_21,
      id_7,
      id_9,
      id_8,
      id_11,
      id_5,
      id_15,
      id_1,
      id_13,
      id_23,
      id_2,
      id_22
  );
  module_0(
      id_20
  );
endmodule
