

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_4_1'
================================================================
* Date:           Mon Aug 12 18:58:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        vecTrans3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.907 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   101006|   101006|  0.505 ms|  0.505 ms|  101006|  101006|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_4_1  |   101004|   101004|       106|        101|          1|  1000|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 101, depth = 106


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 106
* Pipeline : 1
  Pipeline-0 : II = 101, D = 106, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 109 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 110 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 111 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln4 = store i10 0, i10 %i" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 112 'store' 'store_ln4' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 113 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 114 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 115 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 116 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (1.73ns)   --->   "%icmp_ln4 = icmp_eq  i10 %i_1, i10 1000" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 117 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (1.73ns)   --->   "%add_ln4 = add i10 %i_1, i10 1" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 118 'add' 'add_ln4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %icmp_ln4, void %for.inc.i.split, void %_Z9vecTrans3PfPiS0_.exit.exitStub" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 119 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i10 %i_1" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 120 'zext' 'zext_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i10 %in_r, i64 0, i64 %zext_ln4" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:6->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 121 'getelementptr' 'in_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 122 [2/2] (3.25ns)   --->   "%in_load = load i10 %in_addr" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:6->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 122 'load' 'in_load' <Predicate = (!icmp_ln4)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1000> <ROM>
ST_1 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln4 = store i10 %add_ln4, i10 %i" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 123 'store' 'store_ln4' <Predicate = (!icmp_ln4)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 124 [1/2] (3.25ns)   --->   "%in_load = load i10 %in_addr" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:6->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 124 'load' 'in_load' <Predicate = (!icmp_ln4)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1000> <ROM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i10 %in_load" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:6->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 125 'zext' 'zext_ln6' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln6" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:6->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 126 'getelementptr' 'A_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_3 : Operation 127 [2/2] (3.25ns)   --->   "%A_load = load i11 %A_addr" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:6->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 127 'load' 'A_load' <Predicate = (!icmp_ln4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 128 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_4 : Operation 129 [1/2] (3.25ns)   --->   "%A_load = load i11 %A_addr" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:6->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 129 'load' 'A_load' <Predicate = (!icmp_ln4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_4 : Operation 130 [1/1] (3.52ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln6" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:6->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 130 'icmp' 'addr_cmp' <Predicate = (!icmp_ln4)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 131 'load' 'reuse_reg_load' <Predicate = (!icmp_ln4 & addr_cmp)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.69ns)   --->   "%d = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %A_load" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:6->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 132 'select' 'd' <Predicate = (!icmp_ln4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 245 'ret' 'ret_ln0' <Predicate = (icmp_ln4)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.59>
ST_6 : Operation 133 [10/10] (4.59ns)   --->   "%add_i_i = fadd i32 %d, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 133 'fadd' 'add_i_i' <Predicate = (!icmp_ln4)> <Delay = 4.59> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.35>
ST_7 : Operation 134 [9/10] (3.35ns)   --->   "%add_i_i = fadd i32 %d, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 134 'fadd' 'add_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.35>
ST_8 : Operation 135 [8/10] (3.35ns)   --->   "%add_i_i = fadd i32 %d, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 135 'fadd' 'add_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.35>
ST_9 : Operation 136 [7/10] (3.35ns)   --->   "%add_i_i = fadd i32 %d, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 136 'fadd' 'add_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.35>
ST_10 : Operation 137 [6/10] (3.35ns)   --->   "%add_i_i = fadd i32 %d, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 137 'fadd' 'add_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.35>
ST_11 : Operation 138 [5/10] (3.35ns)   --->   "%add_i_i = fadd i32 %d, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 138 'fadd' 'add_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.35>
ST_12 : Operation 139 [4/10] (3.35ns)   --->   "%add_i_i = fadd i32 %d, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 139 'fadd' 'add_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.35>
ST_13 : Operation 140 [3/10] (3.35ns)   --->   "%add_i_i = fadd i32 %d, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 140 'fadd' 'add_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.35>
ST_14 : Operation 141 [2/10] (3.35ns)   --->   "%add_i_i = fadd i32 %d, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 141 'fadd' 'add_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.35>
ST_15 : Operation 142 [1/10] (3.35ns)   --->   "%add_i_i = fadd i32 %d, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 142 'fadd' 'add_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.73>
ST_16 : Operation 143 [8/8] (3.73ns)   --->   "%mul_i_i = fmul i32 %add_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 143 'fmul' 'mul_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.56>
ST_17 : Operation 144 [7/8] (2.56ns)   --->   "%mul_i_i = fmul i32 %add_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 144 'fmul' 'mul_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.56>
ST_18 : Operation 145 [6/8] (2.56ns)   --->   "%mul_i_i = fmul i32 %add_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 145 'fmul' 'mul_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.56>
ST_19 : Operation 146 [5/8] (2.56ns)   --->   "%mul_i_i = fmul i32 %add_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 146 'fmul' 'mul_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.56>
ST_20 : Operation 147 [4/8] (2.56ns)   --->   "%mul_i_i = fmul i32 %add_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 147 'fmul' 'mul_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.56>
ST_21 : Operation 148 [3/8] (2.56ns)   --->   "%mul_i_i = fmul i32 %add_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 148 'fmul' 'mul_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.56>
ST_22 : Operation 149 [2/8] (2.56ns)   --->   "%mul_i_i = fmul i32 %add_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 149 'fmul' 'mul_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.56>
ST_23 : Operation 150 [1/8] (2.56ns)   --->   "%mul_i_i = fmul i32 %add_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 150 'fmul' 'mul_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.59>
ST_24 : Operation 151 [10/10] (4.59ns)   --->   "%add1_i_i = fadd i32 %mul_i_i, i32 0.3" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 151 'fadd' 'add1_i_i' <Predicate = (!icmp_ln4)> <Delay = 4.59> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.35>
ST_25 : Operation 152 [9/10] (3.35ns)   --->   "%add1_i_i = fadd i32 %mul_i_i, i32 0.3" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 152 'fadd' 'add1_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.35>
ST_26 : Operation 153 [8/10] (3.35ns)   --->   "%add1_i_i = fadd i32 %mul_i_i, i32 0.3" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 153 'fadd' 'add1_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.35>
ST_27 : Operation 154 [7/10] (3.35ns)   --->   "%add1_i_i = fadd i32 %mul_i_i, i32 0.3" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 154 'fadd' 'add1_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.35>
ST_28 : Operation 155 [6/10] (3.35ns)   --->   "%add1_i_i = fadd i32 %mul_i_i, i32 0.3" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 155 'fadd' 'add1_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.35>
ST_29 : Operation 156 [5/10] (3.35ns)   --->   "%add1_i_i = fadd i32 %mul_i_i, i32 0.3" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 156 'fadd' 'add1_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.35>
ST_30 : Operation 157 [4/10] (3.35ns)   --->   "%add1_i_i = fadd i32 %mul_i_i, i32 0.3" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 157 'fadd' 'add1_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.35>
ST_31 : Operation 158 [3/10] (3.35ns)   --->   "%add1_i_i = fadd i32 %mul_i_i, i32 0.3" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 158 'fadd' 'add1_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.35>
ST_32 : Operation 159 [2/10] (3.35ns)   --->   "%add1_i_i = fadd i32 %mul_i_i, i32 0.3" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 159 'fadd' 'add1_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.35>
ST_33 : Operation 160 [1/10] (3.35ns)   --->   "%add1_i_i = fadd i32 %mul_i_i, i32 0.3" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 160 'fadd' 'add1_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.73>
ST_34 : Operation 161 [8/8] (3.73ns)   --->   "%mul2_i_i = fmul i32 %add1_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 161 'fmul' 'mul2_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.56>
ST_35 : Operation 162 [7/8] (2.56ns)   --->   "%mul2_i_i = fmul i32 %add1_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 162 'fmul' 'mul2_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.56>
ST_36 : Operation 163 [6/8] (2.56ns)   --->   "%mul2_i_i = fmul i32 %add1_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 163 'fmul' 'mul2_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.56>
ST_37 : Operation 164 [5/8] (2.56ns)   --->   "%mul2_i_i = fmul i32 %add1_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 164 'fmul' 'mul2_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.56>
ST_38 : Operation 165 [4/8] (2.56ns)   --->   "%mul2_i_i = fmul i32 %add1_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 165 'fmul' 'mul2_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.56>
ST_39 : Operation 166 [3/8] (2.56ns)   --->   "%mul2_i_i = fmul i32 %add1_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 166 'fmul' 'mul2_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.56>
ST_40 : Operation 167 [2/8] (2.56ns)   --->   "%mul2_i_i = fmul i32 %add1_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 167 'fmul' 'mul2_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.56>
ST_41 : Operation 168 [1/8] (2.56ns)   --->   "%mul2_i_i = fmul i32 %add1_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 168 'fmul' 'mul2_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.59>
ST_42 : Operation 169 [10/10] (4.59ns)   --->   "%add3_i_i = fadd i32 %mul2_i_i, i32 0.6" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 169 'fadd' 'add3_i_i' <Predicate = (!icmp_ln4)> <Delay = 4.59> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.35>
ST_43 : Operation 170 [9/10] (3.35ns)   --->   "%add3_i_i = fadd i32 %mul2_i_i, i32 0.6" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 170 'fadd' 'add3_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.35>
ST_44 : Operation 171 [8/10] (3.35ns)   --->   "%add3_i_i = fadd i32 %mul2_i_i, i32 0.6" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 171 'fadd' 'add3_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.35>
ST_45 : Operation 172 [7/10] (3.35ns)   --->   "%add3_i_i = fadd i32 %mul2_i_i, i32 0.6" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 172 'fadd' 'add3_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.35>
ST_46 : Operation 173 [6/10] (3.35ns)   --->   "%add3_i_i = fadd i32 %mul2_i_i, i32 0.6" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 173 'fadd' 'add3_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.35>
ST_47 : Operation 174 [5/10] (3.35ns)   --->   "%add3_i_i = fadd i32 %mul2_i_i, i32 0.6" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 174 'fadd' 'add3_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.35>
ST_48 : Operation 175 [4/10] (3.35ns)   --->   "%add3_i_i = fadd i32 %mul2_i_i, i32 0.6" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 175 'fadd' 'add3_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.35>
ST_49 : Operation 176 [3/10] (3.35ns)   --->   "%add3_i_i = fadd i32 %mul2_i_i, i32 0.6" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 176 'fadd' 'add3_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.35>
ST_50 : Operation 177 [2/10] (3.35ns)   --->   "%add3_i_i = fadd i32 %mul2_i_i, i32 0.6" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 177 'fadd' 'add3_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.35>
ST_51 : Operation 178 [1/10] (3.35ns)   --->   "%add3_i_i = fadd i32 %mul2_i_i, i32 0.6" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 178 'fadd' 'add3_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.73>
ST_52 : Operation 179 [8/8] (3.73ns)   --->   "%mul4_i_i = fmul i32 %add3_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 179 'fmul' 'mul4_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.56>
ST_53 : Operation 180 [7/8] (2.56ns)   --->   "%mul4_i_i = fmul i32 %add3_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 180 'fmul' 'mul4_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.56>
ST_54 : Operation 181 [6/8] (2.56ns)   --->   "%mul4_i_i = fmul i32 %add3_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 181 'fmul' 'mul4_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.56>
ST_55 : Operation 182 [5/8] (2.56ns)   --->   "%mul4_i_i = fmul i32 %add3_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 182 'fmul' 'mul4_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.56>
ST_56 : Operation 183 [4/8] (2.56ns)   --->   "%mul4_i_i = fmul i32 %add3_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 183 'fmul' 'mul4_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.56>
ST_57 : Operation 184 [3/8] (2.56ns)   --->   "%mul4_i_i = fmul i32 %add3_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 184 'fmul' 'mul4_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.56>
ST_58 : Operation 185 [2/8] (2.56ns)   --->   "%mul4_i_i = fmul i32 %add3_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 185 'fmul' 'mul4_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.56>
ST_59 : Operation 186 [1/8] (2.56ns)   --->   "%mul4_i_i = fmul i32 %add3_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 186 'fmul' 'mul4_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.59>
ST_60 : Operation 187 [10/10] (4.59ns)   --->   "%add5_i_i = fadd i32 %mul4_i_i, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 187 'fadd' 'add5_i_i' <Predicate = (!icmp_ln4)> <Delay = 4.59> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.35>
ST_61 : Operation 188 [9/10] (3.35ns)   --->   "%add5_i_i = fadd i32 %mul4_i_i, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 188 'fadd' 'add5_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.35>
ST_62 : Operation 189 [8/10] (3.35ns)   --->   "%add5_i_i = fadd i32 %mul4_i_i, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 189 'fadd' 'add5_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.35>
ST_63 : Operation 190 [7/10] (3.35ns)   --->   "%add5_i_i = fadd i32 %mul4_i_i, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 190 'fadd' 'add5_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.35>
ST_64 : Operation 191 [6/10] (3.35ns)   --->   "%add5_i_i = fadd i32 %mul4_i_i, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 191 'fadd' 'add5_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.35>
ST_65 : Operation 192 [5/10] (3.35ns)   --->   "%add5_i_i = fadd i32 %mul4_i_i, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 192 'fadd' 'add5_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.35>
ST_66 : Operation 193 [4/10] (3.35ns)   --->   "%add5_i_i = fadd i32 %mul4_i_i, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 193 'fadd' 'add5_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.35>
ST_67 : Operation 194 [3/10] (3.35ns)   --->   "%add5_i_i = fadd i32 %mul4_i_i, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 194 'fadd' 'add5_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.35>
ST_68 : Operation 195 [2/10] (3.35ns)   --->   "%add5_i_i = fadd i32 %mul4_i_i, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 195 'fadd' 'add5_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.35>
ST_69 : Operation 196 [1/10] (3.35ns)   --->   "%add5_i_i = fadd i32 %mul4_i_i, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 196 'fadd' 'add5_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.73>
ST_70 : Operation 197 [8/8] (3.73ns)   --->   "%mul6_i_i = fmul i32 %add5_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 197 'fmul' 'mul6_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.56>
ST_71 : Operation 198 [7/8] (2.56ns)   --->   "%mul6_i_i = fmul i32 %add5_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 198 'fmul' 'mul6_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.56>
ST_72 : Operation 199 [6/8] (2.56ns)   --->   "%mul6_i_i = fmul i32 %add5_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 199 'fmul' 'mul6_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.56>
ST_73 : Operation 200 [5/8] (2.56ns)   --->   "%mul6_i_i = fmul i32 %add5_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 200 'fmul' 'mul6_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.56>
ST_74 : Operation 201 [4/8] (2.56ns)   --->   "%mul6_i_i = fmul i32 %add5_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 201 'fmul' 'mul6_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.56>
ST_75 : Operation 202 [3/8] (2.56ns)   --->   "%mul6_i_i = fmul i32 %add5_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 202 'fmul' 'mul6_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.56>
ST_76 : Operation 203 [2/8] (2.56ns)   --->   "%mul6_i_i = fmul i32 %add5_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 203 'fmul' 'mul6_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.56>
ST_77 : Operation 204 [1/8] (2.56ns)   --->   "%mul6_i_i = fmul i32 %add5_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 204 'fmul' 'mul6_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 4.59>
ST_78 : Operation 205 [10/10] (4.59ns)   --->   "%add7_i_i = fadd i32 %mul6_i_i, i32 0.7" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 205 'fadd' 'add7_i_i' <Predicate = (!icmp_ln4)> <Delay = 4.59> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.35>
ST_79 : Operation 206 [9/10] (3.35ns)   --->   "%add7_i_i = fadd i32 %mul6_i_i, i32 0.7" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 206 'fadd' 'add7_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.35>
ST_80 : Operation 207 [8/10] (3.35ns)   --->   "%add7_i_i = fadd i32 %mul6_i_i, i32 0.7" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 207 'fadd' 'add7_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.35>
ST_81 : Operation 208 [7/10] (3.35ns)   --->   "%add7_i_i = fadd i32 %mul6_i_i, i32 0.7" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 208 'fadd' 'add7_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.35>
ST_82 : Operation 209 [6/10] (3.35ns)   --->   "%add7_i_i = fadd i32 %mul6_i_i, i32 0.7" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 209 'fadd' 'add7_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.35>
ST_83 : Operation 210 [5/10] (3.35ns)   --->   "%add7_i_i = fadd i32 %mul6_i_i, i32 0.7" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 210 'fadd' 'add7_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.35>
ST_84 : Operation 211 [4/10] (3.35ns)   --->   "%add7_i_i = fadd i32 %mul6_i_i, i32 0.7" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 211 'fadd' 'add7_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.35>
ST_85 : Operation 212 [3/10] (3.35ns)   --->   "%add7_i_i = fadd i32 %mul6_i_i, i32 0.7" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 212 'fadd' 'add7_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.35>
ST_86 : Operation 213 [2/10] (3.35ns)   --->   "%add7_i_i = fadd i32 %mul6_i_i, i32 0.7" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 213 'fadd' 'add7_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 3.35>
ST_87 : Operation 214 [1/10] (3.35ns)   --->   "%add7_i_i = fadd i32 %mul6_i_i, i32 0.7" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 214 'fadd' 'add7_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 3.73>
ST_88 : Operation 215 [8/8] (3.73ns)   --->   "%mul8_i_i = fmul i32 %add7_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 215 'fmul' 'mul8_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 2.56>
ST_89 : Operation 216 [7/8] (2.56ns)   --->   "%mul8_i_i = fmul i32 %add7_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 216 'fmul' 'mul8_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 2.56>
ST_90 : Operation 217 [6/8] (2.56ns)   --->   "%mul8_i_i = fmul i32 %add7_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 217 'fmul' 'mul8_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 2.56>
ST_91 : Operation 218 [5/8] (2.56ns)   --->   "%mul8_i_i = fmul i32 %add7_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 218 'fmul' 'mul8_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 2.56>
ST_92 : Operation 219 [4/8] (2.56ns)   --->   "%mul8_i_i = fmul i32 %add7_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 219 'fmul' 'mul8_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 2.56>
ST_93 : Operation 220 [3/8] (2.56ns)   --->   "%mul8_i_i = fmul i32 %add7_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 220 'fmul' 'mul8_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 2.56>
ST_94 : Operation 221 [2/8] (2.56ns)   --->   "%mul8_i_i = fmul i32 %add7_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 221 'fmul' 'mul8_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 2.56>
ST_95 : Operation 222 [1/8] (2.56ns)   --->   "%mul8_i_i = fmul i32 %add7_i_i, i32 %d" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 222 'fmul' 'mul8_i_i' <Predicate = (!icmp_ln4)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 4.59>
ST_96 : Operation 223 [10/10] (4.59ns)   --->   "%add9_i_i = fadd i32 %mul8_i_i, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 223 'fadd' 'add9_i_i' <Predicate = (!icmp_ln4)> <Delay = 4.59> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 3.35>
ST_97 : Operation 224 [9/10] (3.35ns)   --->   "%add9_i_i = fadd i32 %mul8_i_i, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 224 'fadd' 'add9_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 3.35>
ST_98 : Operation 225 [8/10] (3.35ns)   --->   "%add9_i_i = fadd i32 %mul8_i_i, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 225 'fadd' 'add9_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 3.35>
ST_99 : Operation 226 [7/10] (3.35ns)   --->   "%add9_i_i = fadd i32 %mul8_i_i, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 226 'fadd' 'add9_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 3.35>
ST_100 : Operation 227 [6/10] (3.35ns)   --->   "%add9_i_i = fadd i32 %mul8_i_i, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 227 'fadd' 'add9_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 3.35>
ST_101 : Operation 228 [5/10] (3.35ns)   --->   "%add9_i_i = fadd i32 %mul8_i_i, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 228 'fadd' 'add9_i_i' <Predicate = (!icmp_ln4)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 3.35>
ST_102 : Operation 229 [4/10] (3.35ns)   --->   "%add9_i_i = fadd i32 %mul8_i_i, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 229 'fadd' 'add9_i_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 230 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i10 %out_r, i64 0, i64 %zext_ln4" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 230 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 231 [2/2] (3.25ns)   --->   "%out_load = load i10 %out_addr" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 231 'load' 'out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1000> <ROM>

State 103 <SV = 102> <Delay = 3.35>
ST_103 : Operation 232 [3/10] (3.35ns)   --->   "%add9_i_i = fadd i32 %mul8_i_i, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 232 'fadd' 'add9_i_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 233 [1/2] (3.25ns)   --->   "%out_load = load i10 %out_addr" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 233 'load' 'out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1000> <ROM>

State 104 <SV = 103> <Delay = 3.35>
ST_104 : Operation 234 [2/10] (3.35ns)   --->   "%add9_i_i = fadd i32 %mul8_i_i, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 234 'fadd' 'add9_i_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i10 %out_load" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 235 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 236 [1/1] (1.58ns)   --->   "%store_ln7 = store i64 %zext_ln7, i64 %reuse_addr_reg" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 236 'store' 'store_ln7' <Predicate = true> <Delay = 1.58>

State 105 <SV = 104> <Delay = 3.35>
ST_105 : Operation 237 [1/10] (3.35ns)   --->   "%add9_i_i = fadd i32 %mul8_i_i, i32 0.2" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 237 'fadd' 'add9_i_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 3.25>
ST_106 : Operation 238 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 238 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 239 [1/1] (0.00ns)   --->   "%speclooptripcount_ln4 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 239 'speclooptripcount' 'speclooptripcount_ln4' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 240 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 240 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 241 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln7" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 241 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 242 [1/1] (3.25ns)   --->   "%store_ln7 = store i32 %add9_i_i, i11 %A_addr_1" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 242 'store' 'store_ln7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_106 : Operation 243 [1/1] (1.58ns)   --->   "%store_ln4 = store i32 %add9_i_i, i32 %reuse_reg" [benchmarks/jianyicheng/vecTrans3/src/g.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:7->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 243 'store' 'store_ln4' <Predicate = true> <Delay = 1.58>
ST_106 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln4 = br void %for.inc.i" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:4->benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17]   --->   Operation 244 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ in_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg        (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
reuse_reg             (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
i                     (alloca           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln4             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln4              (icmp             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
add_ln4               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln4                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln4              (zext             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
in_addr               (getelementptr    ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln4             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
in_load               (load             ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln6              (zext             ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr                (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
reuse_addr_reg_load   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_load                (load             ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
addr_cmp              (icmp             ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
reuse_reg_load        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d                     (select           ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000]
add_i_i               (fadd             ) [ 00000000000000001111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_i_i               (fmul             ) [ 00000000000000000000000011111111110000000000000000000000000000000000000000000000000000000000000000000000000]
add1_i_i              (fadd             ) [ 00000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000000000000000]
mul2_i_i              (fmul             ) [ 00000000000000000000000000000000000000000011111111110000000000000000000000000000000000000000000000000000000]
add3_i_i              (fadd             ) [ 00000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000]
mul4_i_i              (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000011111111110000000000000000000000000000000000000]
add5_i_i              (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000]
mul6_i_i              (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000000000000000000]
add7_i_i              (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000]
mul8_i_i              (fmul             ) [ 01111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110]
out_addr              (getelementptr    ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
out_load              (load             ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
zext_ln7              (zext             ) [ 00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
store_ln7             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add9_i_i              (fadd             ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specpipeline_ln4      (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln4 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln4      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_1              (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln7             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln4             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln4                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="reuse_addr_reg_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="reuse_reg_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="in_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="10" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="10" slack="0"/>
<pin id="60" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="10" slack="0"/>
<pin id="65" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="A_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="10" slack="0"/>
<pin id="73" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="11" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="1"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/3 store_ln7/106 "/>
</bind>
</comp>

<comp id="82" class="1004" name="out_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="10" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="10" slack="101"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/102 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="10" slack="0"/>
<pin id="91" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_load/102 "/>
</bind>
</comp>

<comp id="95" class="1004" name="A_addr_1_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="10" slack="2"/>
<pin id="99" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/106 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i_i/6 add1_i_i/24 add3_i_i/42 add5_i_i/60 add7_i_i/78 add9_i_i/96 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="0" index="1" bw="32" slack="11"/>
<pin id="114" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i_i/16 mul2_i_i/34 mul4_i_i/52 mul6_i_i/70 mul8_i_i/88 "/>
</bind>
</comp>

<comp id="115" class="1005" name="reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i_i add1_i_i add3_i_i add5_i_i add7_i_i add9_i_i "/>
</bind>
</comp>

<comp id="121" class="1005" name="reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i mul2_i_i mul4_i_i mul6_i_i mul8_i_i "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln4_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="10" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_1_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln4_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln4_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln4_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln4_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="10" slack="0"/>
<pin id="163" dir="0" index="1" bw="10" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln6_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="reuse_addr_reg_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="3"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="addr_cmp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="10" slack="1"/>
<pin id="176" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="reuse_reg_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="4"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="d_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="32" slack="1"/>
<pin id="185" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln7_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="1"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/104 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln7_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="103"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/104 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln4_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="0" index="1" bw="32" slack="105"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/106 "/>
</bind>
</comp>

<comp id="200" class="1005" name="reuse_addr_reg_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="207" class="1005" name="reuse_reg_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="221" class="1005" name="icmp_ln4_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="zext_ln4_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="101"/>
<pin id="227" dir="1" index="1" bw="64" slack="101"/>
</pin_list>
<bind>
<opset="zext_ln4 "/>
</bind>
</comp>

<comp id="230" class="1005" name="in_addr_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="1"/>
<pin id="232" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="235" class="1005" name="in_load_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="1"/>
<pin id="237" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_load "/>
</bind>
</comp>

<comp id="240" class="1005" name="zext_ln6_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="1"/>
<pin id="242" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln6 "/>
</bind>
</comp>

<comp id="245" class="1005" name="A_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="1"/>
<pin id="247" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="250" class="1005" name="A_load_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="255" class="1005" name="addr_cmp_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="260" class="1005" name="d_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="266" class="1005" name="out_addr_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="1"/>
<pin id="268" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

<comp id="271" class="1005" name="out_load_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="1"/>
<pin id="273" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_load "/>
</bind>
</comp>

<comp id="276" class="1005" name="zext_ln7_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="2"/>
<pin id="278" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="95" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="118"><net_src comp="103" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="115" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="124"><net_src comp="111" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="141" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="141" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="165"><net_src comp="150" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="166" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="194"><net_src comp="187" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="115" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="44" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="210"><net_src comp="48" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="217"><net_src comp="52" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="224"><net_src comp="144" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="156" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="233"><net_src comp="56" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="238"><net_src comp="63" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="243"><net_src comp="166" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="248"><net_src comp="69" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="253"><net_src comp="76" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="258"><net_src comp="173" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="263"><net_src comp="181" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="269"><net_src comp="82" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="274"><net_src comp="89" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="279"><net_src comp="187" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="95" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {106 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_4_1 : A | {3 4 }
	Port: main_Pipeline_VITIS_LOOP_4_1 : in_r | {1 2 }
	Port: main_Pipeline_VITIS_LOOP_4_1 : out_r | {102 103 }
  - Chain level:
	State 1
		store_ln4 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln4 : 2
		add_ln4 : 2
		br_ln4 : 3
		zext_ln4 : 2
		in_addr : 3
		in_load : 4
		store_ln4 : 3
	State 2
	State 3
		A_addr : 1
		A_load : 2
	State 4
		addr_cmp : 1
	State 5
		d : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
		out_load : 1
	State 103
	State 104
		store_ln7 : 1
	State 105
	State 106
		store_ln7 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|---------|
| Operation| Functional Unit |   DSP   |    FF   |   LUT   |
|----------|-----------------|---------|---------|---------|
|   fadd   |    grp_fu_103   |    2    |   365   |   421   |
|----------|-----------------|---------|---------|---------|
|   fmul   |    grp_fu_111   |    3    |   199   |   324   |
|----------|-----------------|---------|---------|---------|
|   icmp   | icmp_ln4_fu_144 |    0    |    0    |    13   |
|          | addr_cmp_fu_173 |    0    |    0    |    71   |
|----------|-----------------|---------|---------|---------|
|  select  |     d_fu_181    |    0    |    0    |    32   |
|----------|-----------------|---------|---------|---------|
|    add   |  add_ln4_fu_150 |    0    |    0    |    13   |
|----------|-----------------|---------|---------|---------|
|          | zext_ln4_fu_156 |    0    |    0    |    0    |
|   zext   | zext_ln6_fu_166 |    0    |    0    |    0    |
|          | zext_ln7_fu_187 |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   Total  |                 |    5    |   564   |   874   |
|----------|-----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    A_addr_reg_245    |   11   |
|    A_load_reg_250    |   32   |
|   addr_cmp_reg_255   |    1   |
|       d_reg_260      |   32   |
|       i_reg_214      |   10   |
|   icmp_ln4_reg_221   |    1   |
|    in_addr_reg_230   |   10   |
|    in_load_reg_235   |   10   |
|   out_addr_reg_266   |   10   |
|   out_load_reg_271   |   10   |
|        reg_115       |   32   |
|        reg_121       |   32   |
|reuse_addr_reg_reg_200|   64   |
|   reuse_reg_reg_207  |   32   |
|   zext_ln4_reg_225   |   64   |
|   zext_ln6_reg_240   |   64   |
|   zext_ln7_reg_276   |   64   |
+----------------------+--------+
|         Total        |   479  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_76 |  p0  |   3  |  11  |   33   ||    14   |
| grp_access_fu_89 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_103    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_103    |  p1  |   4  |  32  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   265  ||  8.2979 ||    50   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   564  |   874  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   50   |
|  Register |    -   |    -   |   479  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    8   |  1043  |   924  |
+-----------+--------+--------+--------+--------+
