{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 16:59:45 2013 " "Info: Processing started: Tue Dec 03 16:59:45 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TesteLaboratorial2 -c TesteLaboratorial2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TesteLaboratorial2 -c TesteLaboratorial2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "Processor.bdf" "" { Schematic "F:/UC/1º Semestre/LSD/Testes Laboratoriais/Minha Resolução/TesteLaboratorial2(2009)/Processor.bdf" { { -144 -64 104 -128 "CLOCK_50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "10 " "Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Controller:inst\|Controller_comb:inst\|dar_c " "Info: Detected gated clock \"Controller:inst\|Controller_comb:inst\|dar_c\" as buffer" {  } { { "Controller_comb.vhd" "" { Text "F:/UC/1º Semestre/LSD/Testes Laboratoriais/Minha Resolução/TesteLaboratorial2(2009)/Controller_comb.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst\|Controller_comb:inst\|dar_c" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst4\|clock_1Mhz_int " "Info: Detected ripple clock \"clk_div:inst4\|clock_1Mhz_int\" as buffer" {  } { { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst4\|clock_1Mhz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst4\|clock_100Khz_int " "Info: Detected ripple clock \"clk_div:inst4\|clock_100Khz_int\" as buffer" {  } { { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst4\|clock_100Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst4\|clock_10Khz_int " "Info: Detected ripple clock \"clk_div:inst4\|clock_10Khz_int\" as buffer" {  } { { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst4\|clock_10Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst4\|clock_1Khz_int " "Info: Detected ripple clock \"clk_div:inst4\|clock_1Khz_int\" as buffer" {  } { { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst4\|clock_1Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst4\|clock_100hz_int " "Info: Detected ripple clock \"clk_div:inst4\|clock_100hz_int\" as buffer" {  } { { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst4\|clock_100hz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst4\|clock_10Hz_int " "Info: Detected ripple clock \"clk_div:inst4\|clock_10Hz_int\" as buffer" {  } { { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst4\|clock_10Hz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controller:inst\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"Controller:inst\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst4\|clock_1Hz " "Info: Detected ripple clock \"clk_div:inst4\|clock_1Hz\" as buffer" {  } { { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst4\|clock_1Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controller:inst\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"Controller:inst\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register clk_div:inst4\|clock_1Hz_int register clk_div:inst4\|clock_1Hz 80.13 MHz 12.479 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 80.13 MHz between source register \"clk_div:inst4\|clock_1Hz_int\" and destination register \"clk_div:inst4\|clock_1Hz\" (period= 12.479 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.715 ns + Longest register register " "Info: + Longest register to register delay is 0.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_div:inst4\|clock_1Hz_int 1 REG LCFF_X19_Y18_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y18_N17; Fanout = 2; REG Node = 'clk_div:inst4\|clock_1Hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst4|clock_1Hz_int } "NODE_NAME" } } { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.149 ns) 0.631 ns clk_div:inst4\|clock_1Hz~feeder 2 COMB LCCOMB_X20_Y18_N0 1 " "Info: 2: + IC(0.482 ns) + CELL(0.149 ns) = 0.631 ns; Loc. = LCCOMB_X20_Y18_N0; Fanout = 1; COMB Node = 'clk_div:inst4\|clock_1Hz~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { clk_div:inst4|clock_1Hz_int clk_div:inst4|clock_1Hz~feeder } "NODE_NAME" } } { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.715 ns clk_div:inst4\|clock_1Hz 3 REG LCFF_X20_Y18_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.715 ns; Loc. = LCFF_X20_Y18_N1; Fanout = 2; REG Node = 'clk_div:inst4\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clk_div:inst4|clock_1Hz~feeder clk_div:inst4|clock_1Hz } "NODE_NAME" } } { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 32.59 % ) " "Info: Total cell delay = 0.233 ns ( 32.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.482 ns ( 67.41 % ) " "Info: Total interconnect delay = 0.482 ns ( 67.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { clk_div:inst4|clock_1Hz_int clk_div:inst4|clock_1Hz~feeder clk_div:inst4|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { clk_div:inst4|clock_1Hz_int {} clk_div:inst4|clock_1Hz~feeder {} clk_div:inst4|clock_1Hz {} } { 0.000ns 0.482ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-11.550 ns - Smallest " "Info: - Smallest clock skew is -11.550 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.499 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "F:/UC/1º Semestre/LSD/Testes Laboratoriais/Minha Resolução/TesteLaboratorial2(2009)/Processor.bdf" { { -144 -64 104 -128 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.537 ns) 2.499 ns clk_div:inst4\|clock_1Hz 2 REG LCFF_X20_Y18_N1 2 " "Info: 2: + IC(0.963 ns) + CELL(0.537 ns) = 2.499 ns; Loc. = LCFF_X20_Y18_N1; Fanout = 2; REG Node = 'clk_div:inst4\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK_50 clk_div:inst4|clock_1Hz } "NODE_NAME" } } { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 61.46 % ) " "Info: Total cell delay = 1.536 ns ( 61.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 38.54 % ) " "Info: Total interconnect delay = 0.963 ns ( 38.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { CLOCK_50 clk_div:inst4|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.499 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst4|clock_1Hz {} } { 0.000ns 0.000ns 0.963ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 14.049 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 14.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "F:/UC/1º Semestre/LSD/Testes Laboratoriais/Minha Resolução/TesteLaboratorial2(2009)/Processor.bdf" { { -144 -64 104 -128 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.787 ns) 2.749 ns clk_div:inst4\|clock_1Mhz_int 2 REG LCFF_X20_Y18_N15 2 " "Info: 2: + IC(0.963 ns) + CELL(0.787 ns) = 2.749 ns; Loc. = LCFF_X20_Y18_N15; Fanout = 2; REG Node = 'clk_div:inst4\|clock_1Mhz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { CLOCK_50 clk_div:inst4|clock_1Mhz_int } "NODE_NAME" } } { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 3.966 ns clk_div:inst4\|clock_100Khz_int 3 REG LCFF_X21_Y18_N9 3 " "Info: 3: + IC(0.430 ns) + CELL(0.787 ns) = 3.966 ns; Loc. = LCFF_X21_Y18_N9; Fanout = 3; REG Node = 'clk_div:inst4\|clock_100Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { clk_div:inst4|clock_1Mhz_int clk_div:inst4|clock_100Khz_int } "NODE_NAME" } } { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.675 ns) + CELL(0.787 ns) 6.428 ns clk_div:inst4\|clock_10Khz_int 4 REG LCFF_X30_Y24_N17 3 " "Info: 4: + IC(1.675 ns) + CELL(0.787 ns) = 6.428 ns; Loc. = LCFF_X30_Y24_N17; Fanout = 3; REG Node = 'clk_div:inst4\|clock_10Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { clk_div:inst4|clock_100Khz_int clk_div:inst4|clock_10Khz_int } "NODE_NAME" } } { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.787 ns) 7.691 ns clk_div:inst4\|clock_1Khz_int 5 REG LCFF_X31_Y24_N9 3 " "Info: 5: + IC(0.476 ns) + CELL(0.787 ns) = 7.691 ns; Loc. = LCFF_X31_Y24_N9; Fanout = 3; REG Node = 'clk_div:inst4\|clock_1Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { clk_div:inst4|clock_10Khz_int clk_div:inst4|clock_1Khz_int } "NODE_NAME" } } { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.787 ns) 10.318 ns clk_div:inst4\|clock_100hz_int 6 REG LCFF_X32_Y2_N17 3 " "Info: 6: + IC(1.840 ns) + CELL(0.787 ns) = 10.318 ns; Loc. = LCFF_X32_Y2_N17; Fanout = 3; REG Node = 'clk_div:inst4\|clock_100hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { clk_div:inst4|clock_1Khz_int clk_div:inst4|clock_100hz_int } "NODE_NAME" } } { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.787 ns) 11.597 ns clk_div:inst4\|clock_10Hz_int 7 REG LCFF_X32_Y1_N17 2 " "Info: 7: + IC(0.492 ns) + CELL(0.787 ns) = 11.597 ns; Loc. = LCFF_X32_Y1_N17; Fanout = 2; REG Node = 'clk_div:inst4\|clock_10Hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk_div:inst4|clock_100hz_int clk_div:inst4|clock_10Hz_int } "NODE_NAME" } } { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.000 ns) 12.475 ns clk_div:inst4\|clock_10Hz_int~clkctrl 8 COMB CLKCTRL_G14 4 " "Info: 8: + IC(0.878 ns) + CELL(0.000 ns) = 12.475 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk_div:inst4\|clock_10Hz_int~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { clk_div:inst4|clock_10Hz_int clk_div:inst4|clock_10Hz_int~clkctrl } "NODE_NAME" } } { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 14.049 ns clk_div:inst4\|clock_1Hz_int 9 REG LCFF_X19_Y18_N17 2 " "Info: 9: + IC(1.037 ns) + CELL(0.537 ns) = 14.049 ns; Loc. = LCFF_X19_Y18_N17; Fanout = 2; REG Node = 'clk_div:inst4\|clock_1Hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk_div:inst4|clock_10Hz_int~clkctrl clk_div:inst4|clock_1Hz_int } "NODE_NAME" } } { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.258 ns ( 44.54 % ) " "Info: Total cell delay = 6.258 ns ( 44.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.791 ns ( 55.46 % ) " "Info: Total interconnect delay = 7.791 ns ( 55.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.049 ns" { CLOCK_50 clk_div:inst4|clock_1Mhz_int clk_div:inst4|clock_100Khz_int clk_div:inst4|clock_10Khz_int clk_div:inst4|clock_1Khz_int clk_div:inst4|clock_100hz_int clk_div:inst4|clock_10Hz_int clk_div:inst4|clock_10Hz_int~clkctrl clk_div:inst4|clock_1Hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.049 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst4|clock_1Mhz_int {} clk_div:inst4|clock_100Khz_int {} clk_div:inst4|clock_10Khz_int {} clk_div:inst4|clock_1Khz_int {} clk_div:inst4|clock_100hz_int {} clk_div:inst4|clock_10Hz_int {} clk_div:inst4|clock_10Hz_int~clkctrl {} clk_div:inst4|clock_1Hz_int {} } { 0.000ns 0.000ns 0.963ns 0.430ns 1.675ns 0.476ns 1.840ns 0.492ns 0.878ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { CLOCK_50 clk_div:inst4|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.499 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst4|clock_1Hz {} } { 0.000ns 0.000ns 0.963ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.049 ns" { CLOCK_50 clk_div:inst4|clock_1Mhz_int clk_div:inst4|clock_100Khz_int clk_div:inst4|clock_10Khz_int clk_div:inst4|clock_1Khz_int clk_div:inst4|clock_100hz_int clk_div:inst4|clock_10Hz_int clk_div:inst4|clock_10Hz_int~clkctrl clk_div:inst4|clock_1Hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.049 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst4|clock_1Mhz_int {} clk_div:inst4|clock_100Khz_int {} clk_div:inst4|clock_10Khz_int {} clk_div:inst4|clock_1Khz_int {} clk_div:inst4|clock_100hz_int {} clk_div:inst4|clock_10Hz_int {} clk_div:inst4|clock_10Hz_int~clkctrl {} clk_div:inst4|clock_1Hz_int {} } { 0.000ns 0.000ns 0.963ns 0.430ns 1.675ns 0.476ns 1.840ns 0.492ns 0.878ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { clk_div:inst4|clock_1Hz_int clk_div:inst4|clock_1Hz~feeder clk_div:inst4|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { clk_div:inst4|clock_1Hz_int {} clk_div:inst4|clock_1Hz~feeder {} clk_div:inst4|clock_1Hz {} } { 0.000ns 0.482ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { CLOCK_50 clk_div:inst4|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.499 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst4|clock_1Hz {} } { 0.000ns 0.000ns 0.963ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.049 ns" { CLOCK_50 clk_div:inst4|clock_1Mhz_int clk_div:inst4|clock_100Khz_int clk_div:inst4|clock_10Khz_int clk_div:inst4|clock_1Khz_int clk_div:inst4|clock_100hz_int clk_div:inst4|clock_10Hz_int clk_div:inst4|clock_10Hz_int~clkctrl clk_div:inst4|clock_1Hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.049 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst4|clock_1Mhz_int {} clk_div:inst4|clock_100Khz_int {} clk_div:inst4|clock_10Khz_int {} clk_div:inst4|clock_1Khz_int {} clk_div:inst4|clock_100hz_int {} clk_div:inst4|clock_10Hz_int {} clk_div:inst4|clock_10Hz_int~clkctrl {} clk_div:inst4|clock_1Hz_int {} } { 0.000ns 0.000ns 0.963ns 0.430ns 1.675ns 0.476ns 1.840ns 0.492ns 0.878ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Controller:inst\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] SW\[1\] CLOCK_50 -1.088 ns register " "Info: tsu for register \"Controller:inst\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"SW\[1\]\", clock pin = \"CLOCK_50\") is -1.088 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.218 ns + Longest pin register " "Info: + Longest pin to register delay is 4.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 1; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "F:/UC/1º Semestre/LSD/Testes Laboratoriais/Minha Resolução/TesteLaboratorial2(2009)/Processor.bdf" { { 96 0 168 112 "SW\[0\]" "" } { 112 0 168 128 "SW\[1\]" "" } { 128 0 168 144 "SW\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.330 ns) + CELL(0.416 ns) 3.745 ns Controller:inst\|Controller_comb:inst\|n1~1 2 COMB LCCOMB_X33_Y2_N6 1 " "Info: 2: + IC(2.330 ns) + CELL(0.416 ns) = 3.745 ns; Loc. = LCCOMB_X33_Y2_N6; Fanout = 1; COMB Node = 'Controller:inst\|Controller_comb:inst\|n1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { SW[1] Controller:inst|Controller_comb:inst|n1~1 } "NODE_NAME" } } { "Controller_comb.vhd" "" { Text "F:/UC/1º Semestre/LSD/Testes Laboratoriais/Minha Resolução/TesteLaboratorial2(2009)/Controller_comb.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.149 ns) 4.134 ns Controller:inst\|Controller_comb:inst\|n1 3 COMB LCCOMB_X33_Y2_N30 1 " "Info: 3: + IC(0.240 ns) + CELL(0.149 ns) = 4.134 ns; Loc. = LCCOMB_X33_Y2_N30; Fanout = 1; COMB Node = 'Controller:inst\|Controller_comb:inst\|n1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { Controller:inst|Controller_comb:inst|n1~1 Controller:inst|Controller_comb:inst|n1 } "NODE_NAME" } } { "Controller_comb.vhd" "" { Text "F:/UC/1º Semestre/LSD/Testes Laboratoriais/Minha Resolução/TesteLaboratorial2(2009)/Controller_comb.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.218 ns Controller:inst\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X33_Y2_N31 10 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.218 ns; Loc. = LCFF_X33_Y2_N31; Fanout = 10; REG Node = 'Controller:inst\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Controller:inst|Controller_comb:inst|n1 Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.648 ns ( 39.07 % ) " "Info: Total cell delay = 1.648 ns ( 39.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.570 ns ( 60.93 % ) " "Info: Total interconnect delay = 2.570 ns ( 60.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.218 ns" { SW[1] Controller:inst|Controller_comb:inst|n1~1 Controller:inst|Controller_comb:inst|n1 Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.218 ns" { SW[1] {} SW[1]~combout {} Controller:inst|Controller_comb:inst|n1~1 {} Controller:inst|Controller_comb:inst|n1 {} Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 2.330ns 0.240ns 0.000ns } { 0.000ns 0.999ns 0.416ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 5.270 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 5.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "F:/UC/1º Semestre/LSD/Testes Laboratoriais/Minha Resolução/TesteLaboratorial2(2009)/Processor.bdf" { { -144 -64 104 -128 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.787 ns) 2.749 ns clk_div:inst4\|clock_1Hz 2 REG LCFF_X20_Y18_N1 2 " "Info: 2: + IC(0.963 ns) + CELL(0.787 ns) = 2.749 ns; Loc. = LCFF_X20_Y18_N1; Fanout = 2; REG Node = 'clk_div:inst4\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { CLOCK_50 clk_div:inst4|clock_1Hz } "NODE_NAME" } } { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.984 ns) + CELL(0.537 ns) 5.270 ns Controller:inst\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X33_Y2_N31 10 " "Info: 3: + IC(1.984 ns) + CELL(0.537 ns) = 5.270 ns; Loc. = LCFF_X33_Y2_N31; Fanout = 10; REG Node = 'Controller:inst\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { clk_div:inst4|clock_1Hz Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 44.08 % ) " "Info: Total cell delay = 2.323 ns ( 44.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.947 ns ( 55.92 % ) " "Info: Total interconnect delay = 2.947 ns ( 55.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.270 ns" { CLOCK_50 clk_div:inst4|clock_1Hz Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.270 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst4|clock_1Hz {} Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.963ns 1.984ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.218 ns" { SW[1] Controller:inst|Controller_comb:inst|n1~1 Controller:inst|Controller_comb:inst|n1 Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.218 ns" { SW[1] {} SW[1]~combout {} Controller:inst|Controller_comb:inst|n1~1 {} Controller:inst|Controller_comb:inst|n1 {} Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 2.330ns 0.240ns 0.000ns } { 0.000ns 0.999ns 0.416ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.270 ns" { CLOCK_50 clk_div:inst4|clock_1Hz Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.270 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst4|clock_1Hz {} Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.963ns 1.984ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX1\[0\] Datapath:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] 13.189 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX1\[0\]\" through register \"Datapath:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is 13.189 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.408 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 8.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "F:/UC/1º Semestre/LSD/Testes Laboratoriais/Minha Resolução/TesteLaboratorial2(2009)/Processor.bdf" { { -144 -64 104 -128 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.787 ns) 2.749 ns clk_div:inst4\|clock_1Hz 2 REG LCFF_X20_Y18_N1 2 " "Info: 2: + IC(0.963 ns) + CELL(0.787 ns) = 2.749 ns; Loc. = LCFF_X20_Y18_N1; Fanout = 2; REG Node = 'clk_div:inst4\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { CLOCK_50 clk_div:inst4|clock_1Hz } "NODE_NAME" } } { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.984 ns) + CELL(0.787 ns) 5.520 ns Controller:inst\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X33_Y2_N21 10 " "Info: 3: + IC(1.984 ns) + CELL(0.787 ns) = 5.520 ns; Loc. = LCFF_X33_Y2_N21; Fanout = 10; REG Node = 'Controller:inst\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk_div:inst4|clock_1Hz Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.271 ns) 6.111 ns Controller:inst\|Controller_comb:inst\|dar_c 4 COMB LCCOMB_X33_Y2_N24 2 " "Info: 4: + IC(0.320 ns) + CELL(0.271 ns) = 6.111 ns; Loc. = LCCOMB_X33_Y2_N24; Fanout = 2; COMB Node = 'Controller:inst\|Controller_comb:inst\|dar_c'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] Controller:inst|Controller_comb:inst|dar_c } "NODE_NAME" } } { "Controller_comb.vhd" "" { Text "F:/UC/1º Semestre/LSD/Testes Laboratoriais/Minha Resolução/TesteLaboratorial2(2009)/Controller_comb.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.000 ns) 6.845 ns Controller:inst\|Controller_comb:inst\|dar_c~clkctrl 5 COMB CLKCTRL_G15 4 " "Info: 5: + IC(0.734 ns) + CELL(0.000 ns) = 6.845 ns; Loc. = CLKCTRL_G15; Fanout = 4; COMB Node = 'Controller:inst\|Controller_comb:inst\|dar_c~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { Controller:inst|Controller_comb:inst|dar_c Controller:inst|Controller_comb:inst|dar_c~clkctrl } "NODE_NAME" } } { "Controller_comb.vhd" "" { Text "F:/UC/1º Semestre/LSD/Testes Laboratoriais/Minha Resolução/TesteLaboratorial2(2009)/Controller_comb.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 8.408 ns Datapath:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] 6 REG LCFF_X64_Y4_N29 9 " "Info: 6: + IC(1.026 ns) + CELL(0.537 ns) = 8.408 ns; Loc. = LCFF_X64_Y4_N29; Fanout = 9; REG Node = 'Datapath:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { Controller:inst|Controller_comb:inst|dar_c~clkctrl Datapath:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.381 ns ( 40.21 % ) " "Info: Total cell delay = 3.381 ns ( 40.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.027 ns ( 59.79 % ) " "Info: Total interconnect delay = 5.027 ns ( 59.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.408 ns" { CLOCK_50 clk_div:inst4|clock_1Hz Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] Controller:inst|Controller_comb:inst|dar_c Controller:inst|Controller_comb:inst|dar_c~clkctrl Datapath:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.408 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst4|clock_1Hz {} Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} Controller:inst|Controller_comb:inst|dar_c {} Controller:inst|Controller_comb:inst|dar_c~clkctrl {} Datapath:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.963ns 1.984ns 0.320ns 0.734ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.531 ns + Longest register pin " "Info: + Longest register to pin delay is 4.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Datapath:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X64_Y4_N29 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y4_N29; Fanout = 9; REG Node = 'Datapath:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datapath:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.438 ns) 1.053 ns dec_7seg:inst3\|Mux0~0 2 COMB LCCOMB_X64_Y4_N20 1 " "Info: 2: + IC(0.615 ns) + CELL(0.438 ns) = 1.053 ns; Loc. = LCCOMB_X64_Y4_N20; Fanout = 1; COMB Node = 'dec_7seg:inst3\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { Datapath:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[2] dec_7seg:inst3|Mux0~0 } "NODE_NAME" } } { "../../../Práticas/Placa DE2/de2/DEC_7SEG.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/DEC_7SEG.VHD" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(2.789 ns) 4.531 ns HEX1\[0\] 3 PIN PIN_V20 0 " "Info: 3: + IC(0.689 ns) + CELL(2.789 ns) = 4.531 ns; Loc. = PIN_V20; Fanout = 0; PIN Node = 'HEX1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.478 ns" { dec_7seg:inst3|Mux0~0 HEX1[0] } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "F:/UC/1º Semestre/LSD/Testes Laboratoriais/Minha Resolução/TesteLaboratorial2(2009)/Processor.bdf" { { 128 880 1056 144 "HEX1\[0\]" "" } { 144 880 1056 160 "HEX1\[1\]" "" } { 160 880 1056 176 "HEX1\[2\]" "" } { 176 880 1056 192 "HEX1\[3\]" "" } { 192 880 1056 208 "HEX1\[4\]" "" } { 208 880 1056 224 "HEX1\[5\]" "" } { 224 880 1056 240 "HEX1\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.227 ns ( 71.22 % ) " "Info: Total cell delay = 3.227 ns ( 71.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.304 ns ( 28.78 % ) " "Info: Total interconnect delay = 1.304 ns ( 28.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.531 ns" { Datapath:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[2] dec_7seg:inst3|Mux0~0 HEX1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.531 ns" { Datapath:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[2] {} dec_7seg:inst3|Mux0~0 {} HEX1[0] {} } { 0.000ns 0.615ns 0.689ns } { 0.000ns 0.438ns 2.789ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.408 ns" { CLOCK_50 clk_div:inst4|clock_1Hz Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] Controller:inst|Controller_comb:inst|dar_c Controller:inst|Controller_comb:inst|dar_c~clkctrl Datapath:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.408 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst4|clock_1Hz {} Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} Controller:inst|Controller_comb:inst|dar_c {} Controller:inst|Controller_comb:inst|dar_c~clkctrl {} Datapath:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.963ns 1.984ns 0.320ns 0.734ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.531 ns" { Datapath:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[2] dec_7seg:inst3|Mux0~0 HEX1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.531 ns" { Datapath:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[2] {} dec_7seg:inst3|Mux0~0 {} HEX1[0] {} } { 0.000ns 0.615ns 0.689ns } { 0.000ns 0.438ns 2.789ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Controller:inst\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] SW\[2\] CLOCK_50 1.978 ns register " "Info: th for register \"Controller:inst\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"SW\[2\]\", clock pin = \"CLOCK_50\") is 1.978 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 5.270 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 5.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "F:/UC/1º Semestre/LSD/Testes Laboratoriais/Minha Resolução/TesteLaboratorial2(2009)/Processor.bdf" { { -144 -64 104 -128 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.787 ns) 2.749 ns clk_div:inst4\|clock_1Hz 2 REG LCFF_X20_Y18_N1 2 " "Info: 2: + IC(0.963 ns) + CELL(0.787 ns) = 2.749 ns; Loc. = LCFF_X20_Y18_N1; Fanout = 2; REG Node = 'clk_div:inst4\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { CLOCK_50 clk_div:inst4|clock_1Hz } "NODE_NAME" } } { "../../../Práticas/Placa DE2/de2/CLK_DIV.VHD" "" { Text "F:/UC/1º Semestre/LSD/Práticas/Placa DE2/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.984 ns) + CELL(0.537 ns) 5.270 ns Controller:inst\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X33_Y2_N21 10 " "Info: 3: + IC(1.984 ns) + CELL(0.537 ns) = 5.270 ns; Loc. = LCFF_X33_Y2_N21; Fanout = 10; REG Node = 'Controller:inst\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { clk_div:inst4|clock_1Hz Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 44.08 % ) " "Info: Total cell delay = 2.323 ns ( 44.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.947 ns ( 55.92 % ) " "Info: Total interconnect delay = 2.947 ns ( 55.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.270 ns" { CLOCK_50 clk_div:inst4|clock_1Hz Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.270 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst4|clock_1Hz {} Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.963ns 1.984ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.558 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 PIN PIN_P25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; PIN Node = 'SW\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "F:/UC/1º Semestre/LSD/Testes Laboratoriais/Minha Resolução/TesteLaboratorial2(2009)/Processor.bdf" { { 96 0 168 112 "SW\[0\]" "" } { 112 0 168 128 "SW\[1\]" "" } { 128 0 168 144 "SW\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.325 ns) + CELL(0.150 ns) 3.474 ns Controller:inst\|Controller_comb:inst\|n0~0 2 COMB LCCOMB_X33_Y2_N20 1 " "Info: 2: + IC(2.325 ns) + CELL(0.150 ns) = 3.474 ns; Loc. = LCCOMB_X33_Y2_N20; Fanout = 1; COMB Node = 'Controller:inst\|Controller_comb:inst\|n0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { SW[2] Controller:inst|Controller_comb:inst|n0~0 } "NODE_NAME" } } { "Controller_comb.vhd" "" { Text "F:/UC/1º Semestre/LSD/Testes Laboratoriais/Minha Resolução/TesteLaboratorial2(2009)/Controller_comb.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.558 ns Controller:inst\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X33_Y2_N21 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.558 ns; Loc. = LCFF_X33_Y2_N21; Fanout = 10; REG Node = 'Controller:inst\|lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Controller:inst|Controller_comb:inst|n0~0 Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 34.65 % ) " "Info: Total cell delay = 1.233 ns ( 34.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.325 ns ( 65.35 % ) " "Info: Total interconnect delay = 2.325 ns ( 65.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.558 ns" { SW[2] Controller:inst|Controller_comb:inst|n0~0 Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.558 ns" { SW[2] {} SW[2]~combout {} Controller:inst|Controller_comb:inst|n0~0 {} Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.325ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.270 ns" { CLOCK_50 clk_div:inst4|clock_1Hz Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.270 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst4|clock_1Hz {} Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.963ns 1.984ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.558 ns" { SW[2] Controller:inst|Controller_comb:inst|n0~0 Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.558 ns" { SW[2] {} SW[2]~combout {} Controller:inst|Controller_comb:inst|n0~0 {} Controller:inst|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.325ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 16:59:49 2013 " "Info: Processing ended: Tue Dec 03 16:59:49 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
