#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 27 13:54:06 2019
# Process ID: 12868
# Current directory: D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10380 D:\SInglePhotons\Vivado Projects\TwoChannelTDC_IMPROVED\TwoChannelTDC_IMPROVED.xpr
# Log file: D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/vivado.log
# Journal file: D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/TDC'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 774.699 ; gain = 156.352
open_bd_design {D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_3
Adding component instance block -- xilinx.com:module_ref:Edge_Detect:1.0 - CH1_EDGE
Adding component instance block -- xilinx.com:module_ref:Edge_Detect:1.0 - CH0_EDGE
Successfully read diagram <TCH_TDC_OV> from BD file <D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 864.527 ; gain = 52.207
update_compile_order -fileset sources_1
update_module_reference {TCH_TDC_OV_CH0_EDGE_0 TCH_TDC_OV_Edge_Detect_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'O_RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'HS_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'HS_CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RST'.
WARNING: [IP_Flow 19-3153] Bus Interface 'HS_CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/TDC'.
Upgrading 'D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd'
INFO: [IP_Flow 19-3420] Updated TCH_TDC_OV_CH0_EDGE_0 to use current project options
INFO: [IP_Flow 19-3420] Updated TCH_TDC_OV_Edge_Detect_0_0 to use current project options
Wrote  : <D:\SInglePhotons\Vivado Projects\TwoChannelTDC_IMPROVED\TwoChannelTDC_IMPROVED.srcs\sources_1\bd\TCH_TDC_OV\TCH_TDC_OV.bd> 
Wrote  : <D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.srcs/sources_1/bd/TCH_TDC_OV/ui/bd_4bab2159.ui> 
generate_target all [get_files  {{D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}}]
Wrote  : <D:\SInglePhotons\Vivado Projects\TwoChannelTDC_IMPROVED\TwoChannelTDC_IMPROVED.srcs\sources_1\bd\TCH_TDC_OV\TCH_TDC_OV.bd> 
VHDL Output written to : D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.srcs/sources_1/bd/TCH_TDC_OV/synth/TCH_TDC_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.srcs/sources_1/bd/TCH_TDC_OV/sim/TCH_TDC_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.srcs/sources_1/bd/TCH_TDC_OV/hdl/TCH_TDC_OV_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block CH1_EDGE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CH0_EDGE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_3 .
Exporting to file D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.srcs/sources_1/bd/TCH_TDC_OV/hw_handoff/TCH_TDC_OV.hwh
Generated Block Design Tcl file D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.srcs/sources_1/bd/TCH_TDC_OV/hw_handoff/TCH_TDC_OV_bd.tcl
Generated Hardware Definition File D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.srcs/sources_1/bd/TCH_TDC_OV/synth/TCH_TDC_OV.hwdef
export_ip_user_files -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}}] -directory {D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.ip_user_files} -ipstatic_source_dir {D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.cache/compile_simlib/modelsim} {questa=D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.cache/compile_simlib/questa} {riviera=D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.cache/compile_simlib/riviera} {activehdl=D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::package_project -root_dir D:/SInglePhotons/HW_IP/TDC -vendor cri.nz -library user -taxonomy /UserIP -import_files -set_current false -force
WARNING: [IP_Flow 19-4963] TCH_TDC_OV_CH0_EDGE_0 has board value specified. The packaged IP will be restricted to usage with board 'www.digilentinc.com:pynq-z1:part0:1.0'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.srcs/sources_1/imports/new/DIG_TIMER.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/SInglePhotons/Vivado Projects/TwoChannelTDC_IMPROVED/TwoChannelTDC_IMPROVED.srcs/sources_1/new/TDC_CONTROLLER.vhd'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'sim/TCH_TDC_OV.protoinst' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core d:/SInglePhotons/HW_IP/TDC/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/SInglePhotons/HW_IP/TDC d:/SInglePhotons/HW_IP/TDC/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.191 ; gain = 74.465
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/TDC'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1127.914 ; gain = 94.188
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/SInglePhotons/HW_IP/TDC
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/SInglePhotons/HW_IP/TDC'
save_project_as SCH_IA {D:/SInglePhotons/Vivado Projects/SCH_IA} -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'O_RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'HS_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'HS_CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RST'.
WARNING: [IP_Flow 19-3153] Bus Interface 'HS_CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/TDC'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'O_RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'HS_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'HS_CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RST'.
WARNING: [IP_Flow 19-3153] Bus Interface 'HS_CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/TDC'.
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
delete_bd_objs [get_bd_nets CH1_1]
delete_bd_objs [get_bd_ports CH1]
connect_bd_net [get_bd_ports CH0] [get_bd_pins CH1_EDGE/SIG]
disconnect_bd_net /Net [get_bd_pins CH1_EDGE/RST]
connect_bd_net [get_bd_pins CH1_EDGE/RST] [get_bd_pins CH0_EDGE/DET]
WARNING: [BD 41-1731] Type mismatch between connected pins: /CH0_EDGE/DET(undef) and /CH1_EDGE/RST(rst)
save_bd_design
Wrote  : <D:\SInglePhotons\Vivado Projects\SCH_IA\SCH_IA.srcs\sources_1\bd\TCH_TDC_OV\TCH_TDC_OV.bd> 
Wrote  : <D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/ui/bd_4bab2159.ui> 
generate_target all [get_files  {{D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}}]
Wrote  : <D:\SInglePhotons\Vivado Projects\SCH_IA\SCH_IA.srcs\sources_1\bd\TCH_TDC_OV\TCH_TDC_OV.bd> 
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/synth/TCH_TDC_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/sim/TCH_TDC_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/hdl/TCH_TDC_OV_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block CH1_EDGE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CH0_EDGE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_3 .
Exporting to file D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/hw_handoff/TCH_TDC_OV.hwh
Generated Block Design Tcl file D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/hw_handoff/TCH_TDC_OV_bd.tcl
Generated Hardware Definition File D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/synth/TCH_TDC_OV.hwdef
export_ip_user_files -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}}] -directory {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files} -ipstatic_source_dir {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/modelsim} {questa=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/questa} {riviera=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/riviera} {activehdl=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::package_project -root_dir D:/SInglePhotons/HW_IP/SCH_IA_IP -vendor cri.nz -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-4963] TCH_TDC_OV_CH0_EDGE_0 has board value specified. The packaged IP will be restricted to usage with board 'www.digilentinc.com:pynq-z1:part0:1.0'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/imports/new/DIG_TIMER.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/TDC_CONTROLLER.vhd'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'sim/TCH_TDC_OV.protoinst' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core d:/SInglePhotons/HW_IP/SCH_IA_IP/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/SInglePhotons/HW_IP/SCH_IA_IP d:/SInglePhotons/HW_IP/SCH_IA_IP/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1274.504 ; gain = 18.266
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/TDC'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1297.387 ; gain = 41.148
update_compile_order -fileset sources_1
set_property taxonomy {/Single_Photons /UserIP} [ipx::current_core]
set_property taxonomy /Single_Photons [ipx::current_core]
set_property previous_version_for_upgrade cri.nz:user:TCH_TDC_OV_wrapper:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/SInglePhotons/HW_IP/SCH_IA_IP d:/SInglePhotons/HW_IP/TDC} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCH_IA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/TDC'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/bd/TCH_TDC_OV/ip/TCH_TDC_OV_util_vector_logic_0_0/sim/TCH_TDC_OV_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TCH_TDC_OV_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/bd/TCH_TDC_OV/ip/TCH_TDC_OV_util_vector_logic_1_0/sim/TCH_TDC_OV_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TCH_TDC_OV_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/bd/TCH_TDC_OV/ip/TCH_TDC_OV_util_vector_logic_3_0/sim/TCH_TDC_OV_util_vector_logic_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TCH_TDC_OV_util_vector_logic_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TOP_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Edge_Detect'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/bd/TCH_TDC_OV/ip/TCH_TDC_OV_CH0_EDGE_0/sim/TCH_TDC_OV_CH0_EDGE_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TCH_TDC_OV_CH0_EDGE_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/bd/TCH_TDC_OV/ip/TCH_TDC_OV_Edge_Detect_0_0/sim/TCH_TDC_OV_Edge_Detect_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TCH_TDC_OV_Edge_Detect_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/bd/TCH_TDC_OV/ip/TCH_TDC_OV_c_counter_binary_0_0/sim/TCH_TDC_OV_c_counter_binary_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TCH_TDC_OV_c_counter_binary_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/bd/TCH_TDC_OV/sim/TCH_TDC_OV.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TCH_TDC_OV'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/hdl/TCH_TDC_OV_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TCH_TDC_OV_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sim_1/new/TOP_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_TB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
"xelab -wto 493dd91be74b4782952afdba80fc6c6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_TB_behav xil_defaultlib.TOP_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 493dd91be74b4782952afdba80fc6c6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_TB_behav xil_defaultlib.TOP_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_pkg
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.Edge_Detect [edge_detect_default]
Compiling architecture tch_tdc_ov_edge_detect_0_0_arch of entity xil_defaultlib.TCH_TDC_OV_Edge_Detect_0_0 [tch_tdc_ov_edge_detect_0_0_defau...]
Compiling architecture tch_tdc_ov_ch0_edge_0_arch of entity xil_defaultlib.TCH_TDC_OV_CH0_EDGE_0 [tch_tdc_ov_ch0_edge_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=32...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_legacy [\c_counter_binary_v12_0_13_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_viv [\c_counter_binary_v12_0_13_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13 [\c_counter_binary_v12_0_13(c_xde...]
Compiling architecture tch_tdc_ov_c_counter_binary_0_0_arch of entity xil_defaultlib.TCH_TDC_OV_c_counter_binary_0_0 [tch_tdc_ov_c_counter_binary_0_0_...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.TCH_TDC_OV_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.TCH_TDC_OV_util_vector_logic_1_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.TCH_TDC_OV_util_vector_logic_3_0
Compiling architecture structure of entity xil_defaultlib.TCH_TDC_OV [tch_tdc_ov_default]
Compiling architecture structure of entity xil_defaultlib.TCH_TDC_OV_wrapper [tch_tdc_ov_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot TOP_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/SInglePhotons/Vivado -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/SInglePhotons/Vivado" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 27 14:47:27 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_TB_behav -key {Behavioral:sim_1:Functional:TOP_TB} -tclbatch {TOP_TB.tcl} -protoinst "protoinst_files/TCH_TDC_OV.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TCH_TDC_OV.protoinst
Time resolution is 1 ps
source TOP_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1318.273 ; gain = 9.238
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
open_bd_design {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
open_bd_design {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}
update_module_reference {TCH_TDC_OV_CH0_EDGE_0 TCH_TDC_OV_Edge_Detect_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'O_RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'HS_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'HS_CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RST'.
WARNING: [IP_Flow 19-3153] Bus Interface 'HS_CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCH_IA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/TDC'.
Upgrading 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd'
INFO: [IP_Flow 19-3420] Updated TCH_TDC_OV_CH0_EDGE_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /CH0_EDGE/DET(undef) and /CH1_EDGE_upgraded_ipi/RST(rst)
INFO: [IP_Flow 19-3420] Updated TCH_TDC_OV_Edge_Detect_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /CH1_EDGE/RST(rst) and /CH0_EDGE_upgraded_ipi/DET(undef)
Wrote  : <D:\SInglePhotons\Vivado Projects\SCH_IA\SCH_IA.srcs\sources_1\bd\TCH_TDC_OV\TCH_TDC_OV.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}]
WARNING: [Vivado 12-818] No files matched 'D:/SInglePhotons/Vivado'
WARNING: [Vivado 12-818] No files matched 'Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd'
export_ip_user_files -of_objects [get_files {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/SInglePhotons/Vivado'
WARNING: [Vivado 12-818] No files matched 'Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd'
export_simulation -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}}] -directory {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files} -ipstatic_source_dir {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/modelsim} {questa=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/questa} {riviera=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/riviera} {activehdl=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}]
WARNING: [Vivado 12-818] No files matched 'D:/SInglePhotons/Vivado'
WARNING: [Vivado 12-818] No files matched 'Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd'
export_ip_user_files -of_objects [get_files {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/SInglePhotons/Vivado'
WARNING: [Vivado 12-818] No files matched 'Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd'
export_simulation -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}}] -directory {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files} -ipstatic_source_dir {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/modelsim} {questa=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/questa} {riviera=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/riviera} {activehdl=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Wrote  : <D:\SInglePhotons\Vivado Projects\SCH_IA\SCH_IA.srcs\sources_1\bd\TCH_TDC_OV\TCH_TDC_OV.bd> 
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/synth/TCH_TDC_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/sim/TCH_TDC_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/hdl/TCH_TDC_OV_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block CH1_EDGE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CH0_EDGE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_3 .
Exporting to file D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/hw_handoff/TCH_TDC_OV.hwh
Generated Block Design Tcl file D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/hw_handoff/TCH_TDC_OV_bd.tcl
Generated Hardware Definition File D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/synth/TCH_TDC_OV.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_TB_vlog.prj"
"xvhdl --incr --relax -prj TOP_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Edge_Detect'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/hdl/TCH_TDC_OV_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TCH_TDC_OV_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
"xelab -wto 493dd91be74b4782952afdba80fc6c6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_TB_behav xil_defaultlib.TOP_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 493dd91be74b4782952afdba80fc6c6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_TB_behav xil_defaultlib.TOP_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_pkg
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.Edge_Detect [edge_detect_default]
Compiling architecture tch_tdc_ov_edge_detect_0_0_arch of entity xil_defaultlib.TCH_TDC_OV_Edge_Detect_0_0 [tch_tdc_ov_edge_detect_0_0_defau...]
Compiling architecture tch_tdc_ov_ch0_edge_0_arch of entity xil_defaultlib.TCH_TDC_OV_CH0_EDGE_0 [tch_tdc_ov_ch0_edge_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=32...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_legacy [\c_counter_binary_v12_0_13_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_viv [\c_counter_binary_v12_0_13_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13 [\c_counter_binary_v12_0_13(c_xde...]
Compiling architecture tch_tdc_ov_c_counter_binary_0_0_arch of entity xil_defaultlib.TCH_TDC_OV_c_counter_binary_0_0 [tch_tdc_ov_c_counter_binary_0_0_...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.TCH_TDC_OV_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.TCH_TDC_OV_util_vector_logic_1_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.TCH_TDC_OV_util_vector_logic_3_0
Compiling architecture structure of entity xil_defaultlib.TCH_TDC_OV [tch_tdc_ov_default]
Compiling architecture structure of entity xil_defaultlib.TCH_TDC_OV_wrapper [tch_tdc_ov_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot TOP_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_TB_behav -key {Behavioral:sim_1:Functional:TOP_TB} -tclbatch {TOP_TB.tcl} -protoinst "protoinst_files/TCH_TDC_OV.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TCH_TDC_OV.protoinst
Time resolution is 1 ps
source TOP_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1363.031 ; gain = 24.004
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
add_bp {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd} 55
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
Stopped at time : 16650 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 55
step
Stopped at time : 16650 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 57
step
Stopped at time : 16650 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 48
step
Stopped at time : 16650 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 49
step
Stopped at time : 16650 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 50
step
Stopped at time : 16650 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 51
step
Stopped at time : 16650 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 53
step
Stopped at time : 16650 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 54
step
Stopped at time : 16650 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 55
step
Stopped at time : 16650 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 57
step
Stopped at time : 17760 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/bd/TCH_TDC_OV/sim/TCH_TDC_OV.vhd" Line 91
step
Stopped at time : 17760 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sim_1/new/TOP_TB.vhd" Line 74
step
Stopped at time : 17760 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 48
step
Stopped at time : 17760 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 48
step
Stopped at time : 18870 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/bd/TCH_TDC_OV/sim/TCH_TDC_OV.vhd" Line 91
step
Stopped at time : 18870 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sim_1/new/TOP_TB.vhd" Line 74
step
Stopped at time : 18870 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 48
step
Stopped at time : 18870 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 49
step
Stopped at time : 18870 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 53
step
Stopped at time : 18870 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 54
step
Stopped at time : 18870 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 57
step
Stopped at time : 18870 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 48
step
Stopped at time : 18870 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 49
step
Stopped at time : 18870 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 50
step
Stopped at time : 18870 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 51
step
Stopped at time : 18870 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 53
step
Stopped at time : 18870 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 54
step
Stopped at time : 18870 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 57
step
Stopped at time : 18870 ps : File "/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/util_vector_logic_v2_0/hdl/util_vector_logic_v2_0_vl_rfs.v" Line 58
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/util_vector_logic_v2_0/hdl/util_vector_logic_v2_0_vl_rfs.v: file does not exist.
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
remove_bps -file {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd} -line 55
add_bp {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd} 57
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
Stopped at time : 1110 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 57
step
Stopped at time : 1110 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 48
step
Stopped at time : 1110 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 49
step
Stopped at time : 1110 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 50
step
Stopped at time : 1110 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 51
step
Stopped at time : 1110 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 53
step
Stopped at time : 1110 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 54
step
Stopped at time : 1110 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" Line 57
step
Stopped at time : 2220 ps : File "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/bd/TCH_TDC_OV/sim/TCH_TDC_OV.vhd" Line 91
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_TB_vlog.prj"
"xvhdl --incr --relax -prj TOP_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Edge_Detect'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
"xelab -wto 493dd91be74b4782952afdba80fc6c6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_TB_behav xil_defaultlib.TOP_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 493dd91be74b4782952afdba80fc6c6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_TB_behav xil_defaultlib.TOP_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_pkg
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.Edge_Detect [edge_detect_default]
Compiling architecture tch_tdc_ov_edge_detect_0_0_arch of entity xil_defaultlib.TCH_TDC_OV_Edge_Detect_0_0 [tch_tdc_ov_edge_detect_0_0_defau...]
Compiling architecture tch_tdc_ov_ch0_edge_0_arch of entity xil_defaultlib.TCH_TDC_OV_CH0_EDGE_0 [tch_tdc_ov_ch0_edge_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=32...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_legacy [\c_counter_binary_v12_0_13_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_viv [\c_counter_binary_v12_0_13_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13 [\c_counter_binary_v12_0_13(c_xde...]
Compiling architecture tch_tdc_ov_c_counter_binary_0_0_arch of entity xil_defaultlib.TCH_TDC_OV_c_counter_binary_0_0 [tch_tdc_ov_c_counter_binary_0_0_...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.TCH_TDC_OV_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.TCH_TDC_OV_util_vector_logic_1_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.TCH_TDC_OV_util_vector_logic_3_0
Compiling architecture structure of entity xil_defaultlib.TCH_TDC_OV [tch_tdc_ov_default]
Compiling architecture structure of entity xil_defaultlib.TCH_TDC_OV_wrapper [tch_tdc_ov_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot TOP_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_TB_behav -key {Behavioral:sim_1:Functional:TOP_TB} -tclbatch {TOP_TB.tcl} -protoinst "protoinst_files/TCH_TDC_OV.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TCH_TDC_OV.protoinst
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/SInglePhotons/Vivado' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1369.980 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference {TCH_TDC_OV_CH0_EDGE_0 TCH_TDC_OV_Edge_Detect_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'O_RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'HS_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'HS_CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RST'.
WARNING: [IP_Flow 19-3153] Bus Interface 'HS_CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCH_IA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/TDC'.
Upgrading 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd'
INFO: [IP_Flow 19-3420] Updated TCH_TDC_OV_CH0_EDGE_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /CH0_EDGE/DET(undef) and /CH1_EDGE_upgraded_ipi/RST(rst)
INFO: [IP_Flow 19-3420] Updated TCH_TDC_OV_Edge_Detect_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /CH1_EDGE/RST(rst) and /CH0_EDGE_upgraded_ipi/DET(undef)
Wrote  : <D:\SInglePhotons\Vivado Projects\SCH_IA\SCH_IA.srcs\sources_1\bd\TCH_TDC_OV\TCH_TDC_OV.bd> 
generate_target Simulation [get_files {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}]
WARNING: [Vivado 12-818] No files matched 'D:/SInglePhotons/Vivado'
WARNING: [Vivado 12-818] No files matched 'Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd'
export_ip_user_files -of_objects [get_files {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/SInglePhotons/Vivado'
WARNING: [Vivado 12-818] No files matched 'Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd'
export_simulation -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}}] -directory {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files} -ipstatic_source_dir {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/modelsim} {questa=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/questa} {riviera=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/riviera} {activehdl=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}]
WARNING: [Vivado 12-818] No files matched 'D:/SInglePhotons/Vivado'
WARNING: [Vivado 12-818] No files matched 'Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd'
export_ip_user_files -of_objects [get_files {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/SInglePhotons/Vivado'
WARNING: [Vivado 12-818] No files matched 'Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd'
export_simulation -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/TCH_TDC_OV.bd}}] -directory {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files} -ipstatic_source_dir {D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/modelsim} {questa=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/questa} {riviera=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/riviera} {activehdl=D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Wrote  : <D:\SInglePhotons\Vivado Projects\SCH_IA\SCH_IA.srcs\sources_1\bd\TCH_TDC_OV\TCH_TDC_OV.bd> 
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/synth/TCH_TDC_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/sim/TCH_TDC_OV.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/hdl/TCH_TDC_OV_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block CH1_EDGE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CH0_EDGE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_3 .
Exporting to file D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/hw_handoff/TCH_TDC_OV.hwh
Generated Block Design Tcl file D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/hw_handoff/TCH_TDC_OV_bd.tcl
Generated Hardware Definition File D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/synth/TCH_TDC_OV.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_TB_vlog.prj"
"xvhdl --incr --relax -prj TOP_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/hdl/TCH_TDC_OV_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TCH_TDC_OV_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
"xelab -wto 493dd91be74b4782952afdba80fc6c6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_TB_behav xil_defaultlib.TOP_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 493dd91be74b4782952afdba80fc6c6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_TB_behav xil_defaultlib.TOP_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_pkg
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.Edge_Detect [edge_detect_default]
Compiling architecture tch_tdc_ov_edge_detect_0_0_arch of entity xil_defaultlib.TCH_TDC_OV_Edge_Detect_0_0 [tch_tdc_ov_edge_detect_0_0_defau...]
Compiling architecture tch_tdc_ov_ch0_edge_0_arch of entity xil_defaultlib.TCH_TDC_OV_CH0_EDGE_0 [tch_tdc_ov_ch0_edge_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=32...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_legacy [\c_counter_binary_v12_0_13_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_viv [\c_counter_binary_v12_0_13_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13 [\c_counter_binary_v12_0_13(c_xde...]
Compiling architecture tch_tdc_ov_c_counter_binary_0_0_arch of entity xil_defaultlib.TCH_TDC_OV_c_counter_binary_0_0 [tch_tdc_ov_c_counter_binary_0_0_...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.TCH_TDC_OV_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.TCH_TDC_OV_util_vector_logic_1_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.TCH_TDC_OV_util_vector_logic_3_0
Compiling architecture structure of entity xil_defaultlib.TCH_TDC_OV [tch_tdc_ov_default]
Compiling architecture structure of entity xil_defaultlib.TCH_TDC_OV_wrapper [tch_tdc_ov_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot TOP_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_TB_behav -key {Behavioral:sim_1:Functional:TOP_TB} -tclbatch {TOP_TB.tcl} -protoinst "protoinst_files/TCH_TDC_OV.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TCH_TDC_OV.protoinst
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/SInglePhotons/Vivado' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1398.727 ; gain = 10.367
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_TB_vlog.prj"
"xvhdl --incr --relax -prj TOP_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
"xelab -wto 493dd91be74b4782952afdba80fc6c6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_TB_behav xil_defaultlib.TOP_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 493dd91be74b4782952afdba80fc6c6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_TB_behav xil_defaultlib.TOP_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_TB_behav -key {Behavioral:sim_1:Functional:TOP_TB} -tclbatch {TOP_TB.tcl} -protoinst "protoinst_files/TCH_TDC_OV.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TCH_TDC_OV.protoinst
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/SInglePhotons/Vivado' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_TB_vlog.prj"
"xvhdl --incr --relax -prj TOP_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
"xelab -wto 493dd91be74b4782952afdba80fc6c6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_TB_behav xil_defaultlib.TOP_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 493dd91be74b4782952afdba80fc6c6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_TB_behav xil_defaultlib.TOP_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_TB_behav -key {Behavioral:sim_1:Functional:TOP_TB} -tclbatch {TOP_TB.tcl} -protoinst "protoinst_files/TCH_TDC_OV.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TCH_TDC_OV.protoinst
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/SInglePhotons/Vivado' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 27 14:58:37 2019...
