
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0



IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0



IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (17 5)  (293 533)  (293 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 8)  (292 536)  (292 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 1)  (347 529)  (347 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (4 2)  (412 531)  (412 531)  routing T_8_33.span4_horz_r_10 <X> T_8_33.lc_trk_g0_2
 (5 3)  (413 530)  (413 530)  routing T_8_33.span4_horz_r_10 <X> T_8_33.lc_trk_g0_2
 (7 3)  (415 530)  (415 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g0_2 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (3 6)  (423 535)  (423 535)  IO control bit: BIOUP_IE_1

 (16 8)  (400 536)  (400 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_vert_13 <X> T_10_33.span4_horz_l_14
 (12 6)  (526 535)  (526 535)  routing T_10_33.span4_vert_13 <X> T_10_33.span4_horz_l_14


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0



IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0

 (13 13)  (797 541)  (797 541)  routing T_15_33.span4_vert_43 <X> T_15_33.span4_horz_r_3


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (16 8)  (820 536)  (820 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (820 537)  (820 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (821 537)  (821 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (13 3)  (1017 530)  (1017 530)  routing T_19_33.span4_vert_31 <X> T_19_33.span4_horz_r_1
 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (14 13)  (1018 541)  (1018 541)  routing T_19_33.span4_horz_l_15 <X> T_19_33.span4_horz_r_3


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (5 4)  (1053 532)  (1053 532)  routing T_20_33.span4_horz_r_5 <X> T_20_33.lc_trk_g0_5
 (7 4)  (1055 532)  (1055 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (8 5)  (1056 533)  (1056 533)  routing T_20_33.span4_horz_r_5 <X> T_20_33.lc_trk_g0_5
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g0_5 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (5 14)  (1053 543)  (1053 543)  routing T_20_33.span4_horz_r_7 <X> T_20_33.lc_trk_g1_7
 (7 14)  (1055 543)  (1055 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit
 (8 15)  (1056 542)  (1056 542)  routing T_20_33.span4_horz_r_7 <X> T_20_33.lc_trk_g1_7


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (13 1)  (1125 529)  (1125 529)  routing T_21_33.span4_vert_1 <X> T_21_33.span4_horz_r_0
 (14 1)  (1126 529)  (1126 529)  routing T_21_33.span4_vert_1 <X> T_21_33.span4_horz_r_0
 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (14 1)  (1342 529)  (1342 529)  routing T_25_33.span4_horz_l_12 <X> T_25_33.span4_horz_r_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0



IO_Tile_26_33

 (6 0)  (1366 528)  (1366 528)  routing T_26_33.span4_vert_9 <X> T_26_33.lc_trk_g0_1
 (7 0)  (1367 528)  (1367 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (1368 528)  (1368 528)  routing T_26_33.span4_vert_9 <X> T_26_33.lc_trk_g0_1
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (8 1)  (1368 529)  (1368 529)  routing T_26_33.span4_vert_9 <X> T_26_33.lc_trk_g0_1
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (4 0)  (1418 528)  (1418 528)  routing T_27_33.span4_horz_r_8 <X> T_27_33.lc_trk_g0_0
 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (5 1)  (1419 529)  (1419 529)  routing T_27_33.span4_horz_r_8 <X> T_27_33.lc_trk_g0_0
 (7 1)  (1421 529)  (1421 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (6 0)  (1474 528)  (1474 528)  routing T_28_33.span12_vert_9 <X> T_28_33.lc_trk_g0_1
 (7 0)  (1475 528)  (1475 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_9 lc_trk_g0_1
 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (5 5)  (1473 533)  (1473 533)  routing T_28_33.span4_vert_20 <X> T_28_33.lc_trk_g0_4
 (6 5)  (1474 533)  (1474 533)  routing T_28_33.span4_vert_20 <X> T_28_33.lc_trk_g0_4
 (7 5)  (1475 533)  (1475 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_20 lc_trk_g0_4
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (16 8)  (1460 536)  (1460 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (10 10)  (1488 539)  (1488 539)  routing T_28_33.lc_trk_g0_4 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0



IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0



IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0



IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_15_32

 (6 10)  (768 522)  (768 522)  routing T_15_32.sp4_v_b_3 <X> T_15_32.sp4_v_t_43
 (5 11)  (767 523)  (767 523)  routing T_15_32.sp4_v_b_3 <X> T_15_32.sp4_v_t_43


LogicTile_21_32

 (19 1)  (1109 513)  (1109 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_6_31

 (3 0)  (291 496)  (291 496)  routing T_6_31.sp12_v_t_23 <X> T_6_31.sp12_v_b_0


LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0


RAM_Tile_8_31

 (3 0)  (399 496)  (399 496)  routing T_8_31.sp12_v_t_23 <X> T_8_31.sp12_v_b_0


LogicTile_15_31

 (19 3)  (781 499)  (781 499)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_16_31

 (3 0)  (819 496)  (819 496)  routing T_16_31.sp12_v_t_23 <X> T_16_31.sp12_v_b_0


LogicTile_19_31

 (8 11)  (990 507)  (990 507)  routing T_19_31.sp4_v_b_4 <X> T_19_31.sp4_v_t_42
 (10 11)  (992 507)  (992 507)  routing T_19_31.sp4_v_b_4 <X> T_19_31.sp4_v_t_42


LogicTile_28_31

 (3 0)  (1459 496)  (1459 496)  routing T_28_31.sp12_v_t_23 <X> T_28_31.sp12_v_b_0


IO_Tile_33_31

 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0



IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0



LogicTile_4_30

 (3 1)  (183 481)  (183 481)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_v_b_0


LogicTile_10_30

 (6 2)  (498 482)  (498 482)  routing T_10_30.sp4_v_b_9 <X> T_10_30.sp4_v_t_37
 (5 3)  (497 483)  (497 483)  routing T_10_30.sp4_v_b_9 <X> T_10_30.sp4_v_t_37


LogicTile_19_30

 (19 4)  (1001 484)  (1001 484)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_20_30

 (3 12)  (1039 492)  (1039 492)  routing T_20_30.sp12_v_b_1 <X> T_20_30.sp12_h_r_1
 (3 13)  (1039 493)  (1039 493)  routing T_20_30.sp12_v_b_1 <X> T_20_30.sp12_h_r_1


RAM_Tile_25_30

 (1 3)  (1307 483)  (1307 483)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_r_17


LogicTile_28_30

 (6 14)  (1462 494)  (1462 494)  routing T_28_30.sp4_h_l_41 <X> T_28_30.sp4_v_t_44


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0



IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_6_29

 (3 0)  (291 464)  (291 464)  routing T_6_29.sp12_v_t_23 <X> T_6_29.sp12_v_b_0
 (3 12)  (291 476)  (291 476)  routing T_6_29.sp12_v_b_1 <X> T_6_29.sp12_h_r_1
 (3 13)  (291 477)  (291 477)  routing T_6_29.sp12_v_b_1 <X> T_6_29.sp12_h_r_1


LogicTile_18_29

 (3 13)  (931 477)  (931 477)  routing T_18_29.sp12_h_l_22 <X> T_18_29.sp12_h_r_1


LogicTile_23_29

 (1 3)  (1199 467)  (1199 467)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_26_29

 (6 14)  (1354 478)  (1354 478)  routing T_26_29.sp4_h_l_41 <X> T_26_29.sp4_v_t_44


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0



IO_Tile_0_28

 (2 1)  (15 449)  (15 449)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 457)  (1 457)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit


LogicTile_2_28

 (13 8)  (85 456)  (85 456)  routing T_2_28.sp4_h_l_45 <X> T_2_28.sp4_v_b_8
 (12 9)  (84 457)  (84 457)  routing T_2_28.sp4_h_l_45 <X> T_2_28.sp4_v_b_8


LogicTile_10_28

 (3 1)  (495 449)  (495 449)  routing T_10_28.sp12_h_l_23 <X> T_10_28.sp12_v_b_0


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0



IO_Tile_0_27

 (1 0)  (16 432)  (16 432)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 434)  (0 434)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 441)  (0 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_2_27

 (5 4)  (77 436)  (77 436)  routing T_2_27.sp4_h_l_37 <X> T_2_27.sp4_h_r_3
 (4 5)  (76 437)  (76 437)  routing T_2_27.sp4_h_l_37 <X> T_2_27.sp4_h_r_3


LogicTile_6_27

 (3 1)  (291 433)  (291 433)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_v_b_0
 (4 12)  (292 444)  (292 444)  routing T_6_27.sp4_h_l_38 <X> T_6_27.sp4_v_b_9
 (6 12)  (294 444)  (294 444)  routing T_6_27.sp4_h_l_38 <X> T_6_27.sp4_v_b_9
 (5 13)  (293 445)  (293 445)  routing T_6_27.sp4_h_l_38 <X> T_6_27.sp4_v_b_9


RAM_Tile_8_27

 (3 1)  (399 433)  (399 433)  routing T_8_27.sp12_h_l_23 <X> T_8_27.sp12_v_b_0


LogicTile_16_27

 (3 0)  (819 432)  (819 432)  routing T_16_27.sp12_v_t_23 <X> T_16_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0



IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_10_26

 (4 14)  (496 430)  (496 430)  routing T_10_26.sp4_v_b_1 <X> T_10_26.sp4_v_t_44
 (6 14)  (498 430)  (498 430)  routing T_10_26.sp4_v_b_1 <X> T_10_26.sp4_v_t_44


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (2 1)  (15 401)  (15 401)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (0 3)  (17 403)  (17 403)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 409)  (0 409)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25

 (8 0)  (26 400)  (26 400)  routing T_1_25.sp4_h_l_40 <X> T_1_25.sp4_h_r_1
 (10 0)  (28 400)  (28 400)  routing T_1_25.sp4_h_l_40 <X> T_1_25.sp4_h_r_1


LogicTile_2_25

 (8 4)  (80 404)  (80 404)  routing T_2_25.sp4_h_l_45 <X> T_2_25.sp4_h_r_4
 (10 4)  (82 404)  (82 404)  routing T_2_25.sp4_h_l_45 <X> T_2_25.sp4_h_r_4


LogicTile_3_25



LogicTile_4_25



LogicTile_5_25

 (8 9)  (242 409)  (242 409)  routing T_5_25.sp4_h_l_36 <X> T_5_25.sp4_v_b_7
 (9 9)  (243 409)  (243 409)  routing T_5_25.sp4_h_l_36 <X> T_5_25.sp4_v_b_7
 (10 9)  (244 409)  (244 409)  routing T_5_25.sp4_h_l_36 <X> T_5_25.sp4_v_b_7


LogicTile_6_25

 (3 1)  (291 401)  (291 401)  routing T_6_25.sp12_h_l_23 <X> T_6_25.sp12_v_b_0
 (8 5)  (296 405)  (296 405)  routing T_6_25.sp4_h_l_41 <X> T_6_25.sp4_v_b_4
 (9 5)  (297 405)  (297 405)  routing T_6_25.sp4_h_l_41 <X> T_6_25.sp4_v_b_4


LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25

 (3 14)  (1459 414)  (1459 414)  routing T_28_25.sp12_v_b_1 <X> T_28_25.sp12_v_t_22


LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24

 (9 5)  (81 389)  (81 389)  routing T_2_24.sp4_v_t_45 <X> T_2_24.sp4_v_b_4
 (10 5)  (82 389)  (82 389)  routing T_2_24.sp4_v_t_45 <X> T_2_24.sp4_v_b_4


LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_4_23

 (19 6)  (199 374)  (199 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_6_23

 (11 4)  (299 372)  (299 372)  routing T_6_23.sp4_v_t_44 <X> T_6_23.sp4_v_b_5
 (13 4)  (301 372)  (301 372)  routing T_6_23.sp4_v_t_44 <X> T_6_23.sp4_v_b_5


LogicTile_16_23

 (3 0)  (819 368)  (819 368)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_v_b_0


LogicTile_19_23

 (3 6)  (985 374)  (985 374)  routing T_19_23.sp12_v_b_0 <X> T_19_23.sp12_v_t_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0



IO_Tile_0_22

 (2 1)  (15 353)  (15 353)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (2 9)  (15 361)  (15 361)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_1_22

 (9 4)  (27 356)  (27 356)  routing T_1_22.sp4_h_l_36 <X> T_1_22.sp4_h_r_4
 (10 4)  (28 356)  (28 356)  routing T_1_22.sp4_h_l_36 <X> T_1_22.sp4_h_r_4


LogicTile_2_22

 (8 4)  (80 356)  (80 356)  routing T_2_22.sp4_h_l_45 <X> T_2_22.sp4_h_r_4
 (10 4)  (82 356)  (82 356)  routing T_2_22.sp4_h_l_45 <X> T_2_22.sp4_h_r_4


LogicTile_4_22

 (2 0)  (182 352)  (182 352)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 12)  (182 364)  (182 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_5_22

 (8 5)  (242 357)  (242 357)  routing T_5_22.sp4_h_l_41 <X> T_5_22.sp4_v_b_4
 (9 5)  (243 357)  (243 357)  routing T_5_22.sp4_h_l_41 <X> T_5_22.sp4_v_b_4


LogicTile_6_22

 (3 1)  (291 353)  (291 353)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_v_b_0
 (19 2)  (307 354)  (307 354)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (8 13)  (296 365)  (296 365)  routing T_6_22.sp4_h_l_41 <X> T_6_22.sp4_v_b_10
 (9 13)  (297 365)  (297 365)  routing T_6_22.sp4_h_l_41 <X> T_6_22.sp4_v_b_10
 (10 13)  (298 365)  (298 365)  routing T_6_22.sp4_h_l_41 <X> T_6_22.sp4_v_b_10


LogicTile_7_22

 (13 4)  (355 356)  (355 356)  routing T_7_22.sp4_h_l_40 <X> T_7_22.sp4_v_b_5
 (12 5)  (354 357)  (354 357)  routing T_7_22.sp4_h_l_40 <X> T_7_22.sp4_v_b_5
 (19 10)  (361 362)  (361 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (13 12)  (355 364)  (355 364)  routing T_7_22.sp4_h_l_46 <X> T_7_22.sp4_v_b_11
 (12 13)  (354 365)  (354 365)  routing T_7_22.sp4_h_l_46 <X> T_7_22.sp4_v_b_11


RAM_Tile_8_22

 (19 4)  (415 356)  (415 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_10_22

 (9 3)  (501 355)  (501 355)  routing T_10_22.sp4_v_b_1 <X> T_10_22.sp4_v_t_36


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_b_0 <X> T_4_21.sp12_h_r_0
 (3 5)  (183 341)  (183 341)  routing T_4_21.sp12_v_b_0 <X> T_4_21.sp12_h_r_0


LogicTile_5_21

 (9 9)  (243 345)  (243 345)  routing T_5_21.sp4_v_t_42 <X> T_5_21.sp4_v_b_7


LogicTile_6_21

 (8 9)  (296 345)  (296 345)  routing T_6_21.sp4_v_t_41 <X> T_6_21.sp4_v_b_7
 (10 9)  (298 345)  (298 345)  routing T_6_21.sp4_v_t_41 <X> T_6_21.sp4_v_b_7
 (19 15)  (307 351)  (307 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_9_21

 (4 4)  (442 340)  (442 340)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_v_b_3
 (5 5)  (443 341)  (443 341)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_v_b_3


LogicTile_10_21

 (19 6)  (511 342)  (511 342)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_15_21

 (3 14)  (765 350)  (765 350)  routing T_15_21.sp12_v_b_1 <X> T_15_21.sp12_v_t_22


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0



IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 322)  (0 322)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_2_20

 (9 4)  (81 324)  (81 324)  routing T_2_20.sp4_v_t_41 <X> T_2_20.sp4_h_r_4


LogicTile_4_20

 (2 8)  (182 328)  (182 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 8)  (185 328)  (185 328)  routing T_4_20.sp4_v_t_43 <X> T_4_20.sp4_h_r_6


LogicTile_5_20

 (31 0)  (265 320)  (265 320)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 320)  (266 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 320)  (267 320)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 320)  (268 320)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 320)  (270 320)  LC_0 Logic Functioning bit
 (46 0)  (280 320)  (280 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (260 321)  (260 321)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 321)  (261 321)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 321)  (263 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 321)  (266 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (267 321)  (267 321)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.input_2_0
 (34 1)  (268 321)  (268 321)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.input_2_0
 (35 1)  (269 321)  (269 321)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.input_2_0
 (37 1)  (271 321)  (271 321)  LC_0 Logic Functioning bit
 (21 4)  (255 324)  (255 324)  routing T_5_20.sp4_h_r_19 <X> T_5_20.lc_trk_g1_3
 (22 4)  (256 324)  (256 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (257 324)  (257 324)  routing T_5_20.sp4_h_r_19 <X> T_5_20.lc_trk_g1_3
 (24 4)  (258 324)  (258 324)  routing T_5_20.sp4_h_r_19 <X> T_5_20.lc_trk_g1_3
 (21 5)  (255 325)  (255 325)  routing T_5_20.sp4_h_r_19 <X> T_5_20.lc_trk_g1_3
 (22 5)  (256 325)  (256 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (257 325)  (257 325)  routing T_5_20.sp4_v_b_18 <X> T_5_20.lc_trk_g1_2
 (24 5)  (258 325)  (258 325)  routing T_5_20.sp4_v_b_18 <X> T_5_20.lc_trk_g1_2
 (16 6)  (250 326)  (250 326)  routing T_5_20.sp4_v_b_5 <X> T_5_20.lc_trk_g1_5
 (17 6)  (251 326)  (251 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (252 326)  (252 326)  routing T_5_20.sp4_v_b_5 <X> T_5_20.lc_trk_g1_5
 (15 8)  (249 328)  (249 328)  routing T_5_20.sp4_h_r_41 <X> T_5_20.lc_trk_g2_1
 (16 8)  (250 328)  (250 328)  routing T_5_20.sp4_h_r_41 <X> T_5_20.lc_trk_g2_1
 (17 8)  (251 328)  (251 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (252 328)  (252 328)  routing T_5_20.sp4_h_r_41 <X> T_5_20.lc_trk_g2_1
 (27 8)  (261 328)  (261 328)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 328)  (263 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 328)  (265 328)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 328)  (266 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 328)  (267 328)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (40 8)  (274 328)  (274 328)  LC_4 Logic Functioning bit
 (46 8)  (280 328)  (280 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (252 329)  (252 329)  routing T_5_20.sp4_h_r_41 <X> T_5_20.lc_trk_g2_1
 (26 9)  (260 329)  (260 329)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 329)  (261 329)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 329)  (262 329)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 329)  (263 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 329)  (264 329)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (265 329)  (265 329)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 329)  (266 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (268 329)  (268 329)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.input_2_4
 (35 9)  (269 329)  (269 329)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.input_2_4
 (53 9)  (287 329)  (287 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 10)  (256 330)  (256 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (255 331)  (255 331)  routing T_5_20.sp4_r_v_b_39 <X> T_5_20.lc_trk_g2_7
 (22 12)  (256 332)  (256 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (260 332)  (260 332)  routing T_5_20.lc_trk_g1_5 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 332)  (261 332)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 332)  (262 332)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 332)  (263 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 332)  (264 332)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 332)  (266 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 332)  (268 332)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 332)  (270 332)  LC_6 Logic Functioning bit
 (27 13)  (261 333)  (261 333)  routing T_5_20.lc_trk_g1_5 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 333)  (263 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 333)  (264 333)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 333)  (265 333)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 333)  (266 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (268 333)  (268 333)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.input_2_6
 (35 13)  (269 333)  (269 333)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.input_2_6
 (14 14)  (248 334)  (248 334)  routing T_5_20.sp4_v_t_17 <X> T_5_20.lc_trk_g3_4
 (32 14)  (266 334)  (266 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 334)  (267 334)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 334)  (268 334)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 334)  (270 334)  LC_7 Logic Functioning bit
 (50 14)  (284 334)  (284 334)  Cascade bit: LH_LC07_inmux02_5

 (16 15)  (250 335)  (250 335)  routing T_5_20.sp4_v_t_17 <X> T_5_20.lc_trk_g3_4
 (17 15)  (251 335)  (251 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (256 335)  (256 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (259 335)  (259 335)  routing T_5_20.sp4_r_v_b_46 <X> T_5_20.lc_trk_g3_6
 (28 15)  (262 335)  (262 335)  routing T_5_20.lc_trk_g2_1 <X> T_5_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 335)  (263 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 335)  (265 335)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (271 335)  (271 335)  LC_7 Logic Functioning bit


LogicTile_6_20

 (15 0)  (303 320)  (303 320)  routing T_6_20.sp12_h_r_1 <X> T_6_20.lc_trk_g0_1
 (17 0)  (305 320)  (305 320)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (306 320)  (306 320)  routing T_6_20.sp12_h_r_1 <X> T_6_20.lc_trk_g0_1
 (26 0)  (314 320)  (314 320)  routing T_6_20.lc_trk_g2_4 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 320)  (315 320)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 320)  (316 320)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 320)  (317 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 320)  (318 320)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 320)  (320 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 320)  (321 320)  routing T_6_20.lc_trk_g3_0 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 320)  (322 320)  routing T_6_20.lc_trk_g3_0 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (18 1)  (306 321)  (306 321)  routing T_6_20.sp12_h_r_1 <X> T_6_20.lc_trk_g0_1
 (22 1)  (310 321)  (310 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (311 321)  (311 321)  routing T_6_20.sp4_v_b_18 <X> T_6_20.lc_trk_g0_2
 (24 1)  (312 321)  (312 321)  routing T_6_20.sp4_v_b_18 <X> T_6_20.lc_trk_g0_2
 (28 1)  (316 321)  (316 321)  routing T_6_20.lc_trk_g2_4 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 321)  (317 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 321)  (320 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (321 321)  (321 321)  routing T_6_20.lc_trk_g2_2 <X> T_6_20.input_2_0
 (35 1)  (323 321)  (323 321)  routing T_6_20.lc_trk_g2_2 <X> T_6_20.input_2_0
 (36 1)  (324 321)  (324 321)  LC_0 Logic Functioning bit
 (27 2)  (315 322)  (315 322)  routing T_6_20.lc_trk_g1_1 <X> T_6_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 322)  (317 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 322)  (319 322)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 322)  (320 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 322)  (322 322)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (325 322)  (325 322)  LC_1 Logic Functioning bit
 (39 2)  (327 322)  (327 322)  LC_1 Logic Functioning bit
 (40 2)  (328 322)  (328 322)  LC_1 Logic Functioning bit
 (42 2)  (330 322)  (330 322)  LC_1 Logic Functioning bit
 (50 2)  (338 322)  (338 322)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (340 322)  (340 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (29 3)  (317 323)  (317 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 323)  (319 323)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (38 3)  (326 323)  (326 323)  LC_1 Logic Functioning bit
 (41 3)  (329 323)  (329 323)  LC_1 Logic Functioning bit
 (43 3)  (331 323)  (331 323)  LC_1 Logic Functioning bit
 (15 4)  (303 324)  (303 324)  routing T_6_20.bot_op_1 <X> T_6_20.lc_trk_g1_1
 (17 4)  (305 324)  (305 324)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (14 5)  (302 325)  (302 325)  routing T_6_20.sp12_h_r_16 <X> T_6_20.lc_trk_g1_0
 (16 5)  (304 325)  (304 325)  routing T_6_20.sp12_h_r_16 <X> T_6_20.lc_trk_g1_0
 (17 5)  (305 325)  (305 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (19 6)  (307 326)  (307 326)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (309 326)  (309 326)  routing T_6_20.lft_op_7 <X> T_6_20.lc_trk_g1_7
 (22 6)  (310 326)  (310 326)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (312 326)  (312 326)  routing T_6_20.lft_op_7 <X> T_6_20.lc_trk_g1_7
 (2 8)  (290 328)  (290 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (9 8)  (297 328)  (297 328)  routing T_6_20.sp4_h_l_41 <X> T_6_20.sp4_h_r_7
 (10 8)  (298 328)  (298 328)  routing T_6_20.sp4_h_l_41 <X> T_6_20.sp4_h_r_7
 (25 8)  (313 328)  (313 328)  routing T_6_20.sp4_v_t_23 <X> T_6_20.lc_trk_g2_2
 (27 8)  (315 328)  (315 328)  routing T_6_20.lc_trk_g1_0 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 328)  (317 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 328)  (319 328)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 328)  (320 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 328)  (321 328)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 328)  (324 328)  LC_4 Logic Functioning bit
 (22 9)  (310 329)  (310 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (311 329)  (311 329)  routing T_6_20.sp4_v_t_23 <X> T_6_20.lc_trk_g2_2
 (25 9)  (313 329)  (313 329)  routing T_6_20.sp4_v_t_23 <X> T_6_20.lc_trk_g2_2
 (26 9)  (314 329)  (314 329)  routing T_6_20.lc_trk_g0_2 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 329)  (317 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 329)  (319 329)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 329)  (320 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (321 329)  (321 329)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.input_2_4
 (34 9)  (322 329)  (322 329)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.input_2_4
 (35 9)  (323 329)  (323 329)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.input_2_4
 (21 10)  (309 330)  (309 330)  routing T_6_20.sp4_v_t_26 <X> T_6_20.lc_trk_g2_7
 (22 10)  (310 330)  (310 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (311 330)  (311 330)  routing T_6_20.sp4_v_t_26 <X> T_6_20.lc_trk_g2_7
 (14 11)  (302 331)  (302 331)  routing T_6_20.sp12_v_b_20 <X> T_6_20.lc_trk_g2_4
 (16 11)  (304 331)  (304 331)  routing T_6_20.sp12_v_b_20 <X> T_6_20.lc_trk_g2_4
 (17 11)  (305 331)  (305 331)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 11)  (309 331)  (309 331)  routing T_6_20.sp4_v_t_26 <X> T_6_20.lc_trk_g2_7
 (2 12)  (290 332)  (290 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (22 12)  (310 332)  (310 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (311 332)  (311 332)  routing T_6_20.sp12_v_b_19 <X> T_6_20.lc_trk_g3_3
 (15 13)  (303 333)  (303 333)  routing T_6_20.sp4_v_t_29 <X> T_6_20.lc_trk_g3_0
 (16 13)  (304 333)  (304 333)  routing T_6_20.sp4_v_t_29 <X> T_6_20.lc_trk_g3_0
 (17 13)  (305 333)  (305 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (309 333)  (309 333)  routing T_6_20.sp12_v_b_19 <X> T_6_20.lc_trk_g3_3
 (14 14)  (302 334)  (302 334)  routing T_6_20.sp12_v_t_3 <X> T_6_20.lc_trk_g3_4
 (14 15)  (302 335)  (302 335)  routing T_6_20.sp12_v_t_3 <X> T_6_20.lc_trk_g3_4
 (15 15)  (303 335)  (303 335)  routing T_6_20.sp12_v_t_3 <X> T_6_20.lc_trk_g3_4
 (17 15)  (305 335)  (305 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_7_20

 (4 0)  (346 320)  (346 320)  routing T_7_20.sp4_h_l_37 <X> T_7_20.sp4_v_b_0
 (27 0)  (369 320)  (369 320)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 320)  (371 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 320)  (373 320)  routing T_7_20.lc_trk_g2_5 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 320)  (374 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 320)  (375 320)  routing T_7_20.lc_trk_g2_5 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (40 0)  (382 320)  (382 320)  LC_0 Logic Functioning bit
 (46 0)  (388 320)  (388 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (5 1)  (347 321)  (347 321)  routing T_7_20.sp4_h_l_37 <X> T_7_20.sp4_v_b_0
 (14 1)  (356 321)  (356 321)  routing T_7_20.sp4_r_v_b_35 <X> T_7_20.lc_trk_g0_0
 (17 1)  (359 321)  (359 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (368 321)  (368 321)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 321)  (369 321)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 321)  (370 321)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 321)  (371 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 321)  (372 321)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 321)  (374 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (375 321)  (375 321)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.input_2_0
 (34 1)  (376 321)  (376 321)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.input_2_0
 (14 2)  (356 322)  (356 322)  routing T_7_20.lft_op_4 <X> T_7_20.lc_trk_g0_4
 (15 3)  (357 323)  (357 323)  routing T_7_20.lft_op_4 <X> T_7_20.lc_trk_g0_4
 (17 3)  (359 323)  (359 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (25 4)  (367 324)  (367 324)  routing T_7_20.sp4_h_l_7 <X> T_7_20.lc_trk_g1_2
 (22 5)  (364 325)  (364 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (365 325)  (365 325)  routing T_7_20.sp4_h_l_7 <X> T_7_20.lc_trk_g1_2
 (24 5)  (366 325)  (366 325)  routing T_7_20.sp4_h_l_7 <X> T_7_20.lc_trk_g1_2
 (25 5)  (367 325)  (367 325)  routing T_7_20.sp4_h_l_7 <X> T_7_20.lc_trk_g1_2
 (27 8)  (369 328)  (369 328)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 328)  (371 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 328)  (373 328)  routing T_7_20.lc_trk_g2_5 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 328)  (374 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 328)  (375 328)  routing T_7_20.lc_trk_g2_5 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 328)  (378 328)  LC_4 Logic Functioning bit
 (29 9)  (371 329)  (371 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 329)  (372 329)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (374 329)  (374 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (375 329)  (375 329)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.input_2_4
 (34 9)  (376 329)  (376 329)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.input_2_4
 (16 10)  (358 330)  (358 330)  routing T_7_20.sp4_v_t_16 <X> T_7_20.lc_trk_g2_5
 (17 10)  (359 330)  (359 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (360 330)  (360 330)  routing T_7_20.sp4_v_t_16 <X> T_7_20.lc_trk_g2_5
 (28 10)  (370 330)  (370 330)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 330)  (371 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 330)  (372 330)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 330)  (373 330)  routing T_7_20.lc_trk_g0_4 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 330)  (374 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 330)  (378 330)  LC_5 Logic Functioning bit
 (46 10)  (388 330)  (388 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (392 330)  (392 330)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (356 331)  (356 331)  routing T_7_20.sp4_h_l_17 <X> T_7_20.lc_trk_g2_4
 (15 11)  (357 331)  (357 331)  routing T_7_20.sp4_h_l_17 <X> T_7_20.lc_trk_g2_4
 (16 11)  (358 331)  (358 331)  routing T_7_20.sp4_h_l_17 <X> T_7_20.lc_trk_g2_4
 (17 11)  (359 331)  (359 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (369 331)  (369 331)  routing T_7_20.lc_trk_g3_0 <X> T_7_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 331)  (370 331)  routing T_7_20.lc_trk_g3_0 <X> T_7_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 331)  (371 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (14 12)  (356 332)  (356 332)  routing T_7_20.sp4_h_r_40 <X> T_7_20.lc_trk_g3_0
 (17 12)  (359 332)  (359 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (363 332)  (363 332)  routing T_7_20.sp4_v_t_22 <X> T_7_20.lc_trk_g3_3
 (22 12)  (364 332)  (364 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (365 332)  (365 332)  routing T_7_20.sp4_v_t_22 <X> T_7_20.lc_trk_g3_3
 (6 13)  (348 333)  (348 333)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_h_r_9
 (14 13)  (356 333)  (356 333)  routing T_7_20.sp4_h_r_40 <X> T_7_20.lc_trk_g3_0
 (15 13)  (357 333)  (357 333)  routing T_7_20.sp4_h_r_40 <X> T_7_20.lc_trk_g3_0
 (16 13)  (358 333)  (358 333)  routing T_7_20.sp4_h_r_40 <X> T_7_20.lc_trk_g3_0
 (17 13)  (359 333)  (359 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (360 333)  (360 333)  routing T_7_20.sp4_r_v_b_41 <X> T_7_20.lc_trk_g3_1
 (21 13)  (363 333)  (363 333)  routing T_7_20.sp4_v_t_22 <X> T_7_20.lc_trk_g3_3


RAM_Tile_8_20

 (2 12)  (398 332)  (398 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_20

 (13 0)  (451 320)  (451 320)  routing T_9_20.sp4_h_l_39 <X> T_9_20.sp4_v_b_2
 (15 0)  (453 320)  (453 320)  routing T_9_20.bot_op_1 <X> T_9_20.lc_trk_g0_1
 (17 0)  (455 320)  (455 320)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (12 1)  (450 321)  (450 321)  routing T_9_20.sp4_h_l_39 <X> T_9_20.sp4_v_b_2
 (15 1)  (453 321)  (453 321)  routing T_9_20.sp4_v_t_5 <X> T_9_20.lc_trk_g0_0
 (16 1)  (454 321)  (454 321)  routing T_9_20.sp4_v_t_5 <X> T_9_20.lc_trk_g0_0
 (17 1)  (455 321)  (455 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (4 4)  (442 324)  (442 324)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_3
 (6 4)  (444 324)  (444 324)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_3
 (11 4)  (449 324)  (449 324)  routing T_9_20.sp4_h_l_46 <X> T_9_20.sp4_v_b_5
 (13 4)  (451 324)  (451 324)  routing T_9_20.sp4_h_l_46 <X> T_9_20.sp4_v_b_5
 (5 5)  (443 325)  (443 325)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_3
 (12 5)  (450 325)  (450 325)  routing T_9_20.sp4_h_l_46 <X> T_9_20.sp4_v_b_5
 (10 6)  (448 326)  (448 326)  routing T_9_20.sp4_v_b_11 <X> T_9_20.sp4_h_l_41
 (15 11)  (453 331)  (453 331)  routing T_9_20.sp4_v_t_33 <X> T_9_20.lc_trk_g2_4
 (16 11)  (454 331)  (454 331)  routing T_9_20.sp4_v_t_33 <X> T_9_20.lc_trk_g2_4
 (17 11)  (455 331)  (455 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (29 14)  (467 334)  (467 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 334)  (469 334)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 334)  (470 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 334)  (471 334)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 334)  (474 334)  LC_7 Logic Functioning bit
 (37 14)  (475 334)  (475 334)  LC_7 Logic Functioning bit
 (38 14)  (476 334)  (476 334)  LC_7 Logic Functioning bit
 (39 14)  (477 334)  (477 334)  LC_7 Logic Functioning bit
 (41 14)  (479 334)  (479 334)  LC_7 Logic Functioning bit
 (43 14)  (481 334)  (481 334)  LC_7 Logic Functioning bit
 (47 14)  (485 334)  (485 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (29 15)  (467 335)  (467 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 335)  (474 335)  LC_7 Logic Functioning bit
 (37 15)  (475 335)  (475 335)  LC_7 Logic Functioning bit
 (38 15)  (476 335)  (476 335)  LC_7 Logic Functioning bit
 (39 15)  (477 335)  (477 335)  LC_7 Logic Functioning bit


LogicTile_10_20

 (13 4)  (505 324)  (505 324)  routing T_10_20.sp4_h_l_40 <X> T_10_20.sp4_v_b_5
 (15 4)  (507 324)  (507 324)  routing T_10_20.sp4_v_b_17 <X> T_10_20.lc_trk_g1_1
 (16 4)  (508 324)  (508 324)  routing T_10_20.sp4_v_b_17 <X> T_10_20.lc_trk_g1_1
 (17 4)  (509 324)  (509 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (12 5)  (504 325)  (504 325)  routing T_10_20.sp4_h_l_40 <X> T_10_20.sp4_v_b_5
 (17 8)  (509 328)  (509 328)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (510 328)  (510 328)  routing T_10_20.bnl_op_1 <X> T_10_20.lc_trk_g2_1
 (18 9)  (510 329)  (510 329)  routing T_10_20.bnl_op_1 <X> T_10_20.lc_trk_g2_1
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 330)  (526 330)  routing T_10_20.lc_trk_g1_1 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 330)  (529 330)  LC_5 Logic Functioning bit
 (39 10)  (531 330)  (531 330)  LC_5 Logic Functioning bit
 (40 10)  (532 330)  (532 330)  LC_5 Logic Functioning bit
 (41 10)  (533 330)  (533 330)  LC_5 Logic Functioning bit
 (42 10)  (534 330)  (534 330)  LC_5 Logic Functioning bit
 (43 10)  (535 330)  (535 330)  LC_5 Logic Functioning bit
 (47 10)  (539 330)  (539 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (28 11)  (520 331)  (520 331)  routing T_10_20.lc_trk_g2_1 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 331)  (521 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (528 331)  (528 331)  LC_5 Logic Functioning bit
 (38 11)  (530 331)  (530 331)  LC_5 Logic Functioning bit
 (40 11)  (532 331)  (532 331)  LC_5 Logic Functioning bit
 (41 11)  (533 331)  (533 331)  LC_5 Logic Functioning bit
 (42 11)  (534 331)  (534 331)  LC_5 Logic Functioning bit
 (43 11)  (535 331)  (535 331)  LC_5 Logic Functioning bit


LogicTile_11_20

 (11 4)  (557 324)  (557 324)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_5
 (13 4)  (559 324)  (559 324)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_5
 (12 5)  (558 325)  (558 325)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_5
 (4 12)  (550 332)  (550 332)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9
 (5 13)  (551 333)  (551 333)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9


LogicTile_21_20

 (3 15)  (1093 335)  (1093 335)  routing T_21_20.sp12_h_l_22 <X> T_21_20.sp12_v_t_22


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0



IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_4_19

 (12 8)  (192 312)  (192 312)  routing T_4_19.sp4_v_b_2 <X> T_4_19.sp4_h_r_8
 (11 9)  (191 313)  (191 313)  routing T_4_19.sp4_v_b_2 <X> T_4_19.sp4_h_r_8
 (13 9)  (193 313)  (193 313)  routing T_4_19.sp4_v_b_2 <X> T_4_19.sp4_h_r_8


LogicTile_6_19

 (27 2)  (315 306)  (315 306)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 306)  (316 306)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 306)  (317 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 306)  (319 306)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 306)  (320 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 306)  (321 306)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 306)  (323 306)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.input_2_1
 (37 2)  (325 306)  (325 306)  LC_1 Logic Functioning bit
 (27 3)  (315 307)  (315 307)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 307)  (316 307)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 307)  (317 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 307)  (318 307)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (320 307)  (320 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (321 307)  (321 307)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.input_2_1
 (34 3)  (322 307)  (322 307)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.input_2_1
 (3 4)  (291 308)  (291 308)  routing T_6_19.sp12_v_t_23 <X> T_6_19.sp12_h_r_0
 (9 4)  (297 308)  (297 308)  routing T_6_19.sp4_v_t_41 <X> T_6_19.sp4_h_r_4
 (14 11)  (302 315)  (302 315)  routing T_6_19.sp4_h_l_17 <X> T_6_19.lc_trk_g2_4
 (15 11)  (303 315)  (303 315)  routing T_6_19.sp4_h_l_17 <X> T_6_19.lc_trk_g2_4
 (16 11)  (304 315)  (304 315)  routing T_6_19.sp4_h_l_17 <X> T_6_19.lc_trk_g2_4
 (17 11)  (305 315)  (305 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (14 12)  (302 316)  (302 316)  routing T_6_19.sp4_h_l_21 <X> T_6_19.lc_trk_g3_0
 (22 12)  (310 316)  (310 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (15 13)  (303 317)  (303 317)  routing T_6_19.sp4_h_l_21 <X> T_6_19.lc_trk_g3_0
 (16 13)  (304 317)  (304 317)  routing T_6_19.sp4_h_l_21 <X> T_6_19.lc_trk_g3_0
 (17 13)  (305 317)  (305 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (13 14)  (301 318)  (301 318)  routing T_6_19.sp4_h_r_11 <X> T_6_19.sp4_v_t_46
 (12 15)  (300 319)  (300 319)  routing T_6_19.sp4_h_r_11 <X> T_6_19.sp4_v_t_46
 (16 15)  (304 319)  (304 319)  routing T_6_19.sp12_v_b_12 <X> T_6_19.lc_trk_g3_4
 (17 15)  (305 319)  (305 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_t_23 <X> T_7_19.sp12_h_r_0
 (26 4)  (368 308)  (368 308)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 308)  (369 308)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 308)  (371 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 308)  (373 308)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 308)  (374 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 308)  (376 308)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 308)  (378 308)  LC_2 Logic Functioning bit
 (38 4)  (380 308)  (380 308)  LC_2 Logic Functioning bit
 (47 4)  (389 308)  (389 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (14 5)  (356 309)  (356 309)  routing T_7_19.top_op_0 <X> T_7_19.lc_trk_g1_0
 (15 5)  (357 309)  (357 309)  routing T_7_19.top_op_0 <X> T_7_19.lc_trk_g1_0
 (17 5)  (359 309)  (359 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (27 5)  (369 309)  (369 309)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 309)  (371 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (46 5)  (388 309)  (388 309)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (16 6)  (358 310)  (358 310)  routing T_7_19.sp4_v_b_13 <X> T_7_19.lc_trk_g1_5
 (17 6)  (359 310)  (359 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (360 310)  (360 310)  routing T_7_19.sp4_v_b_13 <X> T_7_19.lc_trk_g1_5
 (14 7)  (356 311)  (356 311)  routing T_7_19.sp4_r_v_b_28 <X> T_7_19.lc_trk_g1_4
 (17 7)  (359 311)  (359 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (360 311)  (360 311)  routing T_7_19.sp4_v_b_13 <X> T_7_19.lc_trk_g1_5
 (9 12)  (351 316)  (351 316)  routing T_7_19.sp4_v_t_47 <X> T_7_19.sp4_h_r_10


RAM_Tile_8_19

 (3 4)  (399 308)  (399 308)  routing T_8_19.sp12_v_t_23 <X> T_8_19.sp12_h_r_0
 (9 6)  (405 310)  (405 310)  routing T_8_19.sp4_h_r_1 <X> T_8_19.sp4_h_l_41
 (10 6)  (406 310)  (406 310)  routing T_8_19.sp4_h_r_1 <X> T_8_19.sp4_h_l_41


LogicTile_9_19

 (25 0)  (463 304)  (463 304)  routing T_9_19.sp4_v_b_10 <X> T_9_19.lc_trk_g0_2
 (26 0)  (464 304)  (464 304)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 304)  (465 304)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 304)  (466 304)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 304)  (468 304)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 304)  (471 304)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 304)  (472 304)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 304)  (473 304)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.input_2_0
 (15 1)  (453 305)  (453 305)  routing T_9_19.sp4_v_t_5 <X> T_9_19.lc_trk_g0_0
 (16 1)  (454 305)  (454 305)  routing T_9_19.sp4_v_t_5 <X> T_9_19.lc_trk_g0_0
 (17 1)  (455 305)  (455 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (460 305)  (460 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (461 305)  (461 305)  routing T_9_19.sp4_v_b_10 <X> T_9_19.lc_trk_g0_2
 (25 1)  (463 305)  (463 305)  routing T_9_19.sp4_v_b_10 <X> T_9_19.lc_trk_g0_2
 (26 1)  (464 305)  (464 305)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 305)  (467 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 305)  (468 305)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 305)  (469 305)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 305)  (470 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (43 1)  (481 305)  (481 305)  LC_0 Logic Functioning bit
 (14 2)  (452 306)  (452 306)  routing T_9_19.sp12_h_l_3 <X> T_9_19.lc_trk_g0_4
 (25 2)  (463 306)  (463 306)  routing T_9_19.sp4_v_t_3 <X> T_9_19.lc_trk_g0_6
 (27 2)  (465 306)  (465 306)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 306)  (466 306)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 306)  (468 306)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 306)  (471 306)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 306)  (472 306)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 306)  (474 306)  LC_1 Logic Functioning bit
 (50 2)  (488 306)  (488 306)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (489 306)  (489 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (14 3)  (452 307)  (452 307)  routing T_9_19.sp12_h_l_3 <X> T_9_19.lc_trk_g0_4
 (15 3)  (453 307)  (453 307)  routing T_9_19.sp12_h_l_3 <X> T_9_19.lc_trk_g0_4
 (17 3)  (455 307)  (455 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (460 307)  (460 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (461 307)  (461 307)  routing T_9_19.sp4_v_t_3 <X> T_9_19.lc_trk_g0_6
 (25 3)  (463 307)  (463 307)  routing T_9_19.sp4_v_t_3 <X> T_9_19.lc_trk_g0_6
 (27 3)  (465 307)  (465 307)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 307)  (466 307)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 307)  (467 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 307)  (468 307)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (48 3)  (486 307)  (486 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (460 308)  (460 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (462 308)  (462 308)  routing T_9_19.bot_op_3 <X> T_9_19.lc_trk_g1_3
 (26 4)  (464 308)  (464 308)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (466 308)  (466 308)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 308)  (467 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 308)  (470 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 308)  (472 308)  routing T_9_19.lc_trk_g1_0 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 308)  (474 308)  LC_2 Logic Functioning bit
 (15 5)  (453 309)  (453 309)  routing T_9_19.sp4_v_t_5 <X> T_9_19.lc_trk_g1_0
 (16 5)  (454 309)  (454 309)  routing T_9_19.sp4_v_t_5 <X> T_9_19.lc_trk_g1_0
 (17 5)  (455 309)  (455 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (27 5)  (465 309)  (465 309)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 309)  (467 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 309)  (468 309)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 309)  (470 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (472 309)  (472 309)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.input_2_2
 (35 5)  (473 309)  (473 309)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.input_2_2
 (15 6)  (453 310)  (453 310)  routing T_9_19.sp4_v_b_21 <X> T_9_19.lc_trk_g1_5
 (16 6)  (454 310)  (454 310)  routing T_9_19.sp4_v_b_21 <X> T_9_19.lc_trk_g1_5
 (17 6)  (455 310)  (455 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (459 310)  (459 310)  routing T_9_19.sp12_h_l_4 <X> T_9_19.lc_trk_g1_7
 (22 6)  (460 310)  (460 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (462 310)  (462 310)  routing T_9_19.sp12_h_l_4 <X> T_9_19.lc_trk_g1_7
 (26 6)  (464 310)  (464 310)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 310)  (467 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 310)  (469 310)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 310)  (472 310)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 310)  (473 310)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.input_2_3
 (36 6)  (474 310)  (474 310)  LC_3 Logic Functioning bit
 (21 7)  (459 311)  (459 311)  routing T_9_19.sp12_h_l_4 <X> T_9_19.lc_trk_g1_7
 (26 7)  (464 311)  (464 311)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 311)  (465 311)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 311)  (466 311)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 311)  (467 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 311)  (468 311)  routing T_9_19.lc_trk_g0_2 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 311)  (469 311)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 311)  (470 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (471 311)  (471 311)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.input_2_3
 (35 7)  (473 311)  (473 311)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.input_2_3
 (48 7)  (486 311)  (486 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (459 312)  (459 312)  routing T_9_19.sp4_v_t_14 <X> T_9_19.lc_trk_g2_3
 (22 8)  (460 312)  (460 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (461 312)  (461 312)  routing T_9_19.sp4_v_t_14 <X> T_9_19.lc_trk_g2_3
 (31 8)  (469 312)  (469 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 312)  (471 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 312)  (472 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 312)  (474 312)  LC_4 Logic Functioning bit
 (38 8)  (476 312)  (476 312)  LC_4 Logic Functioning bit
 (26 9)  (464 313)  (464 313)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 313)  (465 313)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 313)  (466 313)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 313)  (467 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (475 313)  (475 313)  LC_4 Logic Functioning bit
 (39 9)  (477 313)  (477 313)  LC_4 Logic Functioning bit
 (21 10)  (459 314)  (459 314)  routing T_9_19.sp4_v_t_18 <X> T_9_19.lc_trk_g2_7
 (22 10)  (460 314)  (460 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (461 314)  (461 314)  routing T_9_19.sp4_v_t_18 <X> T_9_19.lc_trk_g2_7
 (29 10)  (467 314)  (467 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 314)  (469 314)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 314)  (474 314)  LC_5 Logic Functioning bit
 (50 10)  (488 314)  (488 314)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (464 315)  (464 315)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 315)  (466 315)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 315)  (467 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 315)  (469 315)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (15 12)  (453 316)  (453 316)  routing T_9_19.sp4_h_r_41 <X> T_9_19.lc_trk_g3_1
 (16 12)  (454 316)  (454 316)  routing T_9_19.sp4_h_r_41 <X> T_9_19.lc_trk_g3_1
 (17 12)  (455 316)  (455 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (456 316)  (456 316)  routing T_9_19.sp4_h_r_41 <X> T_9_19.lc_trk_g3_1
 (22 12)  (460 316)  (460 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (463 316)  (463 316)  routing T_9_19.sp4_h_r_34 <X> T_9_19.lc_trk_g3_2
 (32 12)  (470 316)  (470 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 316)  (472 316)  routing T_9_19.lc_trk_g1_0 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 316)  (474 316)  LC_6 Logic Functioning bit
 (38 12)  (476 316)  (476 316)  LC_6 Logic Functioning bit
 (17 13)  (455 317)  (455 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (456 317)  (456 317)  routing T_9_19.sp4_h_r_41 <X> T_9_19.lc_trk_g3_1
 (21 13)  (459 317)  (459 317)  routing T_9_19.sp4_r_v_b_43 <X> T_9_19.lc_trk_g3_3
 (22 13)  (460 317)  (460 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (461 317)  (461 317)  routing T_9_19.sp4_h_r_34 <X> T_9_19.lc_trk_g3_2
 (24 13)  (462 317)  (462 317)  routing T_9_19.sp4_h_r_34 <X> T_9_19.lc_trk_g3_2
 (26 13)  (464 317)  (464 317)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 317)  (465 317)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 317)  (466 317)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 317)  (467 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (475 317)  (475 317)  LC_6 Logic Functioning bit
 (39 13)  (477 317)  (477 317)  LC_6 Logic Functioning bit
 (4 14)  (442 318)  (442 318)  routing T_9_19.sp4_h_r_3 <X> T_9_19.sp4_v_t_44
 (6 14)  (444 318)  (444 318)  routing T_9_19.sp4_h_r_3 <X> T_9_19.sp4_v_t_44
 (14 14)  (452 318)  (452 318)  routing T_9_19.sp4_v_b_36 <X> T_9_19.lc_trk_g3_4
 (21 14)  (459 318)  (459 318)  routing T_9_19.sp4_v_t_18 <X> T_9_19.lc_trk_g3_7
 (22 14)  (460 318)  (460 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (461 318)  (461 318)  routing T_9_19.sp4_v_t_18 <X> T_9_19.lc_trk_g3_7
 (25 14)  (463 318)  (463 318)  routing T_9_19.wire_logic_cluster/lc_6/out <X> T_9_19.lc_trk_g3_6
 (5 15)  (443 319)  (443 319)  routing T_9_19.sp4_h_r_3 <X> T_9_19.sp4_v_t_44
 (14 15)  (452 319)  (452 319)  routing T_9_19.sp4_v_b_36 <X> T_9_19.lc_trk_g3_4
 (16 15)  (454 319)  (454 319)  routing T_9_19.sp4_v_b_36 <X> T_9_19.lc_trk_g3_4
 (17 15)  (455 319)  (455 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (460 319)  (460 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_10_19

 (15 0)  (507 304)  (507 304)  routing T_10_19.lft_op_1 <X> T_10_19.lc_trk_g0_1
 (17 0)  (509 304)  (509 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (510 304)  (510 304)  routing T_10_19.lft_op_1 <X> T_10_19.lc_trk_g0_1
 (25 0)  (517 304)  (517 304)  routing T_10_19.lft_op_2 <X> T_10_19.lc_trk_g0_2
 (26 0)  (518 304)  (518 304)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 304)  (519 304)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 304)  (520 304)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 304)  (523 304)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 304)  (525 304)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (43 0)  (535 304)  (535 304)  LC_0 Logic Functioning bit
 (22 1)  (514 305)  (514 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (516 305)  (516 305)  routing T_10_19.lft_op_2 <X> T_10_19.lc_trk_g0_2
 (26 1)  (518 305)  (518 305)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 305)  (519 305)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 305)  (523 305)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 305)  (524 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (527 305)  (527 305)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.input_2_0
 (15 2)  (507 306)  (507 306)  routing T_10_19.lft_op_5 <X> T_10_19.lc_trk_g0_5
 (17 2)  (509 306)  (509 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (510 306)  (510 306)  routing T_10_19.lft_op_5 <X> T_10_19.lc_trk_g0_5
 (27 2)  (519 306)  (519 306)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 306)  (520 306)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 306)  (522 306)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 306)  (525 306)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 306)  (526 306)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (43 2)  (535 306)  (535 306)  LC_1 Logic Functioning bit
 (50 2)  (542 306)  (542 306)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (544 306)  (544 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (28 3)  (520 307)  (520 307)  routing T_10_19.lc_trk_g2_1 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 307)  (522 307)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 307)  (523 307)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (26 4)  (518 308)  (518 308)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (521 308)  (521 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 308)  (525 308)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 308)  (526 308)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 308)  (528 308)  LC_2 Logic Functioning bit
 (37 4)  (529 308)  (529 308)  LC_2 Logic Functioning bit
 (38 4)  (530 308)  (530 308)  LC_2 Logic Functioning bit
 (39 4)  (531 308)  (531 308)  LC_2 Logic Functioning bit
 (41 4)  (533 308)  (533 308)  LC_2 Logic Functioning bit
 (42 4)  (534 308)  (534 308)  LC_2 Logic Functioning bit
 (43 4)  (535 308)  (535 308)  LC_2 Logic Functioning bit
 (50 4)  (542 308)  (542 308)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (500 309)  (500 309)  routing T_10_19.sp4_h_l_41 <X> T_10_19.sp4_v_b_4
 (9 5)  (501 309)  (501 309)  routing T_10_19.sp4_h_l_41 <X> T_10_19.sp4_v_b_4
 (28 5)  (520 309)  (520 309)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 309)  (521 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 309)  (523 309)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 309)  (528 309)  LC_2 Logic Functioning bit
 (37 5)  (529 309)  (529 309)  LC_2 Logic Functioning bit
 (38 5)  (530 309)  (530 309)  LC_2 Logic Functioning bit
 (39 5)  (531 309)  (531 309)  LC_2 Logic Functioning bit
 (42 5)  (534 309)  (534 309)  LC_2 Logic Functioning bit
 (43 5)  (535 309)  (535 309)  LC_2 Logic Functioning bit
 (51 5)  (543 309)  (543 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (513 310)  (513 310)  routing T_10_19.sp12_h_l_4 <X> T_10_19.lc_trk_g1_7
 (22 6)  (514 310)  (514 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (516 310)  (516 310)  routing T_10_19.sp12_h_l_4 <X> T_10_19.lc_trk_g1_7
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 310)  (525 310)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 310)  (526 310)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 310)  (527 310)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.input_2_3
 (40 6)  (532 310)  (532 310)  LC_3 Logic Functioning bit
 (21 7)  (513 311)  (513 311)  routing T_10_19.sp12_h_l_4 <X> T_10_19.lc_trk_g1_7
 (27 7)  (519 311)  (519 311)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 311)  (520 311)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 311)  (521 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 311)  (523 311)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 311)  (524 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (525 311)  (525 311)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.input_2_3
 (34 7)  (526 311)  (526 311)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.input_2_3
 (41 7)  (533 311)  (533 311)  LC_3 Logic Functioning bit
 (15 8)  (507 312)  (507 312)  routing T_10_19.sp4_h_r_41 <X> T_10_19.lc_trk_g2_1
 (16 8)  (508 312)  (508 312)  routing T_10_19.sp4_h_r_41 <X> T_10_19.lc_trk_g2_1
 (17 8)  (509 312)  (509 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (510 312)  (510 312)  routing T_10_19.sp4_h_r_41 <X> T_10_19.lc_trk_g2_1
 (26 8)  (518 312)  (518 312)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (31 8)  (523 312)  (523 312)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 312)  (525 312)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 312)  (529 312)  LC_4 Logic Functioning bit
 (43 8)  (535 312)  (535 312)  LC_4 Logic Functioning bit
 (50 8)  (542 312)  (542 312)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (510 313)  (510 313)  routing T_10_19.sp4_h_r_41 <X> T_10_19.lc_trk_g2_1
 (26 9)  (518 313)  (518 313)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 313)  (519 313)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 313)  (521 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 313)  (523 313)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 313)  (528 313)  LC_4 Logic Functioning bit
 (42 9)  (534 313)  (534 313)  LC_4 Logic Functioning bit
 (46 9)  (538 313)  (538 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (506 314)  (506 314)  routing T_10_19.bnl_op_4 <X> T_10_19.lc_trk_g2_4
 (21 10)  (513 314)  (513 314)  routing T_10_19.sp4_h_l_34 <X> T_10_19.lc_trk_g2_7
 (22 10)  (514 314)  (514 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (515 314)  (515 314)  routing T_10_19.sp4_h_l_34 <X> T_10_19.lc_trk_g2_7
 (24 10)  (516 314)  (516 314)  routing T_10_19.sp4_h_l_34 <X> T_10_19.lc_trk_g2_7
 (27 10)  (519 314)  (519 314)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 314)  (520 314)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 314)  (521 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 314)  (522 314)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 314)  (524 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 314)  (525 314)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 314)  (526 314)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 314)  (527 314)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.input_2_5
 (14 11)  (506 315)  (506 315)  routing T_10_19.bnl_op_4 <X> T_10_19.lc_trk_g2_4
 (17 11)  (509 315)  (509 315)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (513 315)  (513 315)  routing T_10_19.sp4_h_l_34 <X> T_10_19.lc_trk_g2_7
 (27 11)  (519 315)  (519 315)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 315)  (520 315)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 315)  (521 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 315)  (523 315)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 315)  (524 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (525 315)  (525 315)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.input_2_5
 (34 11)  (526 315)  (526 315)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.input_2_5
 (41 11)  (533 315)  (533 315)  LC_5 Logic Functioning bit
 (22 12)  (514 316)  (514 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (515 316)  (515 316)  routing T_10_19.sp4_v_t_30 <X> T_10_19.lc_trk_g3_3
 (24 12)  (516 316)  (516 316)  routing T_10_19.sp4_v_t_30 <X> T_10_19.lc_trk_g3_3
 (25 12)  (517 316)  (517 316)  routing T_10_19.bnl_op_2 <X> T_10_19.lc_trk_g3_2
 (26 12)  (518 316)  (518 316)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 316)  (521 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 316)  (522 316)  routing T_10_19.lc_trk_g0_5 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 316)  (523 316)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 316)  (525 316)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (529 316)  (529 316)  LC_6 Logic Functioning bit
 (41 12)  (533 316)  (533 316)  LC_6 Logic Functioning bit
 (43 12)  (535 316)  (535 316)  LC_6 Logic Functioning bit
 (50 12)  (542 316)  (542 316)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (509 317)  (509 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (514 317)  (514 317)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (517 317)  (517 317)  routing T_10_19.bnl_op_2 <X> T_10_19.lc_trk_g3_2
 (26 13)  (518 317)  (518 317)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 317)  (519 317)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 317)  (521 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 317)  (523 317)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 317)  (528 317)  LC_6 Logic Functioning bit
 (38 13)  (530 317)  (530 317)  LC_6 Logic Functioning bit
 (42 13)  (534 317)  (534 317)  LC_6 Logic Functioning bit
 (46 13)  (538 317)  (538 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (12 14)  (504 318)  (504 318)  routing T_10_19.sp4_h_r_8 <X> T_10_19.sp4_h_l_46
 (15 14)  (507 318)  (507 318)  routing T_10_19.sp4_h_l_16 <X> T_10_19.lc_trk_g3_5
 (16 14)  (508 318)  (508 318)  routing T_10_19.sp4_h_l_16 <X> T_10_19.lc_trk_g3_5
 (17 14)  (509 318)  (509 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (514 318)  (514 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (515 318)  (515 318)  routing T_10_19.sp12_v_b_23 <X> T_10_19.lc_trk_g3_7
 (13 15)  (505 319)  (505 319)  routing T_10_19.sp4_h_r_8 <X> T_10_19.sp4_h_l_46
 (17 15)  (509 319)  (509 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (510 319)  (510 319)  routing T_10_19.sp4_h_l_16 <X> T_10_19.lc_trk_g3_5
 (21 15)  (513 319)  (513 319)  routing T_10_19.sp12_v_b_23 <X> T_10_19.lc_trk_g3_7


LogicTile_11_19

 (4 1)  (550 305)  (550 305)  routing T_11_19.sp4_h_l_41 <X> T_11_19.sp4_h_r_0
 (6 1)  (552 305)  (552 305)  routing T_11_19.sp4_h_l_41 <X> T_11_19.sp4_h_r_0


LogicTile_12_19

 (2 0)  (602 304)  (602 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (26 0)  (626 304)  (626 304)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 304)  (630 304)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 304)  (633 304)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 304)  (636 304)  LC_0 Logic Functioning bit
 (37 0)  (637 304)  (637 304)  LC_0 Logic Functioning bit
 (38 0)  (638 304)  (638 304)  LC_0 Logic Functioning bit
 (39 0)  (639 304)  (639 304)  LC_0 Logic Functioning bit
 (40 0)  (640 304)  (640 304)  LC_0 Logic Functioning bit
 (41 0)  (641 304)  (641 304)  LC_0 Logic Functioning bit
 (42 0)  (642 304)  (642 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (52 0)  (652 304)  (652 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (628 305)  (628 305)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 305)  (630 305)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (37 1)  (637 305)  (637 305)  LC_0 Logic Functioning bit
 (39 1)  (639 305)  (639 305)  LC_0 Logic Functioning bit
 (40 1)  (640 305)  (640 305)  LC_0 Logic Functioning bit
 (41 1)  (641 305)  (641 305)  LC_0 Logic Functioning bit
 (42 1)  (642 305)  (642 305)  LC_0 Logic Functioning bit
 (43 1)  (643 305)  (643 305)  LC_0 Logic Functioning bit
 (8 2)  (608 306)  (608 306)  routing T_12_19.sp4_h_r_5 <X> T_12_19.sp4_h_l_36
 (10 2)  (610 306)  (610 306)  routing T_12_19.sp4_h_r_5 <X> T_12_19.sp4_h_l_36
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (623 306)  (623 306)  routing T_12_19.sp12_h_r_23 <X> T_12_19.lc_trk_g0_7
 (21 3)  (621 307)  (621 307)  routing T_12_19.sp12_h_r_23 <X> T_12_19.lc_trk_g0_7
 (12 6)  (612 310)  (612 310)  routing T_12_19.sp4_v_b_5 <X> T_12_19.sp4_h_l_40
 (26 6)  (626 310)  (626 310)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 310)  (628 310)  routing T_12_19.lc_trk_g2_0 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (41 6)  (641 310)  (641 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (26 7)  (626 311)  (626 311)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (47 7)  (647 311)  (647 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (614 312)  (614 312)  routing T_12_19.sp4_h_l_21 <X> T_12_19.lc_trk_g2_0
 (15 9)  (615 313)  (615 313)  routing T_12_19.sp4_h_l_21 <X> T_12_19.lc_trk_g2_0
 (16 9)  (616 313)  (616 313)  routing T_12_19.sp4_h_l_21 <X> T_12_19.lc_trk_g2_0
 (17 9)  (617 313)  (617 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (14 11)  (614 315)  (614 315)  routing T_12_19.sp12_v_b_20 <X> T_12_19.lc_trk_g2_4
 (16 11)  (616 315)  (616 315)  routing T_12_19.sp12_v_b_20 <X> T_12_19.lc_trk_g2_4
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (14 12)  (614 316)  (614 316)  routing T_12_19.sp4_h_l_21 <X> T_12_19.lc_trk_g3_0
 (15 13)  (615 317)  (615 317)  routing T_12_19.sp4_h_l_21 <X> T_12_19.lc_trk_g3_0
 (16 13)  (616 317)  (616 317)  routing T_12_19.sp4_h_l_21 <X> T_12_19.lc_trk_g3_0
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0


LogicTile_13_19

 (9 4)  (663 308)  (663 308)  routing T_13_19.sp4_h_l_36 <X> T_13_19.sp4_h_r_4
 (10 4)  (664 308)  (664 308)  routing T_13_19.sp4_h_l_36 <X> T_13_19.sp4_h_r_4
 (11 8)  (665 312)  (665 312)  routing T_13_19.sp4_h_r_3 <X> T_13_19.sp4_v_b_8


LogicTile_14_19

 (15 0)  (723 304)  (723 304)  routing T_14_19.sp4_h_l_4 <X> T_14_19.lc_trk_g0_1
 (16 0)  (724 304)  (724 304)  routing T_14_19.sp4_h_l_4 <X> T_14_19.lc_trk_g0_1
 (17 0)  (725 304)  (725 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (726 304)  (726 304)  routing T_14_19.sp4_h_l_4 <X> T_14_19.lc_trk_g0_1
 (18 1)  (726 305)  (726 305)  routing T_14_19.sp4_h_l_4 <X> T_14_19.lc_trk_g0_1
 (14 3)  (722 307)  (722 307)  routing T_14_19.sp12_h_r_20 <X> T_14_19.lc_trk_g0_4
 (16 3)  (724 307)  (724 307)  routing T_14_19.sp12_h_r_20 <X> T_14_19.lc_trk_g0_4
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (2 4)  (710 308)  (710 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (16 7)  (724 311)  (724 311)  routing T_14_19.sp12_h_r_12 <X> T_14_19.lc_trk_g1_4
 (17 7)  (725 311)  (725 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 10)  (735 314)  (735 314)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 314)  (736 314)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 314)  (738 314)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 314)  (743 314)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.input_2_5
 (38 10)  (746 314)  (746 314)  LC_5 Logic Functioning bit
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 315)  (740 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (742 315)  (742 315)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.input_2_5
 (48 11)  (756 315)  (756 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (760 315)  (760 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (15 14)  (723 318)  (723 318)  routing T_14_19.sp4_h_l_24 <X> T_14_19.lc_trk_g3_5
 (16 14)  (724 318)  (724 318)  routing T_14_19.sp4_h_l_24 <X> T_14_19.lc_trk_g3_5
 (17 14)  (725 318)  (725 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 318)  (726 318)  routing T_14_19.sp4_h_l_24 <X> T_14_19.lc_trk_g3_5


LogicTile_15_19

 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 304)  (786 304)  routing T_15_19.bot_op_3 <X> T_15_19.lc_trk_g0_3
 (13 4)  (775 308)  (775 308)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_5
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (12 5)  (774 309)  (774 309)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_5
 (22 5)  (784 309)  (784 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 309)  (786 309)  routing T_15_19.bot_op_2 <X> T_15_19.lc_trk_g1_2
 (30 5)  (792 309)  (792 309)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 309)  (793 309)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit


LogicTile_16_19

 (3 2)  (819 306)  (819 306)  routing T_16_19.sp12_v_t_23 <X> T_16_19.sp12_h_l_23
 (12 6)  (828 310)  (828 310)  routing T_16_19.sp4_v_b_5 <X> T_16_19.sp4_h_l_40


LogicTile_17_19

 (8 1)  (882 305)  (882 305)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_1
 (9 1)  (883 305)  (883 305)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_1
 (10 1)  (884 305)  (884 305)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_1
 (6 7)  (880 311)  (880 311)  routing T_17_19.sp4_h_r_3 <X> T_17_19.sp4_h_l_38


LogicTile_18_19

 (19 15)  (947 319)  (947 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_19

 (21 6)  (1057 310)  (1057 310)  routing T_20_19.sp4_v_b_15 <X> T_20_19.lc_trk_g1_7
 (22 6)  (1058 310)  (1058 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1059 310)  (1059 310)  routing T_20_19.sp4_v_b_15 <X> T_20_19.lc_trk_g1_7
 (31 6)  (1067 310)  (1067 310)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 310)  (1068 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 310)  (1070 310)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (40 6)  (1076 310)  (1076 310)  LC_3 Logic Functioning bit
 (41 6)  (1077 310)  (1077 310)  LC_3 Logic Functioning bit
 (42 6)  (1078 310)  (1078 310)  LC_3 Logic Functioning bit
 (43 6)  (1079 310)  (1079 310)  LC_3 Logic Functioning bit
 (52 6)  (1088 310)  (1088 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (1057 311)  (1057 311)  routing T_20_19.sp4_v_b_15 <X> T_20_19.lc_trk_g1_7
 (31 7)  (1067 311)  (1067 311)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (40 7)  (1076 311)  (1076 311)  LC_3 Logic Functioning bit
 (41 7)  (1077 311)  (1077 311)  LC_3 Logic Functioning bit
 (42 7)  (1078 311)  (1078 311)  LC_3 Logic Functioning bit
 (43 7)  (1079 311)  (1079 311)  LC_3 Logic Functioning bit


LogicTile_28_19

 (3 2)  (1459 306)  (1459 306)  routing T_28_19.sp12_v_t_23 <X> T_28_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0



IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_4_18

 (19 2)  (199 290)  (199 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_6_18

 (12 4)  (300 292)  (300 292)  routing T_6_18.sp4_v_b_5 <X> T_6_18.sp4_h_r_5
 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0
 (11 5)  (299 293)  (299 293)  routing T_6_18.sp4_v_b_5 <X> T_6_18.sp4_h_r_5
 (3 7)  (291 295)  (291 295)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_v_t_23
 (19 13)  (307 301)  (307 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_8_18

 (13 14)  (409 302)  (409 302)  routing T_8_18.sp4_h_r_11 <X> T_8_18.sp4_v_t_46
 (12 15)  (408 303)  (408 303)  routing T_8_18.sp4_h_r_11 <X> T_8_18.sp4_v_t_46


LogicTile_9_18

 (15 0)  (453 288)  (453 288)  routing T_9_18.top_op_1 <X> T_9_18.lc_trk_g0_1
 (17 0)  (455 288)  (455 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (8 1)  (446 289)  (446 289)  routing T_9_18.sp4_h_l_36 <X> T_9_18.sp4_v_b_1
 (9 1)  (447 289)  (447 289)  routing T_9_18.sp4_h_l_36 <X> T_9_18.sp4_v_b_1
 (18 1)  (456 289)  (456 289)  routing T_9_18.top_op_1 <X> T_9_18.lc_trk_g0_1
 (21 2)  (459 290)  (459 290)  routing T_9_18.sp12_h_l_4 <X> T_9_18.lc_trk_g0_7
 (22 2)  (460 290)  (460 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (462 290)  (462 290)  routing T_9_18.sp12_h_l_4 <X> T_9_18.lc_trk_g0_7
 (8 3)  (446 291)  (446 291)  routing T_9_18.sp4_h_l_36 <X> T_9_18.sp4_v_t_36
 (21 3)  (459 291)  (459 291)  routing T_9_18.sp12_h_l_4 <X> T_9_18.lc_trk_g0_7
 (15 4)  (453 292)  (453 292)  routing T_9_18.bot_op_1 <X> T_9_18.lc_trk_g1_1
 (17 4)  (455 292)  (455 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (467 292)  (467 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 292)  (469 292)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 292)  (470 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 292)  (471 292)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (14 5)  (452 293)  (452 293)  routing T_9_18.top_op_0 <X> T_9_18.lc_trk_g1_0
 (15 5)  (453 293)  (453 293)  routing T_9_18.top_op_0 <X> T_9_18.lc_trk_g1_0
 (17 5)  (455 293)  (455 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (28 5)  (466 293)  (466 293)  routing T_9_18.lc_trk_g2_0 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 293)  (467 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 293)  (470 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (472 293)  (472 293)  routing T_9_18.lc_trk_g1_1 <X> T_9_18.input_2_2
 (43 5)  (481 293)  (481 293)  LC_2 Logic Functioning bit
 (17 6)  (455 294)  (455 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (464 294)  (464 294)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 294)  (471 294)  routing T_9_18.lc_trk_g2_0 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 294)  (474 294)  LC_3 Logic Functioning bit
 (38 6)  (476 294)  (476 294)  LC_3 Logic Functioning bit
 (46 6)  (484 294)  (484 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (456 295)  (456 295)  routing T_9_18.sp4_r_v_b_29 <X> T_9_18.lc_trk_g1_5
 (28 7)  (466 295)  (466 295)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 295)  (467 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (475 295)  (475 295)  LC_3 Logic Functioning bit
 (39 7)  (477 295)  (477 295)  LC_3 Logic Functioning bit
 (14 8)  (452 296)  (452 296)  routing T_9_18.sp4_h_r_40 <X> T_9_18.lc_trk_g2_0
 (26 8)  (464 296)  (464 296)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 296)  (467 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 296)  (468 296)  routing T_9_18.lc_trk_g0_7 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 296)  (471 296)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 296)  (472 296)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 296)  (474 296)  LC_4 Logic Functioning bit
 (37 8)  (475 296)  (475 296)  LC_4 Logic Functioning bit
 (39 8)  (477 296)  (477 296)  LC_4 Logic Functioning bit
 (40 8)  (478 296)  (478 296)  LC_4 Logic Functioning bit
 (42 8)  (480 296)  (480 296)  LC_4 Logic Functioning bit
 (50 8)  (488 296)  (488 296)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (489 296)  (489 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (452 297)  (452 297)  routing T_9_18.sp4_h_r_40 <X> T_9_18.lc_trk_g2_0
 (15 9)  (453 297)  (453 297)  routing T_9_18.sp4_h_r_40 <X> T_9_18.lc_trk_g2_0
 (16 9)  (454 297)  (454 297)  routing T_9_18.sp4_h_r_40 <X> T_9_18.lc_trk_g2_0
 (17 9)  (455 297)  (455 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 9)  (464 297)  (464 297)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 297)  (466 297)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 297)  (467 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 297)  (468 297)  routing T_9_18.lc_trk_g0_7 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (37 9)  (475 297)  (475 297)  LC_4 Logic Functioning bit
 (39 9)  (477 297)  (477 297)  LC_4 Logic Functioning bit
 (40 9)  (478 297)  (478 297)  LC_4 Logic Functioning bit
 (42 9)  (480 297)  (480 297)  LC_4 Logic Functioning bit
 (53 9)  (491 297)  (491 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (453 298)  (453 298)  routing T_9_18.sp4_v_t_32 <X> T_9_18.lc_trk_g2_5
 (16 10)  (454 298)  (454 298)  routing T_9_18.sp4_v_t_32 <X> T_9_18.lc_trk_g2_5
 (17 10)  (455 298)  (455 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (463 298)  (463 298)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g2_6
 (27 10)  (465 298)  (465 298)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 298)  (467 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 298)  (468 298)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 298)  (471 298)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 298)  (472 298)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 298)  (474 298)  LC_5 Logic Functioning bit
 (47 10)  (485 298)  (485 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (488 298)  (488 298)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (460 299)  (460 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (461 299)  (461 299)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g2_6
 (25 11)  (463 299)  (463 299)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g2_6
 (27 11)  (465 299)  (465 299)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (14 12)  (452 300)  (452 300)  routing T_9_18.sp4_v_t_21 <X> T_9_18.lc_trk_g3_0
 (17 12)  (455 300)  (455 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (14 13)  (452 301)  (452 301)  routing T_9_18.sp4_v_t_21 <X> T_9_18.lc_trk_g3_0
 (16 13)  (454 301)  (454 301)  routing T_9_18.sp4_v_t_21 <X> T_9_18.lc_trk_g3_0
 (17 13)  (455 301)  (455 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0


LogicTile_10_18

 (3 7)  (495 295)  (495 295)  routing T_10_18.sp12_h_l_23 <X> T_10_18.sp12_v_t_23


LogicTile_12_18

 (16 0)  (616 288)  (616 288)  routing T_12_18.sp12_h_r_9 <X> T_12_18.lc_trk_g0_1
 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 288)  (635 288)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.input_2_0
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (39 0)  (639 288)  (639 288)  LC_0 Logic Functioning bit
 (40 0)  (640 288)  (640 288)  LC_0 Logic Functioning bit
 (41 0)  (641 288)  (641 288)  LC_0 Logic Functioning bit
 (42 0)  (642 288)  (642 288)  LC_0 Logic Functioning bit
 (43 0)  (643 288)  (643 288)  LC_0 Logic Functioning bit
 (46 0)  (646 288)  (646 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (626 289)  (626 289)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 289)  (627 289)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (633 289)  (633 289)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.input_2_0
 (34 1)  (634 289)  (634 289)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.input_2_0
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (37 1)  (637 289)  (637 289)  LC_0 Logic Functioning bit
 (38 1)  (638 289)  (638 289)  LC_0 Logic Functioning bit
 (39 1)  (639 289)  (639 289)  LC_0 Logic Functioning bit
 (40 1)  (640 289)  (640 289)  LC_0 Logic Functioning bit
 (41 1)  (641 289)  (641 289)  LC_0 Logic Functioning bit
 (42 1)  (642 289)  (642 289)  LC_0 Logic Functioning bit
 (43 1)  (643 289)  (643 289)  LC_0 Logic Functioning bit
 (46 1)  (646 289)  (646 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 292)  (624 292)  routing T_12_18.top_op_3 <X> T_12_18.lc_trk_g1_3
 (21 5)  (621 293)  (621 293)  routing T_12_18.top_op_3 <X> T_12_18.lc_trk_g1_3
 (15 8)  (615 296)  (615 296)  routing T_12_18.sp4_v_t_28 <X> T_12_18.lc_trk_g2_1
 (16 8)  (616 296)  (616 296)  routing T_12_18.sp4_v_t_28 <X> T_12_18.lc_trk_g2_1
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_15_18

 (0 0)  (762 288)  (762 288)  Negative Clock bit

 (8 0)  (770 288)  (770 288)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_h_r_1
 (10 0)  (772 288)  (772 288)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_h_r_1
 (8 1)  (770 289)  (770 289)  routing T_15_18.sp4_h_r_1 <X> T_15_18.sp4_v_b_1
 (22 1)  (784 289)  (784 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 289)  (786 289)  routing T_15_18.top_op_2 <X> T_15_18.lc_trk_g0_2
 (25 1)  (787 289)  (787 289)  routing T_15_18.top_op_2 <X> T_15_18.lc_trk_g0_2
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 290)  (777 290)  routing T_15_18.bot_op_5 <X> T_15_18.lc_trk_g0_5
 (17 2)  (779 290)  (779 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (13 4)  (775 292)  (775 292)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_b_5
 (21 4)  (783 292)  (783 292)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g1_3
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (788 292)  (788 292)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 292)  (789 292)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 292)  (790 292)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 292)  (793 292)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (45 4)  (807 292)  (807 292)  LC_2 Logic Functioning bit
 (12 5)  (774 293)  (774 293)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_b_5
 (27 5)  (789 293)  (789 293)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 293)  (792 293)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (40 5)  (802 293)  (802 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (45 5)  (807 293)  (807 293)  LC_2 Logic Functioning bit
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 294)  (780 294)  routing T_15_18.wire_logic_cluster/lc_5/out <X> T_15_18.lc_trk_g1_5
 (25 6)  (787 294)  (787 294)  routing T_15_18.wire_logic_cluster/lc_6/out <X> T_15_18.lc_trk_g1_6
 (27 6)  (789 294)  (789 294)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 294)  (792 294)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 294)  (797 294)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.input_2_3
 (39 6)  (801 294)  (801 294)  LC_3 Logic Functioning bit
 (41 6)  (803 294)  (803 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (788 295)  (788 295)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 295)  (789 295)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 295)  (790 295)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 295)  (794 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (800 295)  (800 295)  LC_3 Logic Functioning bit
 (39 7)  (801 295)  (801 295)  LC_3 Logic Functioning bit
 (45 7)  (807 295)  (807 295)  LC_3 Logic Functioning bit
 (14 10)  (776 298)  (776 298)  routing T_15_18.rgt_op_4 <X> T_15_18.lc_trk_g2_4
 (28 10)  (790 298)  (790 298)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 298)  (792 298)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 298)  (795 298)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 298)  (796 298)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (38 10)  (800 298)  (800 298)  LC_5 Logic Functioning bit
 (15 11)  (777 299)  (777 299)  routing T_15_18.rgt_op_4 <X> T_15_18.lc_trk_g2_4
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (789 299)  (789 299)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 299)  (790 299)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (14 12)  (776 300)  (776 300)  routing T_15_18.rgt_op_0 <X> T_15_18.lc_trk_g3_0
 (15 12)  (777 300)  (777 300)  routing T_15_18.rgt_op_1 <X> T_15_18.lc_trk_g3_1
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 300)  (780 300)  routing T_15_18.rgt_op_1 <X> T_15_18.lc_trk_g3_1
 (25 12)  (787 300)  (787 300)  routing T_15_18.wire_logic_cluster/lc_2/out <X> T_15_18.lc_trk_g3_2
 (27 12)  (789 300)  (789 300)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 300)  (792 300)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 300)  (793 300)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (41 12)  (803 300)  (803 300)  LC_6 Logic Functioning bit
 (45 12)  (807 300)  (807 300)  LC_6 Logic Functioning bit
 (50 12)  (812 300)  (812 300)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (777 301)  (777 301)  routing T_15_18.rgt_op_0 <X> T_15_18.lc_trk_g3_0
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 301)  (788 301)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 301)  (792 301)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (41 13)  (803 301)  (803 301)  LC_6 Logic Functioning bit
 (42 13)  (804 301)  (804 301)  LC_6 Logic Functioning bit
 (43 13)  (805 301)  (805 301)  LC_6 Logic Functioning bit
 (45 13)  (807 301)  (807 301)  LC_6 Logic Functioning bit
 (0 14)  (762 302)  (762 302)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 302)  (777 302)  routing T_15_18.sp4_h_l_24 <X> T_15_18.lc_trk_g3_5
 (16 14)  (778 302)  (778 302)  routing T_15_18.sp4_h_l_24 <X> T_15_18.lc_trk_g3_5
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (780 302)  (780 302)  routing T_15_18.sp4_h_l_24 <X> T_15_18.lc_trk_g3_5
 (0 15)  (762 303)  (762 303)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 303)  (763 303)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r


LogicTile_16_18

 (0 0)  (816 288)  (816 288)  Negative Clock bit

 (26 0)  (842 288)  (842 288)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 288)  (843 288)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 288)  (847 288)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 288)  (849 288)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 288)  (850 288)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 288)  (852 288)  LC_0 Logic Functioning bit
 (37 0)  (853 288)  (853 288)  LC_0 Logic Functioning bit
 (38 0)  (854 288)  (854 288)  LC_0 Logic Functioning bit
 (40 0)  (856 288)  (856 288)  LC_0 Logic Functioning bit
 (42 0)  (858 288)  (858 288)  LC_0 Logic Functioning bit
 (45 0)  (861 288)  (861 288)  LC_0 Logic Functioning bit
 (28 1)  (844 289)  (844 289)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 289)  (848 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (849 289)  (849 289)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.input_2_0
 (34 1)  (850 289)  (850 289)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.input_2_0
 (35 1)  (851 289)  (851 289)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.input_2_0
 (36 1)  (852 289)  (852 289)  LC_0 Logic Functioning bit
 (38 1)  (854 289)  (854 289)  LC_0 Logic Functioning bit
 (40 1)  (856 289)  (856 289)  LC_0 Logic Functioning bit
 (42 1)  (858 289)  (858 289)  LC_0 Logic Functioning bit
 (45 1)  (861 289)  (861 289)  LC_0 Logic Functioning bit
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 290)  (830 290)  routing T_16_18.sp4_h_l_1 <X> T_16_18.lc_trk_g0_4
 (27 2)  (843 290)  (843 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 290)  (844 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 290)  (847 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 290)  (849 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 290)  (850 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (45 2)  (861 290)  (861 290)  LC_1 Logic Functioning bit
 (15 3)  (831 291)  (831 291)  routing T_16_18.sp4_h_l_1 <X> T_16_18.lc_trk_g0_4
 (16 3)  (832 291)  (832 291)  routing T_16_18.sp4_h_l_1 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (843 291)  (843 291)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (40 3)  (856 291)  (856 291)  LC_1 Logic Functioning bit
 (41 3)  (857 291)  (857 291)  LC_1 Logic Functioning bit
 (42 3)  (858 291)  (858 291)  LC_1 Logic Functioning bit
 (43 3)  (859 291)  (859 291)  LC_1 Logic Functioning bit
 (45 3)  (861 291)  (861 291)  LC_1 Logic Functioning bit
 (14 4)  (830 292)  (830 292)  routing T_16_18.wire_logic_cluster/lc_0/out <X> T_16_18.lc_trk_g1_0
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 6)  (830 294)  (830 294)  routing T_16_18.wire_logic_cluster/lc_4/out <X> T_16_18.lc_trk_g1_4
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (19 8)  (835 296)  (835 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (27 8)  (843 296)  (843 296)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 296)  (850 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 296)  (853 296)  LC_4 Logic Functioning bit
 (39 8)  (855 296)  (855 296)  LC_4 Logic Functioning bit
 (41 8)  (857 296)  (857 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (45 8)  (861 296)  (861 296)  LC_4 Logic Functioning bit
 (27 9)  (843 297)  (843 297)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 297)  (844 297)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 297)  (852 297)  LC_4 Logic Functioning bit
 (37 9)  (853 297)  (853 297)  LC_4 Logic Functioning bit
 (38 9)  (854 297)  (854 297)  LC_4 Logic Functioning bit
 (39 9)  (855 297)  (855 297)  LC_4 Logic Functioning bit
 (45 9)  (861 297)  (861 297)  LC_4 Logic Functioning bit
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 300)  (834 300)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g3_1
 (22 12)  (838 300)  (838 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (839 300)  (839 300)  routing T_16_18.sp12_v_b_19 <X> T_16_18.lc_trk_g3_3
 (21 13)  (837 301)  (837 301)  routing T_16_18.sp12_v_b_19 <X> T_16_18.lc_trk_g3_3
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 302)  (830 302)  routing T_16_18.bnl_op_4 <X> T_16_18.lc_trk_g3_4
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (834 302)  (834 302)  routing T_16_18.bnl_op_5 <X> T_16_18.lc_trk_g3_5
 (1 15)  (817 303)  (817 303)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (14 15)  (830 303)  (830 303)  routing T_16_18.bnl_op_4 <X> T_16_18.lc_trk_g3_4
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (834 303)  (834 303)  routing T_16_18.bnl_op_5 <X> T_16_18.lc_trk_g3_5


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0



LogicTile_4_17

 (3 4)  (183 276)  (183 276)  routing T_4_17.sp12_v_b_0 <X> T_4_17.sp12_h_r_0
 (3 5)  (183 277)  (183 277)  routing T_4_17.sp12_v_b_0 <X> T_4_17.sp12_h_r_0
 (8 12)  (188 284)  (188 284)  routing T_4_17.sp4_v_b_4 <X> T_4_17.sp4_h_r_10
 (9 12)  (189 284)  (189 284)  routing T_4_17.sp4_v_b_4 <X> T_4_17.sp4_h_r_10
 (10 12)  (190 284)  (190 284)  routing T_4_17.sp4_v_b_4 <X> T_4_17.sp4_h_r_10


LogicTile_5_17

 (21 0)  (255 272)  (255 272)  routing T_5_17.sp12_h_r_3 <X> T_5_17.lc_trk_g0_3
 (22 0)  (256 272)  (256 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (258 272)  (258 272)  routing T_5_17.sp12_h_r_3 <X> T_5_17.lc_trk_g0_3
 (21 1)  (255 273)  (255 273)  routing T_5_17.sp12_h_r_3 <X> T_5_17.lc_trk_g0_3
 (29 8)  (263 280)  (263 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 280)  (266 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 280)  (267 280)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 280)  (268 280)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (40 8)  (274 280)  (274 280)  LC_4 Logic Functioning bit
 (42 8)  (276 280)  (276 280)  LC_4 Logic Functioning bit
 (47 8)  (281 280)  (281 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (285 280)  (285 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (30 9)  (264 281)  (264 281)  routing T_5_17.lc_trk_g0_3 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (40 9)  (274 281)  (274 281)  LC_4 Logic Functioning bit
 (42 9)  (276 281)  (276 281)  LC_4 Logic Functioning bit
 (17 13)  (251 285)  (251 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0


LogicTile_6_17

 (19 15)  (307 287)  (307 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_17

 (9 0)  (405 272)  (405 272)  routing T_8_17.sp4_h_l_47 <X> T_8_17.sp4_h_r_1
 (10 0)  (406 272)  (406 272)  routing T_8_17.sp4_h_l_47 <X> T_8_17.sp4_h_r_1
 (8 7)  (404 279)  (404 279)  routing T_8_17.sp4_h_r_4 <X> T_8_17.sp4_v_t_41
 (9 7)  (405 279)  (405 279)  routing T_8_17.sp4_h_r_4 <X> T_8_17.sp4_v_t_41


LogicTile_9_17

 (14 2)  (452 274)  (452 274)  routing T_9_17.sp4_v_t_1 <X> T_9_17.lc_trk_g0_4
 (26 2)  (464 274)  (464 274)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (467 274)  (467 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 274)  (468 274)  routing T_9_17.lc_trk_g0_4 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 274)  (469 274)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 274)  (471 274)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 274)  (472 274)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 274)  (474 274)  LC_1 Logic Functioning bit
 (38 2)  (476 274)  (476 274)  LC_1 Logic Functioning bit
 (14 3)  (452 275)  (452 275)  routing T_9_17.sp4_v_t_1 <X> T_9_17.lc_trk_g0_4
 (16 3)  (454 275)  (454 275)  routing T_9_17.sp4_v_t_1 <X> T_9_17.lc_trk_g0_4
 (17 3)  (455 275)  (455 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (27 3)  (465 275)  (465 275)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 275)  (467 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (48 3)  (486 275)  (486 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (489 275)  (489 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (28 4)  (466 276)  (466 276)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 276)  (468 276)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 276)  (472 276)  routing T_9_17.lc_trk_g1_0 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 276)  (474 276)  LC_2 Logic Functioning bit
 (38 4)  (476 276)  (476 276)  LC_2 Logic Functioning bit
 (41 4)  (479 276)  (479 276)  LC_2 Logic Functioning bit
 (43 4)  (481 276)  (481 276)  LC_2 Logic Functioning bit
 (50 4)  (488 276)  (488 276)  Cascade bit: LH_LC02_inmux02_5

 (16 5)  (454 277)  (454 277)  routing T_9_17.sp12_h_r_8 <X> T_9_17.lc_trk_g1_0
 (17 5)  (455 277)  (455 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (26 5)  (464 277)  (464 277)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 277)  (466 277)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 277)  (467 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 277)  (468 277)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 277)  (474 277)  LC_2 Logic Functioning bit
 (37 5)  (475 277)  (475 277)  LC_2 Logic Functioning bit
 (38 5)  (476 277)  (476 277)  LC_2 Logic Functioning bit
 (41 5)  (479 277)  (479 277)  LC_2 Logic Functioning bit
 (43 5)  (481 277)  (481 277)  LC_2 Logic Functioning bit
 (47 5)  (485 277)  (485 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (452 278)  (452 278)  routing T_9_17.sp4_h_l_1 <X> T_9_17.lc_trk_g1_4
 (15 7)  (453 279)  (453 279)  routing T_9_17.sp4_h_l_1 <X> T_9_17.lc_trk_g1_4
 (16 7)  (454 279)  (454 279)  routing T_9_17.sp4_h_l_1 <X> T_9_17.lc_trk_g1_4
 (17 7)  (455 279)  (455 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 9)  (460 281)  (460 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 281)  (461 281)  routing T_9_17.sp4_v_b_42 <X> T_9_17.lc_trk_g2_2
 (24 9)  (462 281)  (462 281)  routing T_9_17.sp4_v_b_42 <X> T_9_17.lc_trk_g2_2
 (11 10)  (449 282)  (449 282)  routing T_9_17.sp4_h_l_38 <X> T_9_17.sp4_v_t_45
 (21 10)  (459 282)  (459 282)  routing T_9_17.sp4_v_t_26 <X> T_9_17.lc_trk_g2_7
 (22 10)  (460 282)  (460 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (461 282)  (461 282)  routing T_9_17.sp4_v_t_26 <X> T_9_17.lc_trk_g2_7
 (8 11)  (446 283)  (446 283)  routing T_9_17.sp4_h_r_7 <X> T_9_17.sp4_v_t_42
 (9 11)  (447 283)  (447 283)  routing T_9_17.sp4_h_r_7 <X> T_9_17.sp4_v_t_42
 (21 11)  (459 283)  (459 283)  routing T_9_17.sp4_v_t_26 <X> T_9_17.lc_trk_g2_7
 (15 14)  (453 286)  (453 286)  routing T_9_17.sp4_v_t_32 <X> T_9_17.lc_trk_g3_5
 (16 14)  (454 286)  (454 286)  routing T_9_17.sp4_v_t_32 <X> T_9_17.lc_trk_g3_5
 (17 14)  (455 286)  (455 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_10_17

 (9 4)  (501 276)  (501 276)  routing T_10_17.sp4_h_l_36 <X> T_10_17.sp4_h_r_4
 (10 4)  (502 276)  (502 276)  routing T_10_17.sp4_h_l_36 <X> T_10_17.sp4_h_r_4


LogicTile_12_17

 (3 6)  (603 278)  (603 278)  routing T_12_17.sp12_v_b_0 <X> T_12_17.sp12_v_t_23
 (8 6)  (608 278)  (608 278)  routing T_12_17.sp4_h_r_4 <X> T_12_17.sp4_h_l_41
 (8 7)  (608 279)  (608 279)  routing T_12_17.sp4_h_r_4 <X> T_12_17.sp4_v_t_41
 (9 7)  (609 279)  (609 279)  routing T_12_17.sp4_h_r_4 <X> T_12_17.sp4_v_t_41


LogicTile_13_17

 (10 10)  (664 282)  (664 282)  routing T_13_17.sp4_v_b_2 <X> T_13_17.sp4_h_l_42


LogicTile_14_17

 (8 13)  (716 285)  (716 285)  routing T_14_17.sp4_h_l_41 <X> T_14_17.sp4_v_b_10
 (9 13)  (717 285)  (717 285)  routing T_14_17.sp4_h_l_41 <X> T_14_17.sp4_v_b_10
 (10 13)  (718 285)  (718 285)  routing T_14_17.sp4_h_l_41 <X> T_14_17.sp4_v_b_10


LogicTile_15_17

 (0 0)  (762 272)  (762 272)  Negative Clock bit

 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (788 272)  (788 272)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 272)  (792 272)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 272)  (793 272)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 272)  (799 272)  LC_0 Logic Functioning bit
 (38 0)  (800 272)  (800 272)  LC_0 Logic Functioning bit
 (39 0)  (801 272)  (801 272)  LC_0 Logic Functioning bit
 (40 0)  (802 272)  (802 272)  LC_0 Logic Functioning bit
 (41 0)  (803 272)  (803 272)  LC_0 Logic Functioning bit
 (42 0)  (804 272)  (804 272)  LC_0 Logic Functioning bit
 (43 0)  (805 272)  (805 272)  LC_0 Logic Functioning bit
 (21 1)  (783 273)  (783 273)  routing T_15_17.sp4_r_v_b_32 <X> T_15_17.lc_trk_g0_3
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 273)  (786 273)  routing T_15_17.top_op_2 <X> T_15_17.lc_trk_g0_2
 (25 1)  (787 273)  (787 273)  routing T_15_17.top_op_2 <X> T_15_17.lc_trk_g0_2
 (26 1)  (788 273)  (788 273)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 273)  (790 273)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 273)  (792 273)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 273)  (793 273)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 273)  (794 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (796 273)  (796 273)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.input_2_0
 (35 1)  (797 273)  (797 273)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.input_2_0
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (37 1)  (799 273)  (799 273)  LC_0 Logic Functioning bit
 (38 1)  (800 273)  (800 273)  LC_0 Logic Functioning bit
 (39 1)  (801 273)  (801 273)  LC_0 Logic Functioning bit
 (40 1)  (802 273)  (802 273)  LC_0 Logic Functioning bit
 (41 1)  (803 273)  (803 273)  LC_0 Logic Functioning bit
 (42 1)  (804 273)  (804 273)  LC_0 Logic Functioning bit
 (43 1)  (805 273)  (805 273)  LC_0 Logic Functioning bit
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 274)  (776 274)  routing T_15_17.sp4_v_t_1 <X> T_15_17.lc_trk_g0_4
 (21 2)  (783 274)  (783 274)  routing T_15_17.wire_logic_cluster/lc_7/out <X> T_15_17.lc_trk_g0_7
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 274)  (795 274)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (37 2)  (799 274)  (799 274)  LC_1 Logic Functioning bit
 (39 2)  (801 274)  (801 274)  LC_1 Logic Functioning bit
 (40 2)  (802 274)  (802 274)  LC_1 Logic Functioning bit
 (41 2)  (803 274)  (803 274)  LC_1 Logic Functioning bit
 (42 2)  (804 274)  (804 274)  LC_1 Logic Functioning bit
 (43 2)  (805 274)  (805 274)  LC_1 Logic Functioning bit
 (50 2)  (812 274)  (812 274)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (776 275)  (776 275)  routing T_15_17.sp4_v_t_1 <X> T_15_17.lc_trk_g0_4
 (16 3)  (778 275)  (778 275)  routing T_15_17.sp4_v_t_1 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (786 275)  (786 275)  routing T_15_17.top_op_6 <X> T_15_17.lc_trk_g0_6
 (25 3)  (787 275)  (787 275)  routing T_15_17.top_op_6 <X> T_15_17.lc_trk_g0_6
 (27 3)  (789 275)  (789 275)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 275)  (790 275)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 275)  (792 275)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 275)  (793 275)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (37 3)  (799 275)  (799 275)  LC_1 Logic Functioning bit
 (38 3)  (800 275)  (800 275)  LC_1 Logic Functioning bit
 (39 3)  (801 275)  (801 275)  LC_1 Logic Functioning bit
 (40 3)  (802 275)  (802 275)  LC_1 Logic Functioning bit
 (41 3)  (803 275)  (803 275)  LC_1 Logic Functioning bit
 (42 3)  (804 275)  (804 275)  LC_1 Logic Functioning bit
 (43 3)  (805 275)  (805 275)  LC_1 Logic Functioning bit
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 276)  (786 276)  routing T_15_17.top_op_3 <X> T_15_17.lc_trk_g1_3
 (21 5)  (783 277)  (783 277)  routing T_15_17.top_op_3 <X> T_15_17.lc_trk_g1_3
 (22 5)  (784 277)  (784 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 277)  (786 277)  routing T_15_17.top_op_2 <X> T_15_17.lc_trk_g1_2
 (25 5)  (787 277)  (787 277)  routing T_15_17.top_op_2 <X> T_15_17.lc_trk_g1_2
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 278)  (780 278)  routing T_15_17.wire_logic_cluster/lc_5/out <X> T_15_17.lc_trk_g1_5
 (26 6)  (788 278)  (788 278)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 278)  (789 278)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 278)  (793 278)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (797 278)  (797 278)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.input_2_3
 (40 6)  (802 278)  (802 278)  LC_3 Logic Functioning bit
 (22 7)  (784 279)  (784 279)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 279)  (786 279)  routing T_15_17.top_op_6 <X> T_15_17.lc_trk_g1_6
 (25 7)  (787 279)  (787 279)  routing T_15_17.top_op_6 <X> T_15_17.lc_trk_g1_6
 (26 7)  (788 279)  (788 279)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 279)  (792 279)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 279)  (793 279)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 279)  (794 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (795 279)  (795 279)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.input_2_3
 (34 7)  (796 279)  (796 279)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.input_2_3
 (35 7)  (797 279)  (797 279)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.input_2_3
 (25 8)  (787 280)  (787 280)  routing T_15_17.rgt_op_2 <X> T_15_17.lc_trk_g2_2
 (27 8)  (789 280)  (789 280)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 280)  (795 280)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (50 8)  (812 280)  (812 280)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 281)  (786 281)  routing T_15_17.rgt_op_2 <X> T_15_17.lc_trk_g2_2
 (26 9)  (788 281)  (788 281)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 281)  (790 281)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 281)  (792 281)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (21 10)  (783 282)  (783 282)  routing T_15_17.rgt_op_7 <X> T_15_17.lc_trk_g2_7
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (786 282)  (786 282)  routing T_15_17.rgt_op_7 <X> T_15_17.lc_trk_g2_7
 (25 10)  (787 282)  (787 282)  routing T_15_17.wire_logic_cluster/lc_6/out <X> T_15_17.lc_trk_g2_6
 (27 10)  (789 282)  (789 282)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 282)  (790 282)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 282)  (792 282)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 282)  (795 282)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 282)  (796 282)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (802 282)  (802 282)  LC_5 Logic Functioning bit
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (42 10)  (804 282)  (804 282)  LC_5 Logic Functioning bit
 (43 10)  (805 282)  (805 282)  LC_5 Logic Functioning bit
 (50 10)  (812 282)  (812 282)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (788 283)  (788 283)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (799 283)  (799 283)  LC_5 Logic Functioning bit
 (40 11)  (802 283)  (802 283)  LC_5 Logic Functioning bit
 (41 11)  (803 283)  (803 283)  LC_5 Logic Functioning bit
 (42 11)  (804 283)  (804 283)  LC_5 Logic Functioning bit
 (43 11)  (805 283)  (805 283)  LC_5 Logic Functioning bit
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 284)  (780 284)  routing T_15_17.wire_logic_cluster/lc_1/out <X> T_15_17.lc_trk_g3_1
 (27 12)  (789 284)  (789 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 284)  (790 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 284)  (792 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 284)  (793 284)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 284)  (795 284)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (39 12)  (801 284)  (801 284)  LC_6 Logic Functioning bit
 (41 12)  (803 284)  (803 284)  LC_6 Logic Functioning bit
 (45 12)  (807 284)  (807 284)  LC_6 Logic Functioning bit
 (50 12)  (812 284)  (812 284)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (777 285)  (777 285)  routing T_15_17.tnr_op_0 <X> T_15_17.lc_trk_g3_0
 (17 13)  (779 285)  (779 285)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (30 13)  (792 285)  (792 285)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 285)  (793 285)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (39 13)  (801 285)  (801 285)  LC_6 Logic Functioning bit
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (45 13)  (807 285)  (807 285)  LC_6 Logic Functioning bit
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (778 286)  (778 286)  routing T_15_17.sp4_v_t_16 <X> T_15_17.lc_trk_g3_5
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (780 286)  (780 286)  routing T_15_17.sp4_v_t_16 <X> T_15_17.lc_trk_g3_5
 (25 14)  (787 286)  (787 286)  routing T_15_17.wire_logic_cluster/lc_6/out <X> T_15_17.lc_trk_g3_6
 (26 14)  (788 286)  (788 286)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 286)  (790 286)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 286)  (793 286)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 286)  (796 286)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 286)  (797 286)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.input_2_7
 (41 14)  (803 286)  (803 286)  LC_7 Logic Functioning bit
 (45 14)  (807 286)  (807 286)  LC_7 Logic Functioning bit
 (1 15)  (763 287)  (763 287)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 287)  (788 287)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 287)  (792 287)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 287)  (794 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 287)  (795 287)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.input_2_7
 (35 15)  (797 287)  (797 287)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.input_2_7
 (40 15)  (802 287)  (802 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit
 (43 15)  (805 287)  (805 287)  LC_7 Logic Functioning bit
 (45 15)  (807 287)  (807 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (14 1)  (830 273)  (830 273)  routing T_16_17.top_op_0 <X> T_16_17.lc_trk_g0_0
 (15 1)  (831 273)  (831 273)  routing T_16_17.top_op_0 <X> T_16_17.lc_trk_g0_0
 (17 1)  (833 273)  (833 273)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (15 4)  (831 276)  (831 276)  routing T_16_17.top_op_1 <X> T_16_17.lc_trk_g1_1
 (17 4)  (833 276)  (833 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (31 4)  (847 276)  (847 276)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 276)  (850 276)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 276)  (856 276)  LC_2 Logic Functioning bit
 (41 4)  (857 276)  (857 276)  LC_2 Logic Functioning bit
 (18 5)  (834 277)  (834 277)  routing T_16_17.top_op_1 <X> T_16_17.lc_trk_g1_1
 (32 5)  (848 277)  (848 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (850 277)  (850 277)  routing T_16_17.lc_trk_g1_1 <X> T_16_17.input_2_2
 (40 5)  (856 277)  (856 277)  LC_2 Logic Functioning bit
 (41 5)  (857 277)  (857 277)  LC_2 Logic Functioning bit
 (9 6)  (825 278)  (825 278)  routing T_16_17.sp4_v_b_4 <X> T_16_17.sp4_h_l_41
 (14 7)  (830 279)  (830 279)  routing T_16_17.top_op_4 <X> T_16_17.lc_trk_g1_4
 (15 7)  (831 279)  (831 279)  routing T_16_17.top_op_4 <X> T_16_17.lc_trk_g1_4
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 8)  (838 280)  (838 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (840 280)  (840 280)  routing T_16_17.tnl_op_3 <X> T_16_17.lc_trk_g2_3
 (21 9)  (837 281)  (837 281)  routing T_16_17.tnl_op_3 <X> T_16_17.lc_trk_g2_3
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (840 281)  (840 281)  routing T_16_17.tnl_op_2 <X> T_16_17.lc_trk_g2_2
 (25 9)  (841 281)  (841 281)  routing T_16_17.tnl_op_2 <X> T_16_17.lc_trk_g2_2
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (840 283)  (840 283)  routing T_16_17.tnl_op_6 <X> T_16_17.lc_trk_g2_6
 (25 11)  (841 283)  (841 283)  routing T_16_17.tnl_op_6 <X> T_16_17.lc_trk_g2_6
 (26 12)  (842 284)  (842 284)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 284)  (844 284)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 284)  (847 284)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 284)  (850 284)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (26 13)  (842 285)  (842 285)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 285)  (844 285)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 285)  (846 285)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 285)  (848 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (849 285)  (849 285)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.input_2_6
 (35 13)  (851 285)  (851 285)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.input_2_6
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 286)  (850 286)  routing T_16_17.lc_trk_g1_1 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 286)  (852 286)  LC_7 Logic Functioning bit
 (50 14)  (866 286)  (866 286)  Cascade bit: LH_LC07_inmux02_5

 (36 15)  (852 287)  (852 287)  LC_7 Logic Functioning bit


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0



LogicTile_4_16

 (3 4)  (183 260)  (183 260)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (19 4)  (199 260)  (199 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (19 13)  (199 269)  (199 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_6_16

 (19 15)  (307 271)  (307 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_16

 (6 10)  (348 266)  (348 266)  routing T_7_16.sp4_h_l_36 <X> T_7_16.sp4_v_t_43


LogicTile_9_16

 (11 10)  (449 266)  (449 266)  routing T_9_16.sp4_h_l_38 <X> T_9_16.sp4_v_t_45


LogicTile_10_16

 (3 12)  (495 268)  (495 268)  routing T_10_16.sp12_v_t_22 <X> T_10_16.sp12_h_r_1


LogicTile_15_16

 (0 0)  (762 256)  (762 256)  Negative Clock bit

 (17 0)  (779 256)  (779 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 256)  (780 256)  routing T_15_16.wire_logic_cluster/lc_1/out <X> T_15_16.lc_trk_g0_1
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 258)  (792 258)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 258)  (796 258)  routing T_15_16.lc_trk_g1_1 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (802 258)  (802 258)  LC_1 Logic Functioning bit
 (41 2)  (803 258)  (803 258)  LC_1 Logic Functioning bit
 (42 2)  (804 258)  (804 258)  LC_1 Logic Functioning bit
 (43 2)  (805 258)  (805 258)  LC_1 Logic Functioning bit
 (45 2)  (807 258)  (807 258)  LC_1 Logic Functioning bit
 (48 2)  (810 258)  (810 258)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (14 3)  (776 259)  (776 259)  routing T_15_16.top_op_4 <X> T_15_16.lc_trk_g0_4
 (15 3)  (777 259)  (777 259)  routing T_15_16.top_op_4 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (799 259)  (799 259)  LC_1 Logic Functioning bit
 (39 3)  (801 259)  (801 259)  LC_1 Logic Functioning bit
 (40 3)  (802 259)  (802 259)  LC_1 Logic Functioning bit
 (41 3)  (803 259)  (803 259)  LC_1 Logic Functioning bit
 (42 3)  (804 259)  (804 259)  LC_1 Logic Functioning bit
 (43 3)  (805 259)  (805 259)  LC_1 Logic Functioning bit
 (45 3)  (807 259)  (807 259)  LC_1 Logic Functioning bit
 (15 4)  (777 260)  (777 260)  routing T_15_16.top_op_1 <X> T_15_16.lc_trk_g1_1
 (17 4)  (779 260)  (779 260)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (780 261)  (780 261)  routing T_15_16.top_op_1 <X> T_15_16.lc_trk_g1_1
 (0 14)  (762 270)  (762 270)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (778 270)  (778 270)  routing T_15_16.sp4_v_t_16 <X> T_15_16.lc_trk_g3_5
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (780 270)  (780 270)  routing T_15_16.sp4_v_t_16 <X> T_15_16.lc_trk_g3_5
 (0 15)  (762 271)  (762 271)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 271)  (763 271)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r


LogicTile_16_16

 (5 12)  (821 268)  (821 268)  routing T_16_16.sp4_v_b_9 <X> T_16_16.sp4_h_r_9
 (6 13)  (822 269)  (822 269)  routing T_16_16.sp4_v_b_9 <X> T_16_16.sp4_h_r_9


LogicTile_17_16

 (2 6)  (876 262)  (876 262)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_20_16

 (4 0)  (1040 256)  (1040 256)  routing T_20_16.sp4_h_l_43 <X> T_20_16.sp4_v_b_0
 (6 0)  (1042 256)  (1042 256)  routing T_20_16.sp4_h_l_43 <X> T_20_16.sp4_v_b_0
 (5 1)  (1041 257)  (1041 257)  routing T_20_16.sp4_h_l_43 <X> T_20_16.sp4_v_b_0
 (11 2)  (1047 258)  (1047 258)  routing T_20_16.sp4_h_l_44 <X> T_20_16.sp4_v_t_39


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_4_15

 (12 0)  (192 240)  (192 240)  routing T_4_15.sp4_v_b_2 <X> T_4_15.sp4_h_r_2
 (11 1)  (191 241)  (191 241)  routing T_4_15.sp4_v_b_2 <X> T_4_15.sp4_h_r_2


RAM_Tile_8_15

 (12 4)  (408 244)  (408 244)  routing T_8_15.sp4_h_l_39 <X> T_8_15.sp4_h_r_5
 (13 5)  (409 245)  (409 245)  routing T_8_15.sp4_h_l_39 <X> T_8_15.sp4_h_r_5


LogicTile_9_15

 (14 0)  (452 240)  (452 240)  routing T_9_15.sp4_h_l_5 <X> T_9_15.lc_trk_g0_0
 (28 0)  (466 240)  (466 240)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 240)  (467 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 240)  (468 240)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 240)  (470 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 240)  (471 240)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 240)  (472 240)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 240)  (474 240)  LC_0 Logic Functioning bit
 (37 0)  (475 240)  (475 240)  LC_0 Logic Functioning bit
 (38 0)  (476 240)  (476 240)  LC_0 Logic Functioning bit
 (39 0)  (477 240)  (477 240)  LC_0 Logic Functioning bit
 (40 0)  (478 240)  (478 240)  LC_0 Logic Functioning bit
 (41 0)  (479 240)  (479 240)  LC_0 Logic Functioning bit
 (42 0)  (480 240)  (480 240)  LC_0 Logic Functioning bit
 (43 0)  (481 240)  (481 240)  LC_0 Logic Functioning bit
 (47 0)  (485 240)  (485 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (452 241)  (452 241)  routing T_9_15.sp4_h_l_5 <X> T_9_15.lc_trk_g0_0
 (15 1)  (453 241)  (453 241)  routing T_9_15.sp4_h_l_5 <X> T_9_15.lc_trk_g0_0
 (16 1)  (454 241)  (454 241)  routing T_9_15.sp4_h_l_5 <X> T_9_15.lc_trk_g0_0
 (17 1)  (455 241)  (455 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (464 241)  (464 241)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 241)  (466 241)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 241)  (467 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 241)  (469 241)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 241)  (470 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (474 241)  (474 241)  LC_0 Logic Functioning bit
 (37 1)  (475 241)  (475 241)  LC_0 Logic Functioning bit
 (38 1)  (476 241)  (476 241)  LC_0 Logic Functioning bit
 (40 1)  (478 241)  (478 241)  LC_0 Logic Functioning bit
 (41 1)  (479 241)  (479 241)  LC_0 Logic Functioning bit
 (42 1)  (480 241)  (480 241)  LC_0 Logic Functioning bit
 (43 1)  (481 241)  (481 241)  LC_0 Logic Functioning bit
 (22 9)  (460 249)  (460 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 249)  (461 249)  routing T_9_15.sp4_v_b_42 <X> T_9_15.lc_trk_g2_2
 (24 9)  (462 249)  (462 249)  routing T_9_15.sp4_v_b_42 <X> T_9_15.lc_trk_g2_2
 (17 10)  (455 250)  (455 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 13)  (460 253)  (460 253)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (461 253)  (461 253)  routing T_9_15.sp12_v_t_9 <X> T_9_15.lc_trk_g3_2


LogicTile_10_15

 (19 0)  (511 240)  (511 240)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_12_15

 (3 0)  (603 240)  (603 240)  routing T_12_15.sp12_v_t_23 <X> T_12_15.sp12_v_b_0
 (11 6)  (611 246)  (611 246)  routing T_12_15.sp4_v_b_2 <X> T_12_15.sp4_v_t_40
 (12 7)  (612 247)  (612 247)  routing T_12_15.sp4_v_b_2 <X> T_12_15.sp4_v_t_40


LogicTile_14_15

 (4 8)  (712 248)  (712 248)  routing T_14_15.sp4_v_t_47 <X> T_14_15.sp4_v_b_6
 (6 8)  (714 248)  (714 248)  routing T_14_15.sp4_v_t_47 <X> T_14_15.sp4_v_b_6
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 249)  (731 249)  routing T_14_15.sp4_h_l_15 <X> T_14_15.lc_trk_g2_2
 (24 9)  (732 249)  (732 249)  routing T_14_15.sp4_h_l_15 <X> T_14_15.lc_trk_g2_2
 (25 9)  (733 249)  (733 249)  routing T_14_15.sp4_h_l_15 <X> T_14_15.lc_trk_g2_2
 (25 10)  (733 250)  (733 250)  routing T_14_15.sp4_h_r_46 <X> T_14_15.lc_trk_g2_6
 (28 10)  (736 250)  (736 250)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 250)  (741 250)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 250)  (745 250)  LC_5 Logic Functioning bit
 (39 10)  (747 250)  (747 250)  LC_5 Logic Functioning bit
 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (731 251)  (731 251)  routing T_14_15.sp4_h_r_46 <X> T_14_15.lc_trk_g2_6
 (24 11)  (732 251)  (732 251)  routing T_14_15.sp4_h_r_46 <X> T_14_15.lc_trk_g2_6
 (25 11)  (733 251)  (733 251)  routing T_14_15.sp4_h_r_46 <X> T_14_15.lc_trk_g2_6
 (30 11)  (738 251)  (738 251)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 251)  (739 251)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (745 251)  (745 251)  LC_5 Logic Functioning bit
 (39 11)  (747 251)  (747 251)  LC_5 Logic Functioning bit
 (48 11)  (756 251)  (756 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10


LogicTile_15_15

 (11 0)  (773 240)  (773 240)  routing T_15_15.sp4_v_t_46 <X> T_15_15.sp4_v_b_2
 (8 1)  (770 241)  (770 241)  routing T_15_15.sp4_h_r_1 <X> T_15_15.sp4_v_b_1
 (12 1)  (774 241)  (774 241)  routing T_15_15.sp4_v_t_46 <X> T_15_15.sp4_v_b_2
 (13 12)  (775 252)  (775 252)  routing T_15_15.sp4_h_l_46 <X> T_15_15.sp4_v_b_11
 (12 13)  (774 253)  (774 253)  routing T_15_15.sp4_h_l_46 <X> T_15_15.sp4_v_b_11
 (12 14)  (774 254)  (774 254)  routing T_15_15.sp4_v_t_40 <X> T_15_15.sp4_h_l_46
 (11 15)  (773 255)  (773 255)  routing T_15_15.sp4_v_t_40 <X> T_15_15.sp4_h_l_46
 (13 15)  (775 255)  (775 255)  routing T_15_15.sp4_v_t_40 <X> T_15_15.sp4_h_l_46


LogicTile_16_15

 (3 0)  (819 240)  (819 240)  routing T_16_15.sp12_v_t_23 <X> T_16_15.sp12_v_b_0
 (12 2)  (828 242)  (828 242)  routing T_16_15.sp4_v_t_45 <X> T_16_15.sp4_h_l_39
 (11 3)  (827 243)  (827 243)  routing T_16_15.sp4_v_t_45 <X> T_16_15.sp4_h_l_39
 (13 3)  (829 243)  (829 243)  routing T_16_15.sp4_v_t_45 <X> T_16_15.sp4_h_l_39
 (3 4)  (819 244)  (819 244)  routing T_16_15.sp12_v_t_23 <X> T_16_15.sp12_h_r_0
 (11 6)  (827 246)  (827 246)  routing T_16_15.sp4_v_b_2 <X> T_16_15.sp4_v_t_40
 (12 7)  (828 247)  (828 247)  routing T_16_15.sp4_v_b_2 <X> T_16_15.sp4_v_t_40
 (19 13)  (835 253)  (835 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_15

 (3 5)  (877 245)  (877 245)  routing T_17_15.sp12_h_l_23 <X> T_17_15.sp12_h_r_0


LogicTile_18_15

 (27 0)  (955 240)  (955 240)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 240)  (956 240)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 240)  (957 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 240)  (960 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 240)  (964 240)  LC_0 Logic Functioning bit
 (37 0)  (965 240)  (965 240)  LC_0 Logic Functioning bit
 (38 0)  (966 240)  (966 240)  LC_0 Logic Functioning bit
 (39 0)  (967 240)  (967 240)  LC_0 Logic Functioning bit
 (44 0)  (972 240)  (972 240)  LC_0 Logic Functioning bit
 (40 1)  (968 241)  (968 241)  LC_0 Logic Functioning bit
 (41 1)  (969 241)  (969 241)  LC_0 Logic Functioning bit
 (42 1)  (970 241)  (970 241)  LC_0 Logic Functioning bit
 (43 1)  (971 241)  (971 241)  LC_0 Logic Functioning bit
 (49 1)  (977 241)  (977 241)  Carry_In_Mux bit 

 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_3 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (955 242)  (955 242)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 242)  (956 242)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 242)  (957 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 242)  (964 242)  LC_1 Logic Functioning bit
 (37 2)  (965 242)  (965 242)  LC_1 Logic Functioning bit
 (38 2)  (966 242)  (966 242)  LC_1 Logic Functioning bit
 (39 2)  (967 242)  (967 242)  LC_1 Logic Functioning bit
 (44 2)  (972 242)  (972 242)  LC_1 Logic Functioning bit
 (45 2)  (973 242)  (973 242)  LC_1 Logic Functioning bit
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_3 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (40 3)  (968 243)  (968 243)  LC_1 Logic Functioning bit
 (41 3)  (969 243)  (969 243)  LC_1 Logic Functioning bit
 (42 3)  (970 243)  (970 243)  LC_1 Logic Functioning bit
 (43 3)  (971 243)  (971 243)  LC_1 Logic Functioning bit
 (21 4)  (949 244)  (949 244)  routing T_18_15.wire_logic_cluster/lc_3/out <X> T_18_15.lc_trk_g1_3
 (22 4)  (950 244)  (950 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 244)  (953 244)  routing T_18_15.wire_logic_cluster/lc_2/out <X> T_18_15.lc_trk_g1_2
 (27 4)  (955 244)  (955 244)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 244)  (957 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 244)  (964 244)  LC_2 Logic Functioning bit
 (37 4)  (965 244)  (965 244)  LC_2 Logic Functioning bit
 (38 4)  (966 244)  (966 244)  LC_2 Logic Functioning bit
 (39 4)  (967 244)  (967 244)  LC_2 Logic Functioning bit
 (44 4)  (972 244)  (972 244)  LC_2 Logic Functioning bit
 (45 4)  (973 244)  (973 244)  LC_2 Logic Functioning bit
 (22 5)  (950 245)  (950 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 245)  (958 245)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 245)  (968 245)  LC_2 Logic Functioning bit
 (41 5)  (969 245)  (969 245)  LC_2 Logic Functioning bit
 (42 5)  (970 245)  (970 245)  LC_2 Logic Functioning bit
 (43 5)  (971 245)  (971 245)  LC_2 Logic Functioning bit
 (21 6)  (949 246)  (949 246)  routing T_18_15.wire_logic_cluster/lc_7/out <X> T_18_15.lc_trk_g1_7
 (22 6)  (950 246)  (950 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (955 246)  (955 246)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 246)  (957 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 246)  (960 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 246)  (964 246)  LC_3 Logic Functioning bit
 (37 6)  (965 246)  (965 246)  LC_3 Logic Functioning bit
 (38 6)  (966 246)  (966 246)  LC_3 Logic Functioning bit
 (39 6)  (967 246)  (967 246)  LC_3 Logic Functioning bit
 (44 6)  (972 246)  (972 246)  LC_3 Logic Functioning bit
 (45 6)  (973 246)  (973 246)  LC_3 Logic Functioning bit
 (30 7)  (958 247)  (958 247)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 247)  (968 247)  LC_3 Logic Functioning bit
 (41 7)  (969 247)  (969 247)  LC_3 Logic Functioning bit
 (42 7)  (970 247)  (970 247)  LC_3 Logic Functioning bit
 (43 7)  (971 247)  (971 247)  LC_3 Logic Functioning bit
 (27 8)  (955 248)  (955 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 248)  (956 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 248)  (958 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 248)  (964 248)  LC_4 Logic Functioning bit
 (37 8)  (965 248)  (965 248)  LC_4 Logic Functioning bit
 (38 8)  (966 248)  (966 248)  LC_4 Logic Functioning bit
 (39 8)  (967 248)  (967 248)  LC_4 Logic Functioning bit
 (44 8)  (972 248)  (972 248)  LC_4 Logic Functioning bit
 (45 8)  (973 248)  (973 248)  LC_4 Logic Functioning bit
 (40 9)  (968 249)  (968 249)  LC_4 Logic Functioning bit
 (41 9)  (969 249)  (969 249)  LC_4 Logic Functioning bit
 (42 9)  (970 249)  (970 249)  LC_4 Logic Functioning bit
 (43 9)  (971 249)  (971 249)  LC_4 Logic Functioning bit
 (14 10)  (942 250)  (942 250)  routing T_18_15.bnl_op_4 <X> T_18_15.lc_trk_g2_4
 (21 10)  (949 250)  (949 250)  routing T_18_15.bnl_op_7 <X> T_18_15.lc_trk_g2_7
 (22 10)  (950 250)  (950 250)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (28 10)  (956 250)  (956 250)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 250)  (958 250)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 250)  (964 250)  LC_5 Logic Functioning bit
 (37 10)  (965 250)  (965 250)  LC_5 Logic Functioning bit
 (38 10)  (966 250)  (966 250)  LC_5 Logic Functioning bit
 (39 10)  (967 250)  (967 250)  LC_5 Logic Functioning bit
 (44 10)  (972 250)  (972 250)  LC_5 Logic Functioning bit
 (14 11)  (942 251)  (942 251)  routing T_18_15.bnl_op_4 <X> T_18_15.lc_trk_g2_4
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (949 251)  (949 251)  routing T_18_15.bnl_op_7 <X> T_18_15.lc_trk_g2_7
 (40 11)  (968 251)  (968 251)  LC_5 Logic Functioning bit
 (41 11)  (969 251)  (969 251)  LC_5 Logic Functioning bit
 (42 11)  (970 251)  (970 251)  LC_5 Logic Functioning bit
 (43 11)  (971 251)  (971 251)  LC_5 Logic Functioning bit
 (14 12)  (942 252)  (942 252)  routing T_18_15.bnl_op_0 <X> T_18_15.lc_trk_g3_0
 (17 12)  (945 252)  (945 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 252)  (946 252)  routing T_18_15.wire_logic_cluster/lc_1/out <X> T_18_15.lc_trk_g3_1
 (28 12)  (956 252)  (956 252)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 252)  (958 252)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 252)  (964 252)  LC_6 Logic Functioning bit
 (37 12)  (965 252)  (965 252)  LC_6 Logic Functioning bit
 (38 12)  (966 252)  (966 252)  LC_6 Logic Functioning bit
 (39 12)  (967 252)  (967 252)  LC_6 Logic Functioning bit
 (44 12)  (972 252)  (972 252)  LC_6 Logic Functioning bit
 (14 13)  (942 253)  (942 253)  routing T_18_15.bnl_op_0 <X> T_18_15.lc_trk_g3_0
 (17 13)  (945 253)  (945 253)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (30 13)  (958 253)  (958 253)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 253)  (968 253)  LC_6 Logic Functioning bit
 (41 13)  (969 253)  (969 253)  LC_6 Logic Functioning bit
 (42 13)  (970 253)  (970 253)  LC_6 Logic Functioning bit
 (43 13)  (971 253)  (971 253)  LC_6 Logic Functioning bit
 (14 14)  (942 254)  (942 254)  routing T_18_15.wire_logic_cluster/lc_4/out <X> T_18_15.lc_trk_g3_4
 (27 14)  (955 254)  (955 254)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 254)  (957 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 254)  (958 254)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 254)  (960 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (965 254)  (965 254)  LC_7 Logic Functioning bit
 (39 14)  (967 254)  (967 254)  LC_7 Logic Functioning bit
 (41 14)  (969 254)  (969 254)  LC_7 Logic Functioning bit
 (43 14)  (971 254)  (971 254)  LC_7 Logic Functioning bit
 (45 14)  (973 254)  (973 254)  LC_7 Logic Functioning bit
 (17 15)  (945 255)  (945 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (958 255)  (958 255)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (37 15)  (965 255)  (965 255)  LC_7 Logic Functioning bit
 (39 15)  (967 255)  (967 255)  LC_7 Logic Functioning bit
 (41 15)  (969 255)  (969 255)  LC_7 Logic Functioning bit
 (43 15)  (971 255)  (971 255)  LC_7 Logic Functioning bit


LogicTile_29_15

 (3 1)  (1513 241)  (1513 241)  routing T_29_15.sp12_h_l_23 <X> T_29_15.sp12_v_b_0


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0



IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_4_14

 (19 2)  (199 226)  (199 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_6_14

 (11 6)  (299 230)  (299 230)  routing T_6_14.sp4_v_b_2 <X> T_6_14.sp4_v_t_40
 (12 7)  (300 231)  (300 231)  routing T_6_14.sp4_v_b_2 <X> T_6_14.sp4_v_t_40


LogicTile_12_14

 (19 2)  (619 226)  (619 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_14_14

 (0 0)  (708 224)  (708 224)  Negative Clock bit

 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (729 228)  (729 228)  routing T_14_14.wire_logic_cluster/lc_3/out <X> T_14_14.lc_trk_g1_3
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 6)  (734 230)  (734 230)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 230)  (735 230)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 230)  (741 230)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 230)  (743 230)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_3
 (37 6)  (745 230)  (745 230)  LC_3 Logic Functioning bit
 (45 6)  (753 230)  (753 230)  LC_3 Logic Functioning bit
 (26 7)  (734 231)  (734 231)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 231)  (735 231)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 231)  (736 231)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 231)  (740 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (741 231)  (741 231)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_3
 (35 7)  (743 231)  (743 231)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_3
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 234)  (731 234)  routing T_14_14.sp4_v_b_47 <X> T_14_14.lc_trk_g2_7
 (24 10)  (732 234)  (732 234)  routing T_14_14.sp4_v_b_47 <X> T_14_14.lc_trk_g2_7
 (17 11)  (725 235)  (725 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_15_14

 (0 0)  (762 224)  (762 224)  Negative Clock bit

 (22 0)  (784 224)  (784 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 224)  (786 224)  routing T_15_14.bot_op_3 <X> T_15_14.lc_trk_g0_3
 (26 0)  (788 224)  (788 224)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 224)  (789 224)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (37 0)  (799 224)  (799 224)  LC_0 Logic Functioning bit
 (38 0)  (800 224)  (800 224)  LC_0 Logic Functioning bit
 (39 0)  (801 224)  (801 224)  LC_0 Logic Functioning bit
 (40 0)  (802 224)  (802 224)  LC_0 Logic Functioning bit
 (41 0)  (803 224)  (803 224)  LC_0 Logic Functioning bit
 (43 0)  (805 224)  (805 224)  LC_0 Logic Functioning bit
 (45 0)  (807 224)  (807 224)  LC_0 Logic Functioning bit
 (27 1)  (789 225)  (789 225)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 225)  (792 225)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 225)  (793 225)  routing T_15_14.lc_trk_g0_3 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 225)  (794 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (795 225)  (795 225)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.input_2_0
 (34 1)  (796 225)  (796 225)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.input_2_0
 (36 1)  (798 225)  (798 225)  LC_0 Logic Functioning bit
 (37 1)  (799 225)  (799 225)  LC_0 Logic Functioning bit
 (38 1)  (800 225)  (800 225)  LC_0 Logic Functioning bit
 (39 1)  (801 225)  (801 225)  LC_0 Logic Functioning bit
 (40 1)  (802 225)  (802 225)  LC_0 Logic Functioning bit
 (41 1)  (803 225)  (803 225)  LC_0 Logic Functioning bit
 (42 1)  (804 225)  (804 225)  LC_0 Logic Functioning bit
 (43 1)  (805 225)  (805 225)  LC_0 Logic Functioning bit
 (53 1)  (815 225)  (815 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (762 228)  (762 228)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (1 4)  (763 228)  (763 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (762 229)  (762 229)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (1 5)  (763 229)  (763 229)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 229)  (786 229)  routing T_15_14.bot_op_2 <X> T_15_14.lc_trk_g1_2
 (15 6)  (777 230)  (777 230)  routing T_15_14.bot_op_5 <X> T_15_14.lc_trk_g1_5
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (783 236)  (783 236)  routing T_15_14.sp4_v_t_22 <X> T_15_14.lc_trk_g3_3
 (22 12)  (784 236)  (784 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (785 236)  (785 236)  routing T_15_14.sp4_v_t_22 <X> T_15_14.lc_trk_g3_3
 (18 13)  (780 237)  (780 237)  routing T_15_14.sp4_r_v_b_41 <X> T_15_14.lc_trk_g3_1
 (21 13)  (783 237)  (783 237)  routing T_15_14.sp4_v_t_22 <X> T_15_14.lc_trk_g3_3


LogicTile_16_14

 (0 0)  (816 224)  (816 224)  Negative Clock bit

 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (835 226)  (835 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (26 2)  (842 226)  (842 226)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (31 2)  (847 226)  (847 226)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 226)  (849 226)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 226)  (850 226)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 226)  (852 226)  LC_1 Logic Functioning bit
 (38 2)  (854 226)  (854 226)  LC_1 Logic Functioning bit
 (45 2)  (861 226)  (861 226)  LC_1 Logic Functioning bit
 (26 3)  (842 227)  (842 227)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 227)  (844 227)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 227)  (845 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 227)  (853 227)  LC_1 Logic Functioning bit
 (39 3)  (855 227)  (855 227)  LC_1 Logic Functioning bit
 (17 6)  (833 230)  (833 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (17 8)  (833 232)  (833 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 232)  (834 232)  routing T_16_14.wire_logic_cluster/lc_1/out <X> T_16_14.lc_trk_g2_1
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 232)  (849 232)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 232)  (852 232)  LC_4 Logic Functioning bit
 (37 8)  (853 232)  (853 232)  LC_4 Logic Functioning bit
 (38 8)  (854 232)  (854 232)  LC_4 Logic Functioning bit
 (39 8)  (855 232)  (855 232)  LC_4 Logic Functioning bit
 (45 8)  (861 232)  (861 232)  LC_4 Logic Functioning bit
 (36 9)  (852 233)  (852 233)  LC_4 Logic Functioning bit
 (37 9)  (853 233)  (853 233)  LC_4 Logic Functioning bit
 (38 9)  (854 233)  (854 233)  LC_4 Logic Functioning bit
 (39 9)  (855 233)  (855 233)  LC_4 Logic Functioning bit
 (21 10)  (837 234)  (837 234)  routing T_16_14.sp12_v_b_7 <X> T_16_14.lc_trk_g2_7
 (22 10)  (838 234)  (838 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (840 234)  (840 234)  routing T_16_14.sp12_v_b_7 <X> T_16_14.lc_trk_g2_7
 (21 11)  (837 235)  (837 235)  routing T_16_14.sp12_v_b_7 <X> T_16_14.lc_trk_g2_7
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 238)  (833 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (816 239)  (816 239)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 239)  (817 239)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (18 15)  (834 239)  (834 239)  routing T_16_14.sp4_r_v_b_45 <X> T_16_14.lc_trk_g3_5


LogicTile_17_14

 (21 0)  (895 224)  (895 224)  routing T_17_14.sp4_h_r_11 <X> T_17_14.lc_trk_g0_3
 (22 0)  (896 224)  (896 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (897 224)  (897 224)  routing T_17_14.sp4_h_r_11 <X> T_17_14.lc_trk_g0_3
 (24 0)  (898 224)  (898 224)  routing T_17_14.sp4_h_r_11 <X> T_17_14.lc_trk_g0_3
 (25 0)  (899 224)  (899 224)  routing T_17_14.bnr_op_2 <X> T_17_14.lc_trk_g0_2
 (26 0)  (900 224)  (900 224)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 224)  (901 224)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 224)  (907 224)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 224)  (908 224)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 224)  (911 224)  LC_0 Logic Functioning bit
 (38 0)  (912 224)  (912 224)  LC_0 Logic Functioning bit
 (39 0)  (913 224)  (913 224)  LC_0 Logic Functioning bit
 (45 0)  (919 224)  (919 224)  LC_0 Logic Functioning bit
 (22 1)  (896 225)  (896 225)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (899 225)  (899 225)  routing T_17_14.bnr_op_2 <X> T_17_14.lc_trk_g0_2
 (26 1)  (900 225)  (900 225)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 225)  (904 225)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 225)  (906 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (909 225)  (909 225)  routing T_17_14.lc_trk_g0_2 <X> T_17_14.input_2_0
 (36 1)  (910 225)  (910 225)  LC_0 Logic Functioning bit
 (37 1)  (911 225)  (911 225)  LC_0 Logic Functioning bit
 (38 1)  (912 225)  (912 225)  LC_0 Logic Functioning bit
 (39 1)  (913 225)  (913 225)  LC_0 Logic Functioning bit
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (891 226)  (891 226)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (892 226)  (892 226)  routing T_17_14.wire_logic_cluster/lc_5/out <X> T_17_14.lc_trk_g0_5
 (21 2)  (895 226)  (895 226)  routing T_17_14.bnr_op_7 <X> T_17_14.lc_trk_g0_7
 (22 2)  (896 226)  (896 226)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (899 226)  (899 226)  routing T_17_14.wire_logic_cluster/lc_6/out <X> T_17_14.lc_trk_g0_6
 (26 2)  (900 226)  (900 226)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 226)  (901 226)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 226)  (903 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 226)  (905 226)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 226)  (908 226)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (21 3)  (895 227)  (895 227)  routing T_17_14.bnr_op_7 <X> T_17_14.lc_trk_g0_7
 (22 3)  (896 227)  (896 227)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (901 227)  (901 227)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 227)  (902 227)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 227)  (903 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 227)  (904 227)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (41 3)  (915 227)  (915 227)  LC_1 Logic Functioning bit
 (43 3)  (917 227)  (917 227)  LC_1 Logic Functioning bit
 (15 4)  (889 228)  (889 228)  routing T_17_14.sp4_h_r_1 <X> T_17_14.lc_trk_g1_1
 (16 4)  (890 228)  (890 228)  routing T_17_14.sp4_h_r_1 <X> T_17_14.lc_trk_g1_1
 (17 4)  (891 228)  (891 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (895 228)  (895 228)  routing T_17_14.wire_logic_cluster/lc_3/out <X> T_17_14.lc_trk_g1_3
 (22 4)  (896 228)  (896 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 228)  (899 228)  routing T_17_14.wire_logic_cluster/lc_2/out <X> T_17_14.lc_trk_g1_2
 (29 4)  (903 228)  (903 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 228)  (904 228)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 228)  (907 228)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 228)  (908 228)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (50 4)  (924 228)  (924 228)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (927 228)  (927 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (18 5)  (892 229)  (892 229)  routing T_17_14.sp4_h_r_1 <X> T_17_14.lc_trk_g1_1
 (22 5)  (896 229)  (896 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (900 229)  (900 229)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 229)  (902 229)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 229)  (903 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 229)  (905 229)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (43 5)  (917 229)  (917 229)  LC_2 Logic Functioning bit
 (17 6)  (891 230)  (891 230)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (892 230)  (892 230)  routing T_17_14.bnr_op_5 <X> T_17_14.lc_trk_g1_5
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 230)  (904 230)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (38 6)  (912 230)  (912 230)  LC_3 Logic Functioning bit
 (41 6)  (915 230)  (915 230)  LC_3 Logic Functioning bit
 (43 6)  (917 230)  (917 230)  LC_3 Logic Functioning bit
 (45 6)  (919 230)  (919 230)  LC_3 Logic Functioning bit
 (50 6)  (924 230)  (924 230)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (892 231)  (892 231)  routing T_17_14.bnr_op_5 <X> T_17_14.lc_trk_g1_5
 (26 7)  (900 231)  (900 231)  routing T_17_14.lc_trk_g0_3 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 231)  (904 231)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 231)  (905 231)  routing T_17_14.lc_trk_g0_2 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (911 231)  (911 231)  LC_3 Logic Functioning bit
 (39 7)  (913 231)  (913 231)  LC_3 Logic Functioning bit
 (40 7)  (914 231)  (914 231)  LC_3 Logic Functioning bit
 (42 7)  (916 231)  (916 231)  LC_3 Logic Functioning bit
 (15 8)  (889 232)  (889 232)  routing T_17_14.tnr_op_1 <X> T_17_14.lc_trk_g2_1
 (17 8)  (891 232)  (891 232)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (896 232)  (896 232)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (898 232)  (898 232)  routing T_17_14.tnr_op_3 <X> T_17_14.lc_trk_g2_3
 (26 8)  (900 232)  (900 232)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 232)  (901 232)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 232)  (905 232)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 232)  (907 232)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 232)  (911 232)  LC_4 Logic Functioning bit
 (38 8)  (912 232)  (912 232)  LC_4 Logic Functioning bit
 (39 8)  (913 232)  (913 232)  LC_4 Logic Functioning bit
 (45 8)  (919 232)  (919 232)  LC_4 Logic Functioning bit
 (22 9)  (896 233)  (896 233)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (898 233)  (898 233)  routing T_17_14.tnr_op_2 <X> T_17_14.lc_trk_g2_2
 (26 9)  (900 233)  (900 233)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 233)  (904 233)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 233)  (906 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (909 233)  (909 233)  routing T_17_14.lc_trk_g0_2 <X> T_17_14.input_2_4
 (36 9)  (910 233)  (910 233)  LC_4 Logic Functioning bit
 (37 9)  (911 233)  (911 233)  LC_4 Logic Functioning bit
 (38 9)  (912 233)  (912 233)  LC_4 Logic Functioning bit
 (39 9)  (913 233)  (913 233)  LC_4 Logic Functioning bit
 (15 10)  (889 234)  (889 234)  routing T_17_14.tnr_op_5 <X> T_17_14.lc_trk_g2_5
 (17 10)  (891 234)  (891 234)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (895 234)  (895 234)  routing T_17_14.wire_logic_cluster/lc_7/out <X> T_17_14.lc_trk_g2_7
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (901 234)  (901 234)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 234)  (902 234)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 234)  (903 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 234)  (905 234)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 234)  (907 234)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 234)  (908 234)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 234)  (909 234)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.input_2_5
 (40 10)  (914 234)  (914 234)  LC_5 Logic Functioning bit
 (15 11)  (889 235)  (889 235)  routing T_17_14.tnr_op_4 <X> T_17_14.lc_trk_g2_4
 (17 11)  (891 235)  (891 235)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (896 235)  (896 235)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (898 235)  (898 235)  routing T_17_14.tnr_op_6 <X> T_17_14.lc_trk_g2_6
 (26 11)  (900 235)  (900 235)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 235)  (902 235)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 235)  (905 235)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 235)  (906 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (909 235)  (909 235)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.input_2_5
 (15 12)  (889 236)  (889 236)  routing T_17_14.rgt_op_1 <X> T_17_14.lc_trk_g3_1
 (17 12)  (891 236)  (891 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 236)  (892 236)  routing T_17_14.rgt_op_1 <X> T_17_14.lc_trk_g3_1
 (25 12)  (899 236)  (899 236)  routing T_17_14.rgt_op_2 <X> T_17_14.lc_trk_g3_2
 (26 12)  (900 236)  (900 236)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 236)  (902 236)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 236)  (903 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 236)  (905 236)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 236)  (907 236)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (39 12)  (913 236)  (913 236)  LC_6 Logic Functioning bit
 (15 13)  (889 237)  (889 237)  routing T_17_14.tnr_op_0 <X> T_17_14.lc_trk_g3_0
 (17 13)  (891 237)  (891 237)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (896 237)  (896 237)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (898 237)  (898 237)  routing T_17_14.rgt_op_2 <X> T_17_14.lc_trk_g3_2
 (28 13)  (902 237)  (902 237)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 237)  (903 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 237)  (905 237)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 237)  (906 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (908 237)  (908 237)  routing T_17_14.lc_trk_g1_1 <X> T_17_14.input_2_6
 (14 14)  (888 238)  (888 238)  routing T_17_14.rgt_op_4 <X> T_17_14.lc_trk_g3_4
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (898 238)  (898 238)  routing T_17_14.tnr_op_7 <X> T_17_14.lc_trk_g3_7
 (29 14)  (903 238)  (903 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 238)  (905 238)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 238)  (907 238)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 238)  (911 238)  LC_7 Logic Functioning bit
 (38 14)  (912 238)  (912 238)  LC_7 Logic Functioning bit
 (39 14)  (913 238)  (913 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (50 14)  (924 238)  (924 238)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (889 239)  (889 239)  routing T_17_14.rgt_op_4 <X> T_17_14.lc_trk_g3_4
 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (900 239)  (900 239)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 239)  (901 239)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 239)  (904 239)  routing T_17_14.lc_trk_g0_2 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 239)  (905 239)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 239)  (910 239)  LC_7 Logic Functioning bit
 (37 15)  (911 239)  (911 239)  LC_7 Logic Functioning bit
 (38 15)  (912 239)  (912 239)  LC_7 Logic Functioning bit
 (39 15)  (913 239)  (913 239)  LC_7 Logic Functioning bit


LogicTile_18_14

 (22 0)  (950 224)  (950 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 224)  (952 224)  routing T_18_14.bot_op_3 <X> T_18_14.lc_trk_g0_3
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 224)  (958 224)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (35 0)  (963 224)  (963 224)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.input_2_0
 (44 0)  (972 224)  (972 224)  LC_0 Logic Functioning bit
 (15 1)  (943 225)  (943 225)  routing T_18_14.bot_op_0 <X> T_18_14.lc_trk_g0_0
 (17 1)  (945 225)  (945 225)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (30 1)  (958 225)  (958 225)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 225)  (960 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (962 225)  (962 225)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.input_2_0
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (950 226)  (950 226)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (952 226)  (952 226)  routing T_18_14.bot_op_7 <X> T_18_14.lc_trk_g0_7
 (27 2)  (955 226)  (955 226)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 226)  (956 226)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 226)  (957 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 226)  (964 226)  LC_1 Logic Functioning bit
 (37 2)  (965 226)  (965 226)  LC_1 Logic Functioning bit
 (38 2)  (966 226)  (966 226)  LC_1 Logic Functioning bit
 (39 2)  (967 226)  (967 226)  LC_1 Logic Functioning bit
 (44 2)  (972 226)  (972 226)  LC_1 Logic Functioning bit
 (45 2)  (973 226)  (973 226)  LC_1 Logic Functioning bit
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (40 3)  (968 227)  (968 227)  LC_1 Logic Functioning bit
 (41 3)  (969 227)  (969 227)  LC_1 Logic Functioning bit
 (42 3)  (970 227)  (970 227)  LC_1 Logic Functioning bit
 (43 3)  (971 227)  (971 227)  LC_1 Logic Functioning bit
 (21 4)  (949 228)  (949 228)  routing T_18_14.lft_op_3 <X> T_18_14.lc_trk_g1_3
 (22 4)  (950 228)  (950 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (952 228)  (952 228)  routing T_18_14.lft_op_3 <X> T_18_14.lc_trk_g1_3
 (25 4)  (953 228)  (953 228)  routing T_18_14.wire_logic_cluster/lc_2/out <X> T_18_14.lc_trk_g1_2
 (27 4)  (955 228)  (955 228)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 228)  (957 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 228)  (964 228)  LC_2 Logic Functioning bit
 (37 4)  (965 228)  (965 228)  LC_2 Logic Functioning bit
 (38 4)  (966 228)  (966 228)  LC_2 Logic Functioning bit
 (39 4)  (967 228)  (967 228)  LC_2 Logic Functioning bit
 (44 4)  (972 228)  (972 228)  LC_2 Logic Functioning bit
 (45 4)  (973 228)  (973 228)  LC_2 Logic Functioning bit
 (22 5)  (950 229)  (950 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 229)  (958 229)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 229)  (968 229)  LC_2 Logic Functioning bit
 (41 5)  (969 229)  (969 229)  LC_2 Logic Functioning bit
 (42 5)  (970 229)  (970 229)  LC_2 Logic Functioning bit
 (43 5)  (971 229)  (971 229)  LC_2 Logic Functioning bit
 (15 6)  (943 230)  (943 230)  routing T_18_14.bot_op_5 <X> T_18_14.lc_trk_g1_5
 (17 6)  (945 230)  (945 230)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (953 230)  (953 230)  routing T_18_14.wire_logic_cluster/lc_6/out <X> T_18_14.lc_trk_g1_6
 (27 6)  (955 230)  (955 230)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 230)  (957 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 230)  (964 230)  LC_3 Logic Functioning bit
 (37 6)  (965 230)  (965 230)  LC_3 Logic Functioning bit
 (38 6)  (966 230)  (966 230)  LC_3 Logic Functioning bit
 (39 6)  (967 230)  (967 230)  LC_3 Logic Functioning bit
 (44 6)  (972 230)  (972 230)  LC_3 Logic Functioning bit
 (46 6)  (974 230)  (974 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (950 231)  (950 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (958 231)  (958 231)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 231)  (968 231)  LC_3 Logic Functioning bit
 (41 7)  (969 231)  (969 231)  LC_3 Logic Functioning bit
 (42 7)  (970 231)  (970 231)  LC_3 Logic Functioning bit
 (43 7)  (971 231)  (971 231)  LC_3 Logic Functioning bit
 (27 8)  (955 232)  (955 232)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 232)  (956 232)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 232)  (957 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 232)  (958 232)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 232)  (964 232)  LC_4 Logic Functioning bit
 (37 8)  (965 232)  (965 232)  LC_4 Logic Functioning bit
 (38 8)  (966 232)  (966 232)  LC_4 Logic Functioning bit
 (39 8)  (967 232)  (967 232)  LC_4 Logic Functioning bit
 (44 8)  (972 232)  (972 232)  LC_4 Logic Functioning bit
 (45 8)  (973 232)  (973 232)  LC_4 Logic Functioning bit
 (40 9)  (968 233)  (968 233)  LC_4 Logic Functioning bit
 (41 9)  (969 233)  (969 233)  LC_4 Logic Functioning bit
 (42 9)  (970 233)  (970 233)  LC_4 Logic Functioning bit
 (43 9)  (971 233)  (971 233)  LC_4 Logic Functioning bit
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 234)  (964 234)  LC_5 Logic Functioning bit
 (39 10)  (967 234)  (967 234)  LC_5 Logic Functioning bit
 (41 10)  (969 234)  (969 234)  LC_5 Logic Functioning bit
 (42 10)  (970 234)  (970 234)  LC_5 Logic Functioning bit
 (44 10)  (972 234)  (972 234)  LC_5 Logic Functioning bit
 (32 11)  (960 235)  (960 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (963 235)  (963 235)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.input_2_5
 (37 11)  (965 235)  (965 235)  LC_5 Logic Functioning bit
 (38 11)  (966 235)  (966 235)  LC_5 Logic Functioning bit
 (40 11)  (968 235)  (968 235)  LC_5 Logic Functioning bit
 (43 11)  (971 235)  (971 235)  LC_5 Logic Functioning bit
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 236)  (946 236)  routing T_18_14.wire_logic_cluster/lc_1/out <X> T_18_14.lc_trk_g3_1
 (27 12)  (955 236)  (955 236)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 236)  (958 236)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 236)  (964 236)  LC_6 Logic Functioning bit
 (37 12)  (965 236)  (965 236)  LC_6 Logic Functioning bit
 (38 12)  (966 236)  (966 236)  LC_6 Logic Functioning bit
 (39 12)  (967 236)  (967 236)  LC_6 Logic Functioning bit
 (44 12)  (972 236)  (972 236)  LC_6 Logic Functioning bit
 (45 12)  (973 236)  (973 236)  LC_6 Logic Functioning bit
 (30 13)  (958 237)  (958 237)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 237)  (968 237)  LC_6 Logic Functioning bit
 (41 13)  (969 237)  (969 237)  LC_6 Logic Functioning bit
 (42 13)  (970 237)  (970 237)  LC_6 Logic Functioning bit
 (43 13)  (971 237)  (971 237)  LC_6 Logic Functioning bit
 (46 13)  (974 237)  (974 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (942 238)  (942 238)  routing T_18_14.wire_logic_cluster/lc_4/out <X> T_18_14.lc_trk_g3_4
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 238)  (964 238)  LC_7 Logic Functioning bit
 (37 14)  (965 238)  (965 238)  LC_7 Logic Functioning bit
 (38 14)  (966 238)  (966 238)  LC_7 Logic Functioning bit
 (39 14)  (967 238)  (967 238)  LC_7 Logic Functioning bit
 (44 14)  (972 238)  (972 238)  LC_7 Logic Functioning bit
 (17 15)  (945 239)  (945 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (40 15)  (968 239)  (968 239)  LC_7 Logic Functioning bit
 (41 15)  (969 239)  (969 239)  LC_7 Logic Functioning bit
 (42 15)  (970 239)  (970 239)  LC_7 Logic Functioning bit
 (43 15)  (971 239)  (971 239)  LC_7 Logic Functioning bit


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0



IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_6_13

 (19 2)  (307 210)  (307 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_13_13

 (13 2)  (667 210)  (667 210)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_v_t_39
 (12 3)  (666 211)  (666 211)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_v_t_39


LogicTile_14_13

 (0 0)  (708 208)  (708 208)  Negative Clock bit

 (22 0)  (730 208)  (730 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (731 208)  (731 208)  routing T_14_13.sp4_h_r_3 <X> T_14_13.lc_trk_g0_3
 (24 0)  (732 208)  (732 208)  routing T_14_13.sp4_h_r_3 <X> T_14_13.lc_trk_g0_3
 (21 1)  (729 209)  (729 209)  routing T_14_13.sp4_h_r_3 <X> T_14_13.lc_trk_g0_3
 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (735 210)  (735 210)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 210)  (741 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 210)  (742 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (38 2)  (746 210)  (746 210)  LC_1 Logic Functioning bit
 (41 2)  (749 210)  (749 210)  LC_1 Logic Functioning bit
 (43 2)  (751 210)  (751 210)  LC_1 Logic Functioning bit
 (45 2)  (753 210)  (753 210)  LC_1 Logic Functioning bit
 (26 3)  (734 211)  (734 211)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 211)  (735 211)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 211)  (736 211)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 211)  (738 211)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 211)  (740 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (743 211)  (743 211)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.input_2_1
 (36 3)  (744 211)  (744 211)  LC_1 Logic Functioning bit
 (37 3)  (745 211)  (745 211)  LC_1 Logic Functioning bit
 (38 3)  (746 211)  (746 211)  LC_1 Logic Functioning bit
 (41 3)  (749 211)  (749 211)  LC_1 Logic Functioning bit
 (43 3)  (751 211)  (751 211)  LC_1 Logic Functioning bit
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 212)  (732 212)  routing T_14_13.top_op_3 <X> T_14_13.lc_trk_g1_3
 (4 5)  (712 213)  (712 213)  routing T_14_13.sp4_v_t_47 <X> T_14_13.sp4_h_r_3
 (21 5)  (729 213)  (729 213)  routing T_14_13.top_op_3 <X> T_14_13.lc_trk_g1_3
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 220)  (726 220)  routing T_14_13.wire_logic_cluster/lc_1/out <X> T_14_13.lc_trk_g3_1
 (25 12)  (733 220)  (733 220)  routing T_14_13.sp4_v_t_23 <X> T_14_13.lc_trk_g3_2
 (22 13)  (730 221)  (730 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (731 221)  (731 221)  routing T_14_13.sp4_v_t_23 <X> T_14_13.lc_trk_g3_2
 (25 13)  (733 221)  (733 221)  routing T_14_13.sp4_v_t_23 <X> T_14_13.lc_trk_g3_2
 (0 14)  (708 222)  (708 222)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 222)  (709 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (724 222)  (724 222)  routing T_14_13.sp4_v_t_16 <X> T_14_13.lc_trk_g3_5
 (17 14)  (725 222)  (725 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (726 222)  (726 222)  routing T_14_13.sp4_v_t_16 <X> T_14_13.lc_trk_g3_5
 (0 15)  (708 223)  (708 223)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 223)  (709 223)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_7/s_r


LogicTile_15_13

 (0 0)  (762 208)  (762 208)  Negative Clock bit

 (15 0)  (777 208)  (777 208)  routing T_15_13.lft_op_1 <X> T_15_13.lc_trk_g0_1
 (17 0)  (779 208)  (779 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 208)  (780 208)  routing T_15_13.lft_op_1 <X> T_15_13.lc_trk_g0_1
 (21 0)  (783 208)  (783 208)  routing T_15_13.wire_logic_cluster/lc_3/out <X> T_15_13.lc_trk_g0_3
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (787 208)  (787 208)  routing T_15_13.wire_logic_cluster/lc_2/out <X> T_15_13.lc_trk_g0_2
 (26 0)  (788 208)  (788 208)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 208)  (790 208)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 208)  (795 208)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (39 0)  (801 208)  (801 208)  LC_0 Logic Functioning bit
 (40 0)  (802 208)  (802 208)  LC_0 Logic Functioning bit
 (42 0)  (804 208)  (804 208)  LC_0 Logic Functioning bit
 (43 0)  (805 208)  (805 208)  LC_0 Logic Functioning bit
 (15 1)  (777 209)  (777 209)  routing T_15_13.bot_op_0 <X> T_15_13.lc_trk_g0_0
 (17 1)  (779 209)  (779 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (784 209)  (784 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (790 209)  (790 209)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 209)  (793 209)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 209)  (794 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (796 209)  (796 209)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.input_2_0
 (35 1)  (797 209)  (797 209)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.input_2_0
 (38 1)  (800 209)  (800 209)  LC_0 Logic Functioning bit
 (39 1)  (801 209)  (801 209)  LC_0 Logic Functioning bit
 (40 1)  (802 209)  (802 209)  LC_0 Logic Functioning bit
 (41 1)  (803 209)  (803 209)  LC_0 Logic Functioning bit
 (42 1)  (804 209)  (804 209)  LC_0 Logic Functioning bit
 (43 1)  (805 209)  (805 209)  LC_0 Logic Functioning bit
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (788 210)  (788 210)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 210)  (789 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 210)  (790 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 210)  (795 210)  routing T_15_13.lc_trk_g2_0 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (41 2)  (803 210)  (803 210)  LC_1 Logic Functioning bit
 (43 2)  (805 210)  (805 210)  LC_1 Logic Functioning bit
 (45 2)  (807 210)  (807 210)  LC_1 Logic Functioning bit
 (50 2)  (812 210)  (812 210)  Cascade bit: LH_LC01_inmux02_5

 (27 3)  (789 211)  (789 211)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (39 3)  (801 211)  (801 211)  LC_1 Logic Functioning bit
 (40 3)  (802 211)  (802 211)  LC_1 Logic Functioning bit
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (785 212)  (785 212)  routing T_15_13.sp4_h_r_3 <X> T_15_13.lc_trk_g1_3
 (24 4)  (786 212)  (786 212)  routing T_15_13.sp4_h_r_3 <X> T_15_13.lc_trk_g1_3
 (27 4)  (789 212)  (789 212)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 212)  (792 212)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (797 212)  (797 212)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.input_2_2
 (45 4)  (807 212)  (807 212)  LC_2 Logic Functioning bit
 (21 5)  (783 213)  (783 213)  routing T_15_13.sp4_h_r_3 <X> T_15_13.lc_trk_g1_3
 (26 5)  (788 213)  (788 213)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 213)  (793 213)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 213)  (794 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (796 213)  (796 213)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.input_2_2
 (36 5)  (798 213)  (798 213)  LC_2 Logic Functioning bit
 (41 5)  (803 213)  (803 213)  LC_2 Logic Functioning bit
 (43 5)  (805 213)  (805 213)  LC_2 Logic Functioning bit
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 214)  (780 214)  routing T_15_13.wire_logic_cluster/lc_5/out <X> T_15_13.lc_trk_g1_5
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 214)  (793 214)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 214)  (795 214)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 214)  (796 214)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 214)  (797 214)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.input_2_3
 (40 6)  (802 214)  (802 214)  LC_3 Logic Functioning bit
 (17 7)  (779 215)  (779 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 215)  (786 215)  routing T_15_13.bot_op_6 <X> T_15_13.lc_trk_g1_6
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 215)  (793 215)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 215)  (794 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (796 215)  (796 215)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.input_2_3
 (35 7)  (797 215)  (797 215)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.input_2_3
 (14 8)  (776 216)  (776 216)  routing T_15_13.rgt_op_0 <X> T_15_13.lc_trk_g2_0
 (15 8)  (777 216)  (777 216)  routing T_15_13.tnr_op_1 <X> T_15_13.lc_trk_g2_1
 (17 8)  (779 216)  (779 216)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (783 216)  (783 216)  routing T_15_13.rgt_op_3 <X> T_15_13.lc_trk_g2_3
 (22 8)  (784 216)  (784 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 216)  (786 216)  routing T_15_13.rgt_op_3 <X> T_15_13.lc_trk_g2_3
 (27 8)  (789 216)  (789 216)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 216)  (792 216)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 216)  (793 216)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 216)  (795 216)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (37 8)  (799 216)  (799 216)  LC_4 Logic Functioning bit
 (38 8)  (800 216)  (800 216)  LC_4 Logic Functioning bit
 (39 8)  (801 216)  (801 216)  LC_4 Logic Functioning bit
 (40 8)  (802 216)  (802 216)  LC_4 Logic Functioning bit
 (42 8)  (804 216)  (804 216)  LC_4 Logic Functioning bit
 (50 8)  (812 216)  (812 216)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (813 216)  (813 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (777 217)  (777 217)  routing T_15_13.rgt_op_0 <X> T_15_13.lc_trk_g2_0
 (17 9)  (779 217)  (779 217)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (784 217)  (784 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (785 217)  (785 217)  routing T_15_13.sp4_h_l_15 <X> T_15_13.lc_trk_g2_2
 (24 9)  (786 217)  (786 217)  routing T_15_13.sp4_h_l_15 <X> T_15_13.lc_trk_g2_2
 (25 9)  (787 217)  (787 217)  routing T_15_13.sp4_h_l_15 <X> T_15_13.lc_trk_g2_2
 (26 9)  (788 217)  (788 217)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (799 217)  (799 217)  LC_4 Logic Functioning bit
 (39 9)  (801 217)  (801 217)  LC_4 Logic Functioning bit
 (40 9)  (802 217)  (802 217)  LC_4 Logic Functioning bit
 (41 9)  (803 217)  (803 217)  LC_4 Logic Functioning bit
 (42 9)  (804 217)  (804 217)  LC_4 Logic Functioning bit
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 218)  (780 218)  routing T_15_13.wire_logic_cluster/lc_5/out <X> T_15_13.lc_trk_g2_5
 (21 10)  (783 218)  (783 218)  routing T_15_13.wire_logic_cluster/lc_7/out <X> T_15_13.lc_trk_g2_7
 (22 10)  (784 218)  (784 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (788 218)  (788 218)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 218)  (789 218)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 218)  (792 218)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (41 10)  (803 218)  (803 218)  LC_5 Logic Functioning bit
 (43 10)  (805 218)  (805 218)  LC_5 Logic Functioning bit
 (45 10)  (807 218)  (807 218)  LC_5 Logic Functioning bit
 (15 11)  (777 219)  (777 219)  routing T_15_13.tnr_op_4 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (27 11)  (789 219)  (789 219)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 219)  (793 219)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 219)  (799 219)  LC_5 Logic Functioning bit
 (39 11)  (801 219)  (801 219)  LC_5 Logic Functioning bit
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 220)  (780 220)  routing T_15_13.wire_logic_cluster/lc_1/out <X> T_15_13.lc_trk_g3_1
 (28 12)  (790 220)  (790 220)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 220)  (792 220)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 220)  (797 220)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.input_2_6
 (39 12)  (801 220)  (801 220)  LC_6 Logic Functioning bit
 (40 12)  (802 220)  (802 220)  LC_6 Logic Functioning bit
 (26 13)  (788 221)  (788 221)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 221)  (791 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 221)  (792 221)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 221)  (793 221)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 221)  (794 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (796 221)  (796 221)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.input_2_6
 (37 13)  (799 221)  (799 221)  LC_6 Logic Functioning bit
 (39 13)  (801 221)  (801 221)  LC_6 Logic Functioning bit
 (40 13)  (802 221)  (802 221)  LC_6 Logic Functioning bit
 (41 13)  (803 221)  (803 221)  LC_6 Logic Functioning bit
 (42 13)  (804 221)  (804 221)  LC_6 Logic Functioning bit
 (21 14)  (783 222)  (783 222)  routing T_15_13.sp4_v_t_26 <X> T_15_13.lc_trk_g3_7
 (22 14)  (784 222)  (784 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (785 222)  (785 222)  routing T_15_13.sp4_v_t_26 <X> T_15_13.lc_trk_g3_7
 (26 14)  (788 222)  (788 222)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 222)  (795 222)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (38 14)  (800 222)  (800 222)  LC_7 Logic Functioning bit
 (39 14)  (801 222)  (801 222)  LC_7 Logic Functioning bit
 (41 14)  (803 222)  (803 222)  LC_7 Logic Functioning bit
 (43 14)  (805 222)  (805 222)  LC_7 Logic Functioning bit
 (45 14)  (807 222)  (807 222)  LC_7 Logic Functioning bit
 (48 14)  (810 222)  (810 222)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (812 222)  (812 222)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (783 223)  (783 223)  routing T_15_13.sp4_v_t_26 <X> T_15_13.lc_trk_g3_7
 (26 15)  (788 223)  (788 223)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 223)  (790 223)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 223)  (791 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 223)  (793 223)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (38 15)  (800 223)  (800 223)  LC_7 Logic Functioning bit
 (39 15)  (801 223)  (801 223)  LC_7 Logic Functioning bit
 (40 15)  (802 223)  (802 223)  LC_7 Logic Functioning bit
 (42 15)  (804 223)  (804 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (0 0)  (816 208)  (816 208)  Negative Clock bit

 (15 0)  (831 208)  (831 208)  routing T_16_13.top_op_1 <X> T_16_13.lc_trk_g0_1
 (17 0)  (833 208)  (833 208)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (842 208)  (842 208)  routing T_16_13.lc_trk_g0_4 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 208)  (847 208)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 208)  (849 208)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 208)  (851 208)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.input_2_0
 (37 0)  (853 208)  (853 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (39 0)  (855 208)  (855 208)  LC_0 Logic Functioning bit
 (42 0)  (858 208)  (858 208)  LC_0 Logic Functioning bit
 (18 1)  (834 209)  (834 209)  routing T_16_13.top_op_1 <X> T_16_13.lc_trk_g0_1
 (29 1)  (845 209)  (845 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 209)  (848 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (850 209)  (850 209)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.input_2_0
 (35 1)  (851 209)  (851 209)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.input_2_0
 (38 1)  (854 209)  (854 209)  LC_0 Logic Functioning bit
 (39 1)  (855 209)  (855 209)  LC_0 Logic Functioning bit
 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (830 211)  (830 211)  routing T_16_13.top_op_4 <X> T_16_13.lc_trk_g0_4
 (15 3)  (831 211)  (831 211)  routing T_16_13.top_op_4 <X> T_16_13.lc_trk_g0_4
 (17 3)  (833 211)  (833 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (15 4)  (831 212)  (831 212)  routing T_16_13.lft_op_1 <X> T_16_13.lc_trk_g1_1
 (17 4)  (833 212)  (833 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 212)  (834 212)  routing T_16_13.lft_op_1 <X> T_16_13.lc_trk_g1_1
 (21 6)  (837 214)  (837 214)  routing T_16_13.wire_logic_cluster/lc_7/out <X> T_16_13.lc_trk_g1_7
 (22 6)  (838 214)  (838 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (842 214)  (842 214)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 214)  (844 214)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 214)  (846 214)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 214)  (849 214)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (40 6)  (856 214)  (856 214)  LC_3 Logic Functioning bit
 (42 6)  (858 214)  (858 214)  LC_3 Logic Functioning bit
 (9 7)  (825 215)  (825 215)  routing T_16_13.sp4_v_b_4 <X> T_16_13.sp4_v_t_41
 (14 7)  (830 215)  (830 215)  routing T_16_13.top_op_4 <X> T_16_13.lc_trk_g1_4
 (15 7)  (831 215)  (831 215)  routing T_16_13.top_op_4 <X> T_16_13.lc_trk_g1_4
 (17 7)  (833 215)  (833 215)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (843 215)  (843 215)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 215)  (844 215)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 215)  (845 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 215)  (846 215)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 215)  (847 215)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (17 8)  (833 216)  (833 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (841 216)  (841 216)  routing T_16_13.rgt_op_2 <X> T_16_13.lc_trk_g2_2
 (22 9)  (838 217)  (838 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (840 217)  (840 217)  routing T_16_13.rgt_op_2 <X> T_16_13.lc_trk_g2_2
 (17 10)  (833 218)  (833 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 218)  (834 218)  routing T_16_13.wire_logic_cluster/lc_5/out <X> T_16_13.lc_trk_g2_5
 (25 10)  (841 218)  (841 218)  routing T_16_13.rgt_op_6 <X> T_16_13.lc_trk_g2_6
 (28 10)  (844 218)  (844 218)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 218)  (845 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 218)  (846 218)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 218)  (849 218)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 218)  (852 218)  LC_5 Logic Functioning bit
 (38 10)  (854 218)  (854 218)  LC_5 Logic Functioning bit
 (22 11)  (838 219)  (838 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 219)  (840 219)  routing T_16_13.rgt_op_6 <X> T_16_13.lc_trk_g2_6
 (30 11)  (846 219)  (846 219)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 219)  (847 219)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 219)  (852 219)  LC_5 Logic Functioning bit
 (38 11)  (854 219)  (854 219)  LC_5 Logic Functioning bit
 (26 12)  (842 220)  (842 220)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (845 220)  (845 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 220)  (847 220)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 220)  (848 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 220)  (850 220)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (39 12)  (855 220)  (855 220)  LC_6 Logic Functioning bit
 (40 12)  (856 220)  (856 220)  LC_6 Logic Functioning bit
 (50 12)  (866 220)  (866 220)  Cascade bit: LH_LC06_inmux02_5

 (3 13)  (819 221)  (819 221)  routing T_16_13.sp12_h_l_22 <X> T_16_13.sp12_h_r_1
 (26 13)  (842 221)  (842 221)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 221)  (843 221)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 221)  (845 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (38 13)  (854 221)  (854 221)  LC_6 Logic Functioning bit
 (40 13)  (856 221)  (856 221)  LC_6 Logic Functioning bit
 (41 13)  (857 221)  (857 221)  LC_6 Logic Functioning bit
 (42 13)  (858 221)  (858 221)  LC_6 Logic Functioning bit
 (27 14)  (843 222)  (843 222)  routing T_16_13.lc_trk_g1_1 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 222)  (845 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 222)  (847 222)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 222)  (848 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 222)  (850 222)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (38 14)  (854 222)  (854 222)  LC_7 Logic Functioning bit
 (41 14)  (857 222)  (857 222)  LC_7 Logic Functioning bit
 (45 14)  (861 222)  (861 222)  LC_7 Logic Functioning bit
 (50 14)  (866 222)  (866 222)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (830 223)  (830 223)  routing T_16_13.sp12_v_b_20 <X> T_16_13.lc_trk_g3_4
 (16 15)  (832 223)  (832 223)  routing T_16_13.sp12_v_b_20 <X> T_16_13.lc_trk_g3_4
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (28 15)  (844 223)  (844 223)  routing T_16_13.lc_trk_g2_1 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 223)  (845 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 223)  (847 223)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 223)  (853 223)  LC_7 Logic Functioning bit
 (39 15)  (855 223)  (855 223)  LC_7 Logic Functioning bit
 (46 15)  (862 223)  (862 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_13

 (0 0)  (874 208)  (874 208)  Negative Clock bit

 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 3)  (887 211)  (887 211)  routing T_17_13.sp4_v_b_9 <X> T_17_13.sp4_h_l_39
 (31 4)  (905 212)  (905 212)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 212)  (908 212)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 212)  (910 212)  LC_2 Logic Functioning bit
 (37 4)  (911 212)  (911 212)  LC_2 Logic Functioning bit
 (38 4)  (912 212)  (912 212)  LC_2 Logic Functioning bit
 (39 4)  (913 212)  (913 212)  LC_2 Logic Functioning bit
 (45 4)  (919 212)  (919 212)  LC_2 Logic Functioning bit
 (36 5)  (910 213)  (910 213)  LC_2 Logic Functioning bit
 (37 5)  (911 213)  (911 213)  LC_2 Logic Functioning bit
 (38 5)  (912 213)  (912 213)  LC_2 Logic Functioning bit
 (39 5)  (913 213)  (913 213)  LC_2 Logic Functioning bit
 (14 6)  (888 214)  (888 214)  routing T_17_13.sp4_h_l_1 <X> T_17_13.lc_trk_g1_4
 (15 7)  (889 215)  (889 215)  routing T_17_13.sp4_h_l_1 <X> T_17_13.lc_trk_g1_4
 (16 7)  (890 215)  (890 215)  routing T_17_13.sp4_h_l_1 <X> T_17_13.lc_trk_g1_4
 (17 7)  (891 215)  (891 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (10 9)  (884 217)  (884 217)  routing T_17_13.sp4_h_r_2 <X> T_17_13.sp4_v_b_7
 (11 10)  (885 218)  (885 218)  routing T_17_13.sp4_h_r_2 <X> T_17_13.sp4_v_t_45
 (13 10)  (887 218)  (887 218)  routing T_17_13.sp4_h_r_2 <X> T_17_13.sp4_v_t_45
 (14 10)  (888 218)  (888 218)  routing T_17_13.sp12_v_t_3 <X> T_17_13.lc_trk_g2_4
 (12 11)  (886 219)  (886 219)  routing T_17_13.sp4_h_r_2 <X> T_17_13.sp4_v_t_45
 (14 11)  (888 219)  (888 219)  routing T_17_13.sp12_v_t_3 <X> T_17_13.lc_trk_g2_4
 (15 11)  (889 219)  (889 219)  routing T_17_13.sp12_v_t_3 <X> T_17_13.lc_trk_g2_4
 (17 11)  (891 219)  (891 219)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (25 12)  (899 220)  (899 220)  routing T_17_13.wire_logic_cluster/lc_2/out <X> T_17_13.lc_trk_g3_2
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 220)  (907 220)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 220)  (908 220)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 220)  (910 220)  LC_6 Logic Functioning bit
 (37 12)  (911 220)  (911 220)  LC_6 Logic Functioning bit
 (38 12)  (912 220)  (912 220)  LC_6 Logic Functioning bit
 (39 12)  (913 220)  (913 220)  LC_6 Logic Functioning bit
 (45 12)  (919 220)  (919 220)  LC_6 Logic Functioning bit
 (22 13)  (896 221)  (896 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (905 221)  (905 221)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 221)  (910 221)  LC_6 Logic Functioning bit
 (37 13)  (911 221)  (911 221)  LC_6 Logic Functioning bit
 (38 13)  (912 221)  (912 221)  LC_6 Logic Functioning bit
 (39 13)  (913 221)  (913 221)  LC_6 Logic Functioning bit
 (0 14)  (874 222)  (874 222)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (875 223)  (875 223)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r


LogicTile_18_13

 (27 0)  (955 208)  (955 208)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 208)  (956 208)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 208)  (957 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 208)  (959 208)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (963 208)  (963 208)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.input_2_0
 (37 0)  (965 208)  (965 208)  LC_0 Logic Functioning bit
 (38 0)  (966 208)  (966 208)  LC_0 Logic Functioning bit
 (39 0)  (967 208)  (967 208)  LC_0 Logic Functioning bit
 (45 0)  (973 208)  (973 208)  LC_0 Logic Functioning bit
 (26 1)  (954 209)  (954 209)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 209)  (956 209)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 209)  (957 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 209)  (958 209)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 209)  (959 209)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 209)  (960 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (961 209)  (961 209)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.input_2_0
 (35 1)  (963 209)  (963 209)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.input_2_0
 (36 1)  (964 209)  (964 209)  LC_0 Logic Functioning bit
 (37 1)  (965 209)  (965 209)  LC_0 Logic Functioning bit
 (38 1)  (966 209)  (966 209)  LC_0 Logic Functioning bit
 (39 1)  (967 209)  (967 209)  LC_0 Logic Functioning bit
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (943 210)  (943 210)  routing T_18_13.top_op_5 <X> T_18_13.lc_trk_g0_5
 (17 2)  (945 210)  (945 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (950 210)  (950 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (952 210)  (952 210)  routing T_18_13.top_op_7 <X> T_18_13.lc_trk_g0_7
 (27 2)  (955 210)  (955 210)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 210)  (956 210)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 210)  (957 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 210)  (959 210)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 210)  (960 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 210)  (961 210)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (38 2)  (966 210)  (966 210)  LC_1 Logic Functioning bit
 (41 2)  (969 210)  (969 210)  LC_1 Logic Functioning bit
 (43 2)  (971 210)  (971 210)  LC_1 Logic Functioning bit
 (45 2)  (973 210)  (973 210)  LC_1 Logic Functioning bit
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (18 3)  (946 211)  (946 211)  routing T_18_13.top_op_5 <X> T_18_13.lc_trk_g0_5
 (21 3)  (949 211)  (949 211)  routing T_18_13.top_op_7 <X> T_18_13.lc_trk_g0_7
 (26 3)  (954 211)  (954 211)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 211)  (955 211)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 211)  (956 211)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 211)  (957 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 211)  (959 211)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 211)  (960 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (961 211)  (961 211)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.input_2_1
 (34 3)  (962 211)  (962 211)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.input_2_1
 (36 3)  (964 211)  (964 211)  LC_1 Logic Functioning bit
 (37 3)  (965 211)  (965 211)  LC_1 Logic Functioning bit
 (38 3)  (966 211)  (966 211)  LC_1 Logic Functioning bit
 (41 3)  (969 211)  (969 211)  LC_1 Logic Functioning bit
 (43 3)  (971 211)  (971 211)  LC_1 Logic Functioning bit
 (46 3)  (974 211)  (974 211)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (942 212)  (942 212)  routing T_18_13.wire_logic_cluster/lc_0/out <X> T_18_13.lc_trk_g1_0
 (21 4)  (949 212)  (949 212)  routing T_18_13.wire_logic_cluster/lc_3/out <X> T_18_13.lc_trk_g1_3
 (22 4)  (950 212)  (950 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (955 212)  (955 212)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 212)  (957 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 212)  (959 212)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 212)  (961 212)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 212)  (962 212)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 212)  (964 212)  LC_2 Logic Functioning bit
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (956 213)  (956 213)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 213)  (957 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 213)  (960 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (962 213)  (962 213)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.input_2_2
 (35 5)  (963 213)  (963 213)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.input_2_2
 (21 6)  (949 214)  (949 214)  routing T_18_13.wire_logic_cluster/lc_7/out <X> T_18_13.lc_trk_g1_7
 (22 6)  (950 214)  (950 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (954 214)  (954 214)  routing T_18_13.lc_trk_g0_5 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (956 214)  (956 214)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 214)  (957 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 214)  (958 214)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 214)  (961 214)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (38 6)  (966 214)  (966 214)  LC_3 Logic Functioning bit
 (41 6)  (969 214)  (969 214)  LC_3 Logic Functioning bit
 (43 6)  (971 214)  (971 214)  LC_3 Logic Functioning bit
 (45 6)  (973 214)  (973 214)  LC_3 Logic Functioning bit
 (50 6)  (978 214)  (978 214)  Cascade bit: LH_LC03_inmux02_5

 (29 7)  (957 215)  (957 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 215)  (958 215)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 215)  (959 215)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 215)  (965 215)  LC_3 Logic Functioning bit
 (39 7)  (967 215)  (967 215)  LC_3 Logic Functioning bit
 (40 7)  (968 215)  (968 215)  LC_3 Logic Functioning bit
 (42 7)  (970 215)  (970 215)  LC_3 Logic Functioning bit
 (14 9)  (942 217)  (942 217)  routing T_18_13.tnl_op_0 <X> T_18_13.lc_trk_g2_0
 (15 9)  (943 217)  (943 217)  routing T_18_13.tnl_op_0 <X> T_18_13.lc_trk_g2_0
 (17 9)  (945 217)  (945 217)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (950 217)  (950 217)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (952 217)  (952 217)  routing T_18_13.tnl_op_2 <X> T_18_13.lc_trk_g2_2
 (25 9)  (953 217)  (953 217)  routing T_18_13.tnl_op_2 <X> T_18_13.lc_trk_g2_2
 (17 10)  (945 218)  (945 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 218)  (946 218)  routing T_18_13.wire_logic_cluster/lc_5/out <X> T_18_13.lc_trk_g2_5
 (28 10)  (956 218)  (956 218)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 218)  (957 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 218)  (959 218)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 218)  (961 218)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 218)  (963 218)  routing T_18_13.lc_trk_g2_5 <X> T_18_13.input_2_5
 (39 10)  (967 218)  (967 218)  LC_5 Logic Functioning bit
 (40 10)  (968 218)  (968 218)  LC_5 Logic Functioning bit
 (41 10)  (969 218)  (969 218)  LC_5 Logic Functioning bit
 (45 10)  (973 218)  (973 218)  LC_5 Logic Functioning bit
 (22 11)  (950 219)  (950 219)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (952 219)  (952 219)  routing T_18_13.tnl_op_6 <X> T_18_13.lc_trk_g2_6
 (25 11)  (953 219)  (953 219)  routing T_18_13.tnl_op_6 <X> T_18_13.lc_trk_g2_6
 (26 11)  (954 219)  (954 219)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 219)  (955 219)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 219)  (956 219)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 219)  (957 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 219)  (958 219)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 219)  (959 219)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 219)  (960 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (961 219)  (961 219)  routing T_18_13.lc_trk_g2_5 <X> T_18_13.input_2_5
 (38 11)  (966 219)  (966 219)  LC_5 Logic Functioning bit
 (39 11)  (967 219)  (967 219)  LC_5 Logic Functioning bit
 (40 11)  (968 219)  (968 219)  LC_5 Logic Functioning bit
 (41 11)  (969 219)  (969 219)  LC_5 Logic Functioning bit
 (14 12)  (942 220)  (942 220)  routing T_18_13.sp4_v_t_21 <X> T_18_13.lc_trk_g3_0
 (17 12)  (945 220)  (945 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 220)  (946 220)  routing T_18_13.wire_logic_cluster/lc_1/out <X> T_18_13.lc_trk_g3_1
 (25 12)  (953 220)  (953 220)  routing T_18_13.wire_logic_cluster/lc_2/out <X> T_18_13.lc_trk_g3_2
 (14 13)  (942 221)  (942 221)  routing T_18_13.sp4_v_t_21 <X> T_18_13.lc_trk_g3_0
 (16 13)  (944 221)  (944 221)  routing T_18_13.sp4_v_t_21 <X> T_18_13.lc_trk_g3_0
 (17 13)  (945 221)  (945 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (950 221)  (950 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (17 14)  (945 222)  (945 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 222)  (946 222)  routing T_18_13.wire_logic_cluster/lc_5/out <X> T_18_13.lc_trk_g3_5
 (27 14)  (955 222)  (955 222)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 222)  (956 222)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 222)  (957 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 222)  (958 222)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 222)  (959 222)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 222)  (960 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 222)  (962 222)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 222)  (964 222)  LC_7 Logic Functioning bit
 (39 14)  (967 222)  (967 222)  LC_7 Logic Functioning bit
 (41 14)  (969 222)  (969 222)  LC_7 Logic Functioning bit
 (42 14)  (970 222)  (970 222)  LC_7 Logic Functioning bit
 (45 14)  (973 222)  (973 222)  LC_7 Logic Functioning bit
 (14 15)  (942 223)  (942 223)  routing T_18_13.tnl_op_4 <X> T_18_13.lc_trk_g3_4
 (15 15)  (943 223)  (943 223)  routing T_18_13.tnl_op_4 <X> T_18_13.lc_trk_g3_4
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (31 15)  (959 223)  (959 223)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 223)  (964 223)  LC_7 Logic Functioning bit
 (39 15)  (967 223)  (967 223)  LC_7 Logic Functioning bit
 (41 15)  (969 223)  (969 223)  LC_7 Logic Functioning bit
 (42 15)  (970 223)  (970 223)  LC_7 Logic Functioning bit


LogicTile_19_13

 (17 0)  (999 208)  (999 208)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1000 208)  (1000 208)  routing T_19_13.bnr_op_1 <X> T_19_13.lc_trk_g0_1
 (22 0)  (1004 208)  (1004 208)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1006 208)  (1006 208)  routing T_19_13.bot_op_3 <X> T_19_13.lc_trk_g0_3
 (26 0)  (1008 208)  (1008 208)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 208)  (1016 208)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (18 1)  (1000 209)  (1000 209)  routing T_19_13.bnr_op_1 <X> T_19_13.lc_trk_g0_1
 (29 1)  (1011 209)  (1011 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 209)  (1012 209)  routing T_19_13.lc_trk_g0_3 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 209)  (1013 209)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 209)  (1018 209)  LC_0 Logic Functioning bit
 (38 1)  (1020 209)  (1020 209)  LC_0 Logic Functioning bit
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_5 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (996 210)  (996 210)  routing T_19_13.bnr_op_4 <X> T_19_13.lc_trk_g0_4
 (21 2)  (1003 210)  (1003 210)  routing T_19_13.bnr_op_7 <X> T_19_13.lc_trk_g0_7
 (22 2)  (1004 210)  (1004 210)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (29 2)  (1011 210)  (1011 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 210)  (1012 210)  routing T_19_13.lc_trk_g0_6 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 210)  (1013 210)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 210)  (1014 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 210)  (1016 210)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_1/in_3
 (50 2)  (1032 210)  (1032 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_5 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (14 3)  (996 211)  (996 211)  routing T_19_13.bnr_op_4 <X> T_19_13.lc_trk_g0_4
 (17 3)  (999 211)  (999 211)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (1003 211)  (1003 211)  routing T_19_13.bnr_op_7 <X> T_19_13.lc_trk_g0_7
 (22 3)  (1004 211)  (1004 211)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1006 211)  (1006 211)  routing T_19_13.bot_op_6 <X> T_19_13.lc_trk_g0_6
 (27 3)  (1009 211)  (1009 211)  routing T_19_13.lc_trk_g1_0 <X> T_19_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 211)  (1011 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 211)  (1012 211)  routing T_19_13.lc_trk_g0_6 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (42 3)  (1024 211)  (1024 211)  LC_1 Logic Functioning bit
 (14 4)  (996 212)  (996 212)  routing T_19_13.bnr_op_0 <X> T_19_13.lc_trk_g1_0
 (15 4)  (997 212)  (997 212)  routing T_19_13.bot_op_1 <X> T_19_13.lc_trk_g1_1
 (17 4)  (999 212)  (999 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (1011 212)  (1011 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 212)  (1014 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 212)  (1015 212)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 212)  (1016 212)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 212)  (1019 212)  LC_2 Logic Functioning bit
 (39 4)  (1021 212)  (1021 212)  LC_2 Logic Functioning bit
 (42 4)  (1024 212)  (1024 212)  LC_2 Logic Functioning bit
 (45 4)  (1027 212)  (1027 212)  LC_2 Logic Functioning bit
 (50 4)  (1032 212)  (1032 212)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (1034 212)  (1034 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (996 213)  (996 213)  routing T_19_13.bnr_op_0 <X> T_19_13.lc_trk_g1_0
 (17 5)  (999 213)  (999 213)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (1004 213)  (1004 213)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1006 213)  (1006 213)  routing T_19_13.bot_op_2 <X> T_19_13.lc_trk_g1_2
 (31 5)  (1013 213)  (1013 213)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 213)  (1019 213)  LC_2 Logic Functioning bit
 (39 5)  (1021 213)  (1021 213)  LC_2 Logic Functioning bit
 (42 5)  (1024 213)  (1024 213)  LC_2 Logic Functioning bit
 (47 5)  (1029 213)  (1029 213)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (997 214)  (997 214)  routing T_19_13.bot_op_5 <X> T_19_13.lc_trk_g1_5
 (17 6)  (999 214)  (999 214)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (1004 214)  (1004 214)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1006 214)  (1006 214)  routing T_19_13.bot_op_7 <X> T_19_13.lc_trk_g1_7
 (31 6)  (1013 214)  (1013 214)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 214)  (1014 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 214)  (1017 214)  routing T_19_13.lc_trk_g0_7 <X> T_19_13.input_2_3
 (37 6)  (1019 214)  (1019 214)  LC_3 Logic Functioning bit
 (43 6)  (1025 214)  (1025 214)  LC_3 Logic Functioning bit
 (15 7)  (997 215)  (997 215)  routing T_19_13.bot_op_4 <X> T_19_13.lc_trk_g1_4
 (17 7)  (999 215)  (999 215)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (1008 215)  (1008 215)  routing T_19_13.lc_trk_g0_3 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 215)  (1011 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 215)  (1014 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1017 215)  (1017 215)  routing T_19_13.lc_trk_g0_7 <X> T_19_13.input_2_3
 (36 7)  (1018 215)  (1018 215)  LC_3 Logic Functioning bit
 (42 7)  (1024 215)  (1024 215)  LC_3 Logic Functioning bit
 (26 8)  (1008 216)  (1008 216)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 216)  (1009 216)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 216)  (1010 216)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 216)  (1011 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 216)  (1012 216)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 216)  (1013 216)  routing T_19_13.lc_trk_g1_4 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 216)  (1014 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 216)  (1016 216)  routing T_19_13.lc_trk_g1_4 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (50 8)  (1032 216)  (1032 216)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (1008 217)  (1008 217)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 217)  (1009 217)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 217)  (1011 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 217)  (1012 217)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (42 9)  (1024 217)  (1024 217)  LC_4 Logic Functioning bit
 (17 10)  (999 218)  (999 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (1008 218)  (1008 218)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 218)  (1009 218)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 218)  (1010 218)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 218)  (1011 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 218)  (1012 218)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 218)  (1013 218)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 218)  (1014 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (38 10)  (1020 218)  (1020 218)  LC_5 Logic Functioning bit
 (41 10)  (1023 218)  (1023 218)  LC_5 Logic Functioning bit
 (43 10)  (1025 218)  (1025 218)  LC_5 Logic Functioning bit
 (45 10)  (1027 218)  (1027 218)  LC_5 Logic Functioning bit
 (46 10)  (1028 218)  (1028 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (1032 218)  (1032 218)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (1000 219)  (1000 219)  routing T_19_13.sp4_r_v_b_37 <X> T_19_13.lc_trk_g2_5
 (28 11)  (1010 219)  (1010 219)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 219)  (1011 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (38 11)  (1020 219)  (1020 219)  LC_5 Logic Functioning bit
 (41 11)  (1023 219)  (1023 219)  LC_5 Logic Functioning bit
 (42 11)  (1024 219)  (1024 219)  LC_5 Logic Functioning bit
 (25 12)  (1007 220)  (1007 220)  routing T_19_13.wire_logic_cluster/lc_2/out <X> T_19_13.lc_trk_g3_2
 (27 12)  (1009 220)  (1009 220)  routing T_19_13.lc_trk_g1_4 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 220)  (1011 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 220)  (1012 220)  routing T_19_13.lc_trk_g1_4 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 220)  (1014 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (41 12)  (1023 220)  (1023 220)  LC_6 Logic Functioning bit
 (43 12)  (1025 220)  (1025 220)  LC_6 Logic Functioning bit
 (22 13)  (1004 221)  (1004 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (1009 221)  (1009 221)  routing T_19_13.lc_trk_g1_1 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 221)  (1011 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 221)  (1013 221)  routing T_19_13.lc_trk_g0_3 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (17 14)  (999 222)  (999 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1000 222)  (1000 222)  routing T_19_13.wire_logic_cluster/lc_5/out <X> T_19_13.lc_trk_g3_5
 (26 14)  (1008 222)  (1008 222)  routing T_19_13.lc_trk_g0_7 <X> T_19_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (1011 222)  (1011 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 222)  (1012 222)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 222)  (1013 222)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 222)  (1014 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 222)  (1016 222)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 222)  (1018 222)  LC_7 Logic Functioning bit
 (50 14)  (1032 222)  (1032 222)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (1004 223)  (1004 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1008 223)  (1008 223)  routing T_19_13.lc_trk_g0_7 <X> T_19_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 223)  (1011 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 223)  (1013 223)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_7/in_3


LogicTile_22_13

 (13 0)  (1157 208)  (1157 208)  routing T_22_13.sp4_h_l_39 <X> T_22_13.sp4_v_b_2
 (12 1)  (1156 209)  (1156 209)  routing T_22_13.sp4_h_l_39 <X> T_22_13.sp4_v_b_2


LogicTile_28_13

 (3 15)  (1459 223)  (1459 223)  routing T_28_13.sp12_h_l_22 <X> T_28_13.sp12_v_t_22


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0



LogicTile_15_12

 (0 0)  (762 192)  (762 192)  Negative Clock bit

 (17 0)  (779 192)  (779 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 192)  (780 192)  routing T_15_12.wire_logic_cluster/lc_1/out <X> T_15_12.lc_trk_g0_1
 (26 0)  (788 192)  (788 192)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 192)  (789 192)  routing T_15_12.lc_trk_g1_0 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 192)  (795 192)  routing T_15_12.lc_trk_g2_3 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (38 0)  (800 192)  (800 192)  LC_0 Logic Functioning bit
 (41 0)  (803 192)  (803 192)  LC_0 Logic Functioning bit
 (45 0)  (807 192)  (807 192)  LC_0 Logic Functioning bit
 (22 1)  (784 193)  (784 193)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 193)  (786 193)  routing T_15_12.bot_op_2 <X> T_15_12.lc_trk_g0_2
 (26 1)  (788 193)  (788 193)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 193)  (789 193)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 193)  (790 193)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 193)  (793 193)  routing T_15_12.lc_trk_g2_3 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 193)  (794 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (796 193)  (796 193)  routing T_15_12.lc_trk_g1_1 <X> T_15_12.input_2_0
 (36 1)  (798 193)  (798 193)  LC_0 Logic Functioning bit
 (38 1)  (800 193)  (800 193)  LC_0 Logic Functioning bit
 (39 1)  (801 193)  (801 193)  LC_0 Logic Functioning bit
 (41 1)  (803 193)  (803 193)  LC_0 Logic Functioning bit
 (43 1)  (805 193)  (805 193)  LC_0 Logic Functioning bit
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (788 194)  (788 194)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 194)  (793 194)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 194)  (796 194)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 194)  (798 194)  LC_1 Logic Functioning bit
 (37 2)  (799 194)  (799 194)  LC_1 Logic Functioning bit
 (38 2)  (800 194)  (800 194)  LC_1 Logic Functioning bit
 (39 2)  (801 194)  (801 194)  LC_1 Logic Functioning bit
 (42 2)  (804 194)  (804 194)  LC_1 Logic Functioning bit
 (45 2)  (807 194)  (807 194)  LC_1 Logic Functioning bit
 (52 2)  (814 194)  (814 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (788 195)  (788 195)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 195)  (790 195)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 195)  (791 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 195)  (792 195)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 195)  (794 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (798 195)  (798 195)  LC_1 Logic Functioning bit
 (37 3)  (799 195)  (799 195)  LC_1 Logic Functioning bit
 (39 3)  (801 195)  (801 195)  LC_1 Logic Functioning bit
 (42 3)  (804 195)  (804 195)  LC_1 Logic Functioning bit
 (43 3)  (805 195)  (805 195)  LC_1 Logic Functioning bit
 (44 3)  (806 195)  (806 195)  LC_1 Logic Functioning bit
 (12 4)  (774 196)  (774 196)  routing T_15_12.sp4_v_t_40 <X> T_15_12.sp4_h_r_5
 (14 4)  (776 196)  (776 196)  routing T_15_12.wire_logic_cluster/lc_0/out <X> T_15_12.lc_trk_g1_0
 (15 4)  (777 196)  (777 196)  routing T_15_12.top_op_1 <X> T_15_12.lc_trk_g1_1
 (17 4)  (779 196)  (779 196)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (789 196)  (789 196)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 196)  (790 196)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 196)  (795 196)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 196)  (796 196)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 196)  (799 196)  LC_2 Logic Functioning bit
 (39 4)  (801 196)  (801 196)  LC_2 Logic Functioning bit
 (41 4)  (803 196)  (803 196)  LC_2 Logic Functioning bit
 (43 4)  (805 196)  (805 196)  LC_2 Logic Functioning bit
 (45 4)  (807 196)  (807 196)  LC_2 Logic Functioning bit
 (17 5)  (779 197)  (779 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (780 197)  (780 197)  routing T_15_12.top_op_1 <X> T_15_12.lc_trk_g1_1
 (31 5)  (793 197)  (793 197)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 197)  (799 197)  LC_2 Logic Functioning bit
 (39 5)  (801 197)  (801 197)  LC_2 Logic Functioning bit
 (41 5)  (803 197)  (803 197)  LC_2 Logic Functioning bit
 (43 5)  (805 197)  (805 197)  LC_2 Logic Functioning bit
 (15 6)  (777 198)  (777 198)  routing T_15_12.bot_op_5 <X> T_15_12.lc_trk_g1_5
 (17 6)  (779 198)  (779 198)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (15 7)  (777 199)  (777 199)  routing T_15_12.bot_op_4 <X> T_15_12.lc_trk_g1_4
 (17 7)  (779 199)  (779 199)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (784 199)  (784 199)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 199)  (786 199)  routing T_15_12.bot_op_6 <X> T_15_12.lc_trk_g1_6
 (22 8)  (784 200)  (784 200)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (786 200)  (786 200)  routing T_15_12.tnr_op_3 <X> T_15_12.lc_trk_g2_3
 (21 10)  (783 202)  (783 202)  routing T_15_12.sp4_v_t_26 <X> T_15_12.lc_trk_g2_7
 (22 10)  (784 202)  (784 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (785 202)  (785 202)  routing T_15_12.sp4_v_t_26 <X> T_15_12.lc_trk_g2_7
 (25 10)  (787 202)  (787 202)  routing T_15_12.wire_logic_cluster/lc_6/out <X> T_15_12.lc_trk_g2_6
 (21 11)  (783 203)  (783 203)  routing T_15_12.sp4_v_t_26 <X> T_15_12.lc_trk_g2_7
 (22 11)  (784 203)  (784 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (776 204)  (776 204)  routing T_15_12.bnl_op_0 <X> T_15_12.lc_trk_g3_0
 (21 12)  (783 204)  (783 204)  routing T_15_12.rgt_op_3 <X> T_15_12.lc_trk_g3_3
 (22 12)  (784 204)  (784 204)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 204)  (786 204)  routing T_15_12.rgt_op_3 <X> T_15_12.lc_trk_g3_3
 (25 12)  (787 204)  (787 204)  routing T_15_12.wire_logic_cluster/lc_2/out <X> T_15_12.lc_trk_g3_2
 (26 12)  (788 204)  (788 204)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 204)  (789 204)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 204)  (792 204)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 204)  (793 204)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 204)  (796 204)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 204)  (798 204)  LC_6 Logic Functioning bit
 (37 12)  (799 204)  (799 204)  LC_6 Logic Functioning bit
 (38 12)  (800 204)  (800 204)  LC_6 Logic Functioning bit
 (41 12)  (803 204)  (803 204)  LC_6 Logic Functioning bit
 (45 12)  (807 204)  (807 204)  LC_6 Logic Functioning bit
 (14 13)  (776 205)  (776 205)  routing T_15_12.bnl_op_0 <X> T_15_12.lc_trk_g3_0
 (17 13)  (779 205)  (779 205)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (784 205)  (784 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 205)  (788 205)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 205)  (790 205)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 205)  (791 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 205)  (793 205)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 205)  (794 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (795 205)  (795 205)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.input_2_6
 (34 13)  (796 205)  (796 205)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.input_2_6
 (35 13)  (797 205)  (797 205)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.input_2_6
 (37 13)  (799 205)  (799 205)  LC_6 Logic Functioning bit
 (39 13)  (801 205)  (801 205)  LC_6 Logic Functioning bit
 (40 13)  (802 205)  (802 205)  LC_6 Logic Functioning bit
 (42 13)  (804 205)  (804 205)  LC_6 Logic Functioning bit
 (0 14)  (762 206)  (762 206)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (773 206)  (773 206)  routing T_15_12.sp4_h_r_5 <X> T_15_12.sp4_v_t_46
 (13 14)  (775 206)  (775 206)  routing T_15_12.sp4_h_r_5 <X> T_15_12.sp4_v_t_46
 (16 14)  (778 206)  (778 206)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g3_5
 (17 14)  (779 206)  (779 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 206)  (780 206)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g3_5
 (22 14)  (784 206)  (784 206)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (786 206)  (786 206)  routing T_15_12.tnr_op_7 <X> T_15_12.lc_trk_g3_7
 (0 15)  (762 207)  (762 207)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 207)  (763 207)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (12 15)  (774 207)  (774 207)  routing T_15_12.sp4_h_r_5 <X> T_15_12.sp4_v_t_46
 (18 15)  (780 207)  (780 207)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g3_5


LogicTile_16_12

 (25 0)  (841 192)  (841 192)  routing T_16_12.lft_op_2 <X> T_16_12.lc_trk_g0_2
 (22 1)  (838 193)  (838 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 193)  (840 193)  routing T_16_12.lft_op_2 <X> T_16_12.lc_trk_g0_2
 (22 3)  (838 195)  (838 195)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 195)  (840 195)  routing T_16_12.bot_op_6 <X> T_16_12.lc_trk_g0_6
 (19 4)  (835 196)  (835 196)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (29 6)  (845 198)  (845 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 198)  (846 198)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (853 198)  (853 198)  LC_3 Logic Functioning bit
 (39 6)  (855 198)  (855 198)  LC_3 Logic Functioning bit
 (30 7)  (846 199)  (846 199)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 199)  (847 199)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 199)  (853 199)  LC_3 Logic Functioning bit
 (39 7)  (855 199)  (855 199)  LC_3 Logic Functioning bit


LogicTile_19_12

 (25 0)  (1007 192)  (1007 192)  routing T_19_12.wire_logic_cluster/lc_2/out <X> T_19_12.lc_trk_g0_2
 (28 0)  (1010 192)  (1010 192)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 192)  (1011 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 192)  (1012 192)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (35 0)  (1017 192)  (1017 192)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.input_2_0
 (44 0)  (1026 192)  (1026 192)  LC_0 Logic Functioning bit
 (22 1)  (1004 193)  (1004 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (1012 193)  (1012 193)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 193)  (1014 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1015 193)  (1015 193)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.input_2_0
 (1 2)  (983 194)  (983 194)  routing T_19_12.glb_netwk_5 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (1009 194)  (1009 194)  routing T_19_12.lc_trk_g3_1 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 194)  (1010 194)  routing T_19_12.lc_trk_g3_1 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 194)  (1011 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 194)  (1014 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 194)  (1018 194)  LC_1 Logic Functioning bit
 (37 2)  (1019 194)  (1019 194)  LC_1 Logic Functioning bit
 (38 2)  (1020 194)  (1020 194)  LC_1 Logic Functioning bit
 (39 2)  (1021 194)  (1021 194)  LC_1 Logic Functioning bit
 (44 2)  (1026 194)  (1026 194)  LC_1 Logic Functioning bit
 (45 2)  (1027 194)  (1027 194)  LC_1 Logic Functioning bit
 (0 3)  (982 195)  (982 195)  routing T_19_12.glb_netwk_5 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (40 3)  (1022 195)  (1022 195)  LC_1 Logic Functioning bit
 (41 3)  (1023 195)  (1023 195)  LC_1 Logic Functioning bit
 (42 3)  (1024 195)  (1024 195)  LC_1 Logic Functioning bit
 (43 3)  (1025 195)  (1025 195)  LC_1 Logic Functioning bit
 (53 3)  (1035 195)  (1035 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (1003 196)  (1003 196)  routing T_19_12.wire_logic_cluster/lc_3/out <X> T_19_12.lc_trk_g1_3
 (22 4)  (1004 196)  (1004 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1008 196)  (1008 196)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (32 4)  (1014 196)  (1014 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (39 4)  (1021 196)  (1021 196)  LC_2 Logic Functioning bit
 (42 4)  (1024 196)  (1024 196)  LC_2 Logic Functioning bit
 (44 4)  (1026 196)  (1026 196)  LC_2 Logic Functioning bit
 (45 4)  (1027 196)  (1027 196)  LC_2 Logic Functioning bit
 (26 5)  (1008 197)  (1008 197)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 197)  (1009 197)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 197)  (1011 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (1014 197)  (1014 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1017 197)  (1017 197)  routing T_19_12.lc_trk_g0_2 <X> T_19_12.input_2_2
 (38 5)  (1020 197)  (1020 197)  LC_2 Logic Functioning bit
 (43 5)  (1025 197)  (1025 197)  LC_2 Logic Functioning bit
 (22 6)  (1004 198)  (1004 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1006 198)  (1006 198)  routing T_19_12.top_op_7 <X> T_19_12.lc_trk_g1_7
 (27 6)  (1009 198)  (1009 198)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 198)  (1011 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 198)  (1014 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 198)  (1018 198)  LC_3 Logic Functioning bit
 (37 6)  (1019 198)  (1019 198)  LC_3 Logic Functioning bit
 (38 6)  (1020 198)  (1020 198)  LC_3 Logic Functioning bit
 (39 6)  (1021 198)  (1021 198)  LC_3 Logic Functioning bit
 (44 6)  (1026 198)  (1026 198)  LC_3 Logic Functioning bit
 (45 6)  (1027 198)  (1027 198)  LC_3 Logic Functioning bit
 (21 7)  (1003 199)  (1003 199)  routing T_19_12.top_op_7 <X> T_19_12.lc_trk_g1_7
 (30 7)  (1012 199)  (1012 199)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (1022 199)  (1022 199)  LC_3 Logic Functioning bit
 (41 7)  (1023 199)  (1023 199)  LC_3 Logic Functioning bit
 (42 7)  (1024 199)  (1024 199)  LC_3 Logic Functioning bit
 (43 7)  (1025 199)  (1025 199)  LC_3 Logic Functioning bit
 (26 8)  (1008 200)  (1008 200)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 200)  (1009 200)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 200)  (1010 200)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 200)  (1011 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 200)  (1012 200)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 200)  (1014 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 200)  (1019 200)  LC_4 Logic Functioning bit
 (39 8)  (1021 200)  (1021 200)  LC_4 Logic Functioning bit
 (44 8)  (1026 200)  (1026 200)  LC_4 Logic Functioning bit
 (45 8)  (1027 200)  (1027 200)  LC_4 Logic Functioning bit
 (26 9)  (1008 201)  (1008 201)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 201)  (1009 201)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 201)  (1011 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (41 9)  (1023 201)  (1023 201)  LC_4 Logic Functioning bit
 (43 9)  (1025 201)  (1025 201)  LC_4 Logic Functioning bit
 (14 10)  (996 202)  (996 202)  routing T_19_12.rgt_op_4 <X> T_19_12.lc_trk_g2_4
 (21 10)  (1003 202)  (1003 202)  routing T_19_12.rgt_op_7 <X> T_19_12.lc_trk_g2_7
 (22 10)  (1004 202)  (1004 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1006 202)  (1006 202)  routing T_19_12.rgt_op_7 <X> T_19_12.lc_trk_g2_7
 (27 10)  (1009 202)  (1009 202)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 202)  (1010 202)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 202)  (1011 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 202)  (1012 202)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 202)  (1014 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 202)  (1018 202)  LC_5 Logic Functioning bit
 (37 10)  (1019 202)  (1019 202)  LC_5 Logic Functioning bit
 (38 10)  (1020 202)  (1020 202)  LC_5 Logic Functioning bit
 (39 10)  (1021 202)  (1021 202)  LC_5 Logic Functioning bit
 (44 10)  (1026 202)  (1026 202)  LC_5 Logic Functioning bit
 (45 10)  (1027 202)  (1027 202)  LC_5 Logic Functioning bit
 (15 11)  (997 203)  (997 203)  routing T_19_12.rgt_op_4 <X> T_19_12.lc_trk_g2_4
 (17 11)  (999 203)  (999 203)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (40 11)  (1022 203)  (1022 203)  LC_5 Logic Functioning bit
 (41 11)  (1023 203)  (1023 203)  LC_5 Logic Functioning bit
 (42 11)  (1024 203)  (1024 203)  LC_5 Logic Functioning bit
 (43 11)  (1025 203)  (1025 203)  LC_5 Logic Functioning bit
 (17 12)  (999 204)  (999 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 204)  (1000 204)  routing T_19_12.wire_logic_cluster/lc_1/out <X> T_19_12.lc_trk_g3_1
 (27 12)  (1009 204)  (1009 204)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 204)  (1010 204)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 204)  (1011 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 204)  (1012 204)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 204)  (1014 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 204)  (1019 204)  LC_6 Logic Functioning bit
 (39 12)  (1021 204)  (1021 204)  LC_6 Logic Functioning bit
 (41 12)  (1023 204)  (1023 204)  LC_6 Logic Functioning bit
 (43 12)  (1025 204)  (1025 204)  LC_6 Logic Functioning bit
 (45 12)  (1027 204)  (1027 204)  LC_6 Logic Functioning bit
 (30 13)  (1012 205)  (1012 205)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (37 13)  (1019 205)  (1019 205)  LC_6 Logic Functioning bit
 (39 13)  (1021 205)  (1021 205)  LC_6 Logic Functioning bit
 (41 13)  (1023 205)  (1023 205)  LC_6 Logic Functioning bit
 (43 13)  (1025 205)  (1025 205)  LC_6 Logic Functioning bit
 (14 14)  (996 206)  (996 206)  routing T_19_12.wire_logic_cluster/lc_4/out <X> T_19_12.lc_trk_g3_4
 (17 14)  (999 206)  (999 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1000 206)  (1000 206)  routing T_19_12.wire_logic_cluster/lc_5/out <X> T_19_12.lc_trk_g3_5
 (25 14)  (1007 206)  (1007 206)  routing T_19_12.wire_logic_cluster/lc_6/out <X> T_19_12.lc_trk_g3_6
 (26 14)  (1008 206)  (1008 206)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 206)  (1009 206)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 206)  (1010 206)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 206)  (1011 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 206)  (1012 206)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 206)  (1014 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (40 14)  (1022 206)  (1022 206)  LC_7 Logic Functioning bit
 (42 14)  (1024 206)  (1024 206)  LC_7 Logic Functioning bit
 (17 15)  (999 207)  (999 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (1004 207)  (1004 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1008 207)  (1008 207)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 207)  (1009 207)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 207)  (1010 207)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 207)  (1011 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 207)  (1013 207)  routing T_19_12.lc_trk_g0_2 <X> T_19_12.wire_logic_cluster/lc_7/in_3


LogicTile_20_12

 (15 0)  (1051 192)  (1051 192)  routing T_20_12.lft_op_1 <X> T_20_12.lc_trk_g0_1
 (17 0)  (1053 192)  (1053 192)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1054 192)  (1054 192)  routing T_20_12.lft_op_1 <X> T_20_12.lc_trk_g0_1
 (26 0)  (1062 192)  (1062 192)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (1065 192)  (1065 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 192)  (1067 192)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 192)  (1068 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 192)  (1070 192)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (40 0)  (1076 192)  (1076 192)  LC_0 Logic Functioning bit
 (42 0)  (1078 192)  (1078 192)  LC_0 Logic Functioning bit
 (26 1)  (1062 193)  (1062 193)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 193)  (1063 193)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 193)  (1064 193)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 193)  (1065 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (1 2)  (1037 194)  (1037 194)  routing T_20_12.glb_netwk_5 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (1062 194)  (1062 194)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 194)  (1063 194)  routing T_20_12.lc_trk_g1_3 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 194)  (1065 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 194)  (1067 194)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 194)  (1068 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 194)  (1070 194)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 194)  (1073 194)  LC_1 Logic Functioning bit
 (50 2)  (1086 194)  (1086 194)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1036 195)  (1036 195)  routing T_20_12.glb_netwk_5 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (27 3)  (1063 195)  (1063 195)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 195)  (1064 195)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 195)  (1065 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 195)  (1066 195)  routing T_20_12.lc_trk_g1_3 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 195)  (1067 195)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (21 4)  (1057 196)  (1057 196)  routing T_20_12.lft_op_3 <X> T_20_12.lc_trk_g1_3
 (22 4)  (1058 196)  (1058 196)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1060 196)  (1060 196)  routing T_20_12.lft_op_3 <X> T_20_12.lc_trk_g1_3
 (14 6)  (1050 198)  (1050 198)  routing T_20_12.lft_op_4 <X> T_20_12.lc_trk_g1_4
 (21 6)  (1057 198)  (1057 198)  routing T_20_12.lft_op_7 <X> T_20_12.lc_trk_g1_7
 (22 6)  (1058 198)  (1058 198)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1060 198)  (1060 198)  routing T_20_12.lft_op_7 <X> T_20_12.lc_trk_g1_7
 (15 7)  (1051 199)  (1051 199)  routing T_20_12.lft_op_4 <X> T_20_12.lc_trk_g1_4
 (17 7)  (1053 199)  (1053 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 8)  (1062 200)  (1062 200)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (31 8)  (1067 200)  (1067 200)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 200)  (1068 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 200)  (1069 200)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 200)  (1070 200)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 200)  (1072 200)  LC_4 Logic Functioning bit
 (39 8)  (1075 200)  (1075 200)  LC_4 Logic Functioning bit
 (41 8)  (1077 200)  (1077 200)  LC_4 Logic Functioning bit
 (42 8)  (1078 200)  (1078 200)  LC_4 Logic Functioning bit
 (45 8)  (1081 200)  (1081 200)  LC_4 Logic Functioning bit
 (26 9)  (1062 201)  (1062 201)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 201)  (1063 201)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 201)  (1064 201)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 201)  (1065 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (1073 201)  (1073 201)  LC_4 Logic Functioning bit
 (38 9)  (1074 201)  (1074 201)  LC_4 Logic Functioning bit
 (40 9)  (1076 201)  (1076 201)  LC_4 Logic Functioning bit
 (43 9)  (1079 201)  (1079 201)  LC_4 Logic Functioning bit
 (14 14)  (1050 206)  (1050 206)  routing T_20_12.wire_logic_cluster/lc_4/out <X> T_20_12.lc_trk_g3_4
 (21 14)  (1057 206)  (1057 206)  routing T_20_12.wire_logic_cluster/lc_7/out <X> T_20_12.lc_trk_g3_7
 (22 14)  (1058 206)  (1058 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (31 14)  (1067 206)  (1067 206)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 206)  (1068 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 206)  (1069 206)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 206)  (1070 206)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_7/in_3
 (40 14)  (1076 206)  (1076 206)  LC_7 Logic Functioning bit
 (41 14)  (1077 206)  (1077 206)  LC_7 Logic Functioning bit
 (42 14)  (1078 206)  (1078 206)  LC_7 Logic Functioning bit
 (43 14)  (1079 206)  (1079 206)  LC_7 Logic Functioning bit
 (45 14)  (1081 206)  (1081 206)  LC_7 Logic Functioning bit
 (17 15)  (1053 207)  (1053 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (31 15)  (1067 207)  (1067 207)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_7/in_3
 (40 15)  (1076 207)  (1076 207)  LC_7 Logic Functioning bit
 (41 15)  (1077 207)  (1077 207)  LC_7 Logic Functioning bit
 (42 15)  (1078 207)  (1078 207)  LC_7 Logic Functioning bit
 (43 15)  (1079 207)  (1079 207)  LC_7 Logic Functioning bit


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0



RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_14_11

 (27 0)  (735 176)  (735 176)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 176)  (736 176)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 176)  (737 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 176)  (738 176)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 176)  (739 176)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 176)  (740 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 176)  (741 176)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 176)  (742 176)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 176)  (744 176)  LC_0 Logic Functioning bit
 (38 0)  (746 176)  (746 176)  LC_0 Logic Functioning bit
 (46 0)  (754 176)  (754 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (31 1)  (739 177)  (739 177)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 177)  (744 177)  LC_0 Logic Functioning bit
 (38 1)  (746 177)  (746 177)  LC_0 Logic Functioning bit
 (2 4)  (710 180)  (710 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (13 6)  (721 182)  (721 182)  routing T_14_11.sp4_h_r_5 <X> T_14_11.sp4_v_t_40
 (12 7)  (720 183)  (720 183)  routing T_14_11.sp4_h_r_5 <X> T_14_11.sp4_v_t_40
 (13 13)  (721 189)  (721 189)  routing T_14_11.sp4_v_t_43 <X> T_14_11.sp4_h_r_11
 (14 14)  (722 190)  (722 190)  routing T_14_11.rgt_op_4 <X> T_14_11.lc_trk_g3_4
 (25 14)  (733 190)  (733 190)  routing T_14_11.rgt_op_6 <X> T_14_11.lc_trk_g3_6
 (15 15)  (723 191)  (723 191)  routing T_14_11.rgt_op_4 <X> T_14_11.lc_trk_g3_4
 (17 15)  (725 191)  (725 191)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (730 191)  (730 191)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (732 191)  (732 191)  routing T_14_11.rgt_op_6 <X> T_14_11.lc_trk_g3_6


LogicTile_15_11

 (0 0)  (762 176)  (762 176)  Negative Clock bit

 (22 1)  (784 177)  (784 177)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 177)  (786 177)  routing T_15_11.top_op_2 <X> T_15_11.lc_trk_g0_2
 (25 1)  (787 177)  (787 177)  routing T_15_11.top_op_2 <X> T_15_11.lc_trk_g0_2
 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (1 2)  (763 178)  (763 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (766 178)  (766 178)  routing T_15_11.sp4_h_r_0 <X> T_15_11.sp4_v_t_37
 (25 2)  (787 178)  (787 178)  routing T_15_11.sp4_h_l_11 <X> T_15_11.lc_trk_g0_6
 (5 3)  (767 179)  (767 179)  routing T_15_11.sp4_h_r_0 <X> T_15_11.sp4_v_t_37
 (16 3)  (778 179)  (778 179)  routing T_15_11.sp12_h_r_12 <X> T_15_11.lc_trk_g0_4
 (17 3)  (779 179)  (779 179)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (784 179)  (784 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (785 179)  (785 179)  routing T_15_11.sp4_h_l_11 <X> T_15_11.lc_trk_g0_6
 (24 3)  (786 179)  (786 179)  routing T_15_11.sp4_h_l_11 <X> T_15_11.lc_trk_g0_6
 (25 3)  (787 179)  (787 179)  routing T_15_11.sp4_h_l_11 <X> T_15_11.lc_trk_g0_6
 (26 4)  (788 180)  (788 180)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 180)  (789 180)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 180)  (790 180)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 180)  (791 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 180)  (792 180)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 180)  (793 180)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 180)  (794 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 180)  (796 180)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 180)  (802 180)  LC_2 Logic Functioning bit
 (26 5)  (788 181)  (788 181)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 181)  (790 181)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 181)  (791 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 181)  (792 181)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 181)  (794 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (797 181)  (797 181)  routing T_15_11.lc_trk_g0_2 <X> T_15_11.input_2_2
 (14 6)  (776 182)  (776 182)  routing T_15_11.wire_logic_cluster/lc_4/out <X> T_15_11.lc_trk_g1_4
 (17 6)  (779 182)  (779 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 182)  (780 182)  routing T_15_11.wire_logic_cluster/lc_5/out <X> T_15_11.lc_trk_g1_5
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 182)  (792 182)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 182)  (793 182)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 182)  (796 182)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 182)  (798 182)  LC_3 Logic Functioning bit
 (38 6)  (800 182)  (800 182)  LC_3 Logic Functioning bit
 (39 6)  (801 182)  (801 182)  LC_3 Logic Functioning bit
 (43 6)  (805 182)  (805 182)  LC_3 Logic Functioning bit
 (50 6)  (812 182)  (812 182)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (779 183)  (779 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (792 183)  (792 183)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 183)  (798 183)  LC_3 Logic Functioning bit
 (38 7)  (800 183)  (800 183)  LC_3 Logic Functioning bit
 (39 7)  (801 183)  (801 183)  LC_3 Logic Functioning bit
 (43 7)  (805 183)  (805 183)  LC_3 Logic Functioning bit
 (26 8)  (788 184)  (788 184)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (31 8)  (793 184)  (793 184)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 184)  (794 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 184)  (796 184)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (39 8)  (801 184)  (801 184)  LC_4 Logic Functioning bit
 (41 8)  (803 184)  (803 184)  LC_4 Logic Functioning bit
 (45 8)  (807 184)  (807 184)  LC_4 Logic Functioning bit
 (50 8)  (812 184)  (812 184)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (788 185)  (788 185)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 185)  (790 185)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 185)  (791 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (38 9)  (800 185)  (800 185)  LC_4 Logic Functioning bit
 (40 9)  (802 185)  (802 185)  LC_4 Logic Functioning bit
 (25 10)  (787 186)  (787 186)  routing T_15_11.wire_logic_cluster/lc_6/out <X> T_15_11.lc_trk_g2_6
 (26 10)  (788 186)  (788 186)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 186)  (791 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 186)  (793 186)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 186)  (794 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 186)  (795 186)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 186)  (797 186)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.input_2_5
 (37 10)  (799 186)  (799 186)  LC_5 Logic Functioning bit
 (22 11)  (784 187)  (784 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (789 187)  (789 187)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 187)  (791 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 187)  (792 187)  routing T_15_11.lc_trk_g0_2 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 187)  (793 187)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 187)  (794 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (795 187)  (795 187)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.input_2_5
 (34 11)  (796 187)  (796 187)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.input_2_5
 (35 11)  (797 187)  (797 187)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.input_2_5
 (25 12)  (787 188)  (787 188)  routing T_15_11.wire_logic_cluster/lc_2/out <X> T_15_11.lc_trk_g3_2
 (26 12)  (788 188)  (788 188)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (32 12)  (794 188)  (794 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 188)  (795 188)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 188)  (796 188)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 188)  (797 188)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.input_2_6
 (36 12)  (798 188)  (798 188)  LC_6 Logic Functioning bit
 (37 12)  (799 188)  (799 188)  LC_6 Logic Functioning bit
 (38 12)  (800 188)  (800 188)  LC_6 Logic Functioning bit
 (40 12)  (802 188)  (802 188)  LC_6 Logic Functioning bit
 (42 12)  (804 188)  (804 188)  LC_6 Logic Functioning bit
 (45 12)  (807 188)  (807 188)  LC_6 Logic Functioning bit
 (22 13)  (784 189)  (784 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 189)  (788 189)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 189)  (790 189)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 189)  (791 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 189)  (793 189)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 189)  (794 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (797 189)  (797 189)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.input_2_6
 (36 13)  (798 189)  (798 189)  LC_6 Logic Functioning bit
 (37 13)  (799 189)  (799 189)  LC_6 Logic Functioning bit
 (39 13)  (801 189)  (801 189)  LC_6 Logic Functioning bit
 (41 13)  (803 189)  (803 189)  LC_6 Logic Functioning bit
 (43 13)  (805 189)  (805 189)  LC_6 Logic Functioning bit
 (1 14)  (763 190)  (763 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (787 190)  (787 190)  routing T_15_11.rgt_op_6 <X> T_15_11.lc_trk_g3_6
 (1 15)  (763 191)  (763 191)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (22 15)  (784 191)  (784 191)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 191)  (786 191)  routing T_15_11.rgt_op_6 <X> T_15_11.lc_trk_g3_6


LogicTile_16_11

 (0 0)  (816 176)  (816 176)  Negative Clock bit

 (21 0)  (837 176)  (837 176)  routing T_16_11.lft_op_3 <X> T_16_11.lc_trk_g0_3
 (22 0)  (838 176)  (838 176)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 176)  (840 176)  routing T_16_11.lft_op_3 <X> T_16_11.lc_trk_g0_3
 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (1 2)  (817 178)  (817 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 8)  (830 184)  (830 184)  routing T_16_11.sp4_h_r_40 <X> T_16_11.lc_trk_g2_0
 (14 9)  (830 185)  (830 185)  routing T_16_11.sp4_h_r_40 <X> T_16_11.lc_trk_g2_0
 (15 9)  (831 185)  (831 185)  routing T_16_11.sp4_h_r_40 <X> T_16_11.lc_trk_g2_0
 (16 9)  (832 185)  (832 185)  routing T_16_11.sp4_h_r_40 <X> T_16_11.lc_trk_g2_0
 (17 9)  (833 185)  (833 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (14 10)  (830 186)  (830 186)  routing T_16_11.rgt_op_4 <X> T_16_11.lc_trk_g2_4
 (25 10)  (841 186)  (841 186)  routing T_16_11.wire_logic_cluster/lc_6/out <X> T_16_11.lc_trk_g2_6
 (15 11)  (831 187)  (831 187)  routing T_16_11.rgt_op_4 <X> T_16_11.lc_trk_g2_4
 (17 11)  (833 187)  (833 187)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (838 187)  (838 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (842 188)  (842 188)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 188)  (843 188)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 188)  (844 188)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 188)  (845 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 188)  (848 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (41 12)  (857 188)  (857 188)  LC_6 Logic Functioning bit
 (45 12)  (861 188)  (861 188)  LC_6 Logic Functioning bit
 (22 13)  (838 189)  (838 189)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (840 189)  (840 189)  routing T_16_11.tnl_op_2 <X> T_16_11.lc_trk_g3_2
 (25 13)  (841 189)  (841 189)  routing T_16_11.tnl_op_2 <X> T_16_11.lc_trk_g3_2
 (26 13)  (842 189)  (842 189)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 189)  (844 189)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 189)  (845 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 189)  (846 189)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 189)  (847 189)  routing T_16_11.lc_trk_g0_3 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 189)  (848 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (849 189)  (849 189)  routing T_16_11.lc_trk_g2_0 <X> T_16_11.input_2_6
 (40 13)  (856 189)  (856 189)  LC_6 Logic Functioning bit
 (42 13)  (858 189)  (858 189)  LC_6 Logic Functioning bit
 (43 13)  (859 189)  (859 189)  LC_6 Logic Functioning bit
 (0 14)  (816 190)  (816 190)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 190)  (817 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (817 191)  (817 191)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_7/s_r


LogicTile_17_11

 (37 8)  (911 184)  (911 184)  LC_4 Logic Functioning bit
 (39 8)  (913 184)  (913 184)  LC_4 Logic Functioning bit
 (40 8)  (914 184)  (914 184)  LC_4 Logic Functioning bit
 (42 8)  (916 184)  (916 184)  LC_4 Logic Functioning bit
 (46 8)  (920 184)  (920 184)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (922 184)  (922 184)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (925 184)  (925 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (926 184)  (926 184)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (8 9)  (882 185)  (882 185)  routing T_17_11.sp4_h_l_42 <X> T_17_11.sp4_v_b_7
 (9 9)  (883 185)  (883 185)  routing T_17_11.sp4_h_l_42 <X> T_17_11.sp4_v_b_7
 (26 9)  (900 185)  (900 185)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 185)  (901 185)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 185)  (902 185)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 185)  (903 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 185)  (910 185)  LC_4 Logic Functioning bit
 (38 9)  (912 185)  (912 185)  LC_4 Logic Functioning bit
 (41 9)  (915 185)  (915 185)  LC_4 Logic Functioning bit
 (43 9)  (917 185)  (917 185)  LC_4 Logic Functioning bit
 (47 9)  (921 185)  (921 185)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (21 12)  (895 188)  (895 188)  routing T_17_11.sp4_v_t_14 <X> T_17_11.lc_trk_g3_3
 (22 12)  (896 188)  (896 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 188)  (897 188)  routing T_17_11.sp4_v_t_14 <X> T_17_11.lc_trk_g3_3


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_17_10

 (26 0)  (900 160)  (900 160)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (32 0)  (906 160)  (906 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 160)  (907 160)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 160)  (908 160)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 160)  (910 160)  LC_0 Logic Functioning bit
 (38 0)  (912 160)  (912 160)  LC_0 Logic Functioning bit
 (26 1)  (900 161)  (900 161)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 161)  (902 161)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 161)  (903 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 161)  (905 161)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 161)  (911 161)  LC_0 Logic Functioning bit
 (39 1)  (913 161)  (913 161)  LC_0 Logic Functioning bit
 (25 10)  (899 170)  (899 170)  routing T_17_10.sp4_v_b_38 <X> T_17_10.lc_trk_g2_6
 (22 11)  (896 171)  (896 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (897 171)  (897 171)  routing T_17_10.sp4_v_b_38 <X> T_17_10.lc_trk_g2_6
 (25 11)  (899 171)  (899 171)  routing T_17_10.sp4_v_b_38 <X> T_17_10.lc_trk_g2_6
 (22 13)  (896 173)  (896 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 173)  (897 173)  routing T_17_10.sp4_v_b_42 <X> T_17_10.lc_trk_g3_2
 (24 13)  (898 173)  (898 173)  routing T_17_10.sp4_v_b_42 <X> T_17_10.lc_trk_g3_2


LogicTile_18_10

 (17 0)  (945 160)  (945 160)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 160)  (946 160)  routing T_18_10.wire_logic_cluster/lc_1/out <X> T_18_10.lc_trk_g0_1
 (27 0)  (955 160)  (955 160)  routing T_18_10.lc_trk_g1_4 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 160)  (957 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 160)  (958 160)  routing T_18_10.lc_trk_g1_4 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 160)  (960 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 160)  (961 160)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 160)  (962 160)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 160)  (965 160)  LC_0 Logic Functioning bit
 (38 0)  (966 160)  (966 160)  LC_0 Logic Functioning bit
 (39 0)  (967 160)  (967 160)  LC_0 Logic Functioning bit
 (45 0)  (973 160)  (973 160)  LC_0 Logic Functioning bit
 (15 1)  (943 161)  (943 161)  routing T_18_10.bot_op_0 <X> T_18_10.lc_trk_g0_0
 (17 1)  (945 161)  (945 161)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (950 161)  (950 161)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (952 161)  (952 161)  routing T_18_10.bot_op_2 <X> T_18_10.lc_trk_g0_2
 (29 1)  (957 161)  (957 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 161)  (959 161)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 161)  (960 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (961 161)  (961 161)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.input_2_0
 (34 1)  (962 161)  (962 161)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.input_2_0
 (36 1)  (964 161)  (964 161)  LC_0 Logic Functioning bit
 (37 1)  (965 161)  (965 161)  LC_0 Logic Functioning bit
 (38 1)  (966 161)  (966 161)  LC_0 Logic Functioning bit
 (39 1)  (967 161)  (967 161)  LC_0 Logic Functioning bit
 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_3 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (949 162)  (949 162)  routing T_18_10.sp4_h_l_2 <X> T_18_10.lc_trk_g0_7
 (22 2)  (950 162)  (950 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (951 162)  (951 162)  routing T_18_10.sp4_h_l_2 <X> T_18_10.lc_trk_g0_7
 (24 2)  (952 162)  (952 162)  routing T_18_10.sp4_h_l_2 <X> T_18_10.lc_trk_g0_7
 (27 2)  (955 162)  (955 162)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 162)  (957 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 162)  (958 162)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 162)  (959 162)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 162)  (960 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 162)  (961 162)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 162)  (963 162)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.input_2_1
 (36 2)  (964 162)  (964 162)  LC_1 Logic Functioning bit
 (48 2)  (976 162)  (976 162)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (928 163)  (928 163)  routing T_18_10.glb_netwk_3 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (15 3)  (943 163)  (943 163)  routing T_18_10.bot_op_4 <X> T_18_10.lc_trk_g0_4
 (17 3)  (945 163)  (945 163)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (27 3)  (955 163)  (955 163)  routing T_18_10.lc_trk_g1_0 <X> T_18_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 163)  (957 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 163)  (959 163)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 163)  (960 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (962 163)  (962 163)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.input_2_1
 (35 3)  (963 163)  (963 163)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.input_2_1
 (14 4)  (942 164)  (942 164)  routing T_18_10.wire_logic_cluster/lc_0/out <X> T_18_10.lc_trk_g1_0
 (25 4)  (953 164)  (953 164)  routing T_18_10.bnr_op_2 <X> T_18_10.lc_trk_g1_2
 (28 4)  (956 164)  (956 164)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 164)  (957 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 164)  (958 164)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 164)  (959 164)  routing T_18_10.lc_trk_g1_4 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 164)  (960 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 164)  (962 164)  routing T_18_10.lc_trk_g1_4 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 164)  (965 164)  LC_2 Logic Functioning bit
 (39 4)  (967 164)  (967 164)  LC_2 Logic Functioning bit
 (40 4)  (968 164)  (968 164)  LC_2 Logic Functioning bit
 (42 4)  (970 164)  (970 164)  LC_2 Logic Functioning bit
 (45 4)  (973 164)  (973 164)  LC_2 Logic Functioning bit
 (50 4)  (978 164)  (978 164)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (945 165)  (945 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (950 165)  (950 165)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (953 165)  (953 165)  routing T_18_10.bnr_op_2 <X> T_18_10.lc_trk_g1_2
 (29 5)  (957 165)  (957 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (39 5)  (967 165)  (967 165)  LC_2 Logic Functioning bit
 (40 5)  (968 165)  (968 165)  LC_2 Logic Functioning bit
 (42 5)  (970 165)  (970 165)  LC_2 Logic Functioning bit
 (53 5)  (981 165)  (981 165)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (942 166)  (942 166)  routing T_18_10.wire_logic_cluster/lc_4/out <X> T_18_10.lc_trk_g1_4
 (17 6)  (945 166)  (945 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 166)  (946 166)  routing T_18_10.wire_logic_cluster/lc_5/out <X> T_18_10.lc_trk_g1_5
 (29 6)  (957 166)  (957 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 166)  (960 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 166)  (961 166)  routing T_18_10.lc_trk_g2_2 <X> T_18_10.wire_logic_cluster/lc_3/in_3
 (17 7)  (945 167)  (945 167)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (950 167)  (950 167)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (952 167)  (952 167)  routing T_18_10.bot_op_6 <X> T_18_10.lc_trk_g1_6
 (26 7)  (954 167)  (954 167)  routing T_18_10.lc_trk_g1_2 <X> T_18_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 167)  (955 167)  routing T_18_10.lc_trk_g1_2 <X> T_18_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 167)  (957 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 167)  (958 167)  routing T_18_10.lc_trk_g0_2 <X> T_18_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 167)  (959 167)  routing T_18_10.lc_trk_g2_2 <X> T_18_10.wire_logic_cluster/lc_3/in_3
 (41 7)  (969 167)  (969 167)  LC_3 Logic Functioning bit
 (43 7)  (971 167)  (971 167)  LC_3 Logic Functioning bit
 (14 8)  (942 168)  (942 168)  routing T_18_10.rgt_op_0 <X> T_18_10.lc_trk_g2_0
 (15 8)  (943 168)  (943 168)  routing T_18_10.rgt_op_1 <X> T_18_10.lc_trk_g2_1
 (17 8)  (945 168)  (945 168)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 168)  (946 168)  routing T_18_10.rgt_op_1 <X> T_18_10.lc_trk_g2_1
 (21 8)  (949 168)  (949 168)  routing T_18_10.rgt_op_3 <X> T_18_10.lc_trk_g2_3
 (22 8)  (950 168)  (950 168)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 168)  (952 168)  routing T_18_10.rgt_op_3 <X> T_18_10.lc_trk_g2_3
 (25 8)  (953 168)  (953 168)  routing T_18_10.wire_logic_cluster/lc_2/out <X> T_18_10.lc_trk_g2_2
 (26 8)  (954 168)  (954 168)  routing T_18_10.lc_trk_g0_4 <X> T_18_10.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 168)  (956 168)  routing T_18_10.lc_trk_g2_3 <X> T_18_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 168)  (957 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 168)  (960 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 168)  (961 168)  routing T_18_10.lc_trk_g2_1 <X> T_18_10.wire_logic_cluster/lc_4/in_3
 (50 8)  (978 168)  (978 168)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (943 169)  (943 169)  routing T_18_10.rgt_op_0 <X> T_18_10.lc_trk_g2_0
 (17 9)  (945 169)  (945 169)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (950 169)  (950 169)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (957 169)  (957 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 169)  (958 169)  routing T_18_10.lc_trk_g2_3 <X> T_18_10.wire_logic_cluster/lc_4/in_1
 (42 9)  (970 169)  (970 169)  LC_4 Logic Functioning bit
 (17 10)  (945 170)  (945 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (953 170)  (953 170)  routing T_18_10.wire_logic_cluster/lc_6/out <X> T_18_10.lc_trk_g2_6
 (29 10)  (957 170)  (957 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 170)  (960 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 170)  (961 170)  routing T_18_10.lc_trk_g2_0 <X> T_18_10.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 170)  (965 170)  LC_5 Logic Functioning bit
 (38 10)  (966 170)  (966 170)  LC_5 Logic Functioning bit
 (39 10)  (967 170)  (967 170)  LC_5 Logic Functioning bit
 (45 10)  (973 170)  (973 170)  LC_5 Logic Functioning bit
 (50 10)  (978 170)  (978 170)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (946 171)  (946 171)  routing T_18_10.sp4_r_v_b_37 <X> T_18_10.lc_trk_g2_5
 (22 11)  (950 171)  (950 171)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (957 171)  (957 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (964 171)  (964 171)  LC_5 Logic Functioning bit
 (37 11)  (965 171)  (965 171)  LC_5 Logic Functioning bit
 (38 11)  (966 171)  (966 171)  LC_5 Logic Functioning bit
 (39 11)  (967 171)  (967 171)  LC_5 Logic Functioning bit
 (17 12)  (945 172)  (945 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 172)  (946 172)  routing T_18_10.wire_logic_cluster/lc_1/out <X> T_18_10.lc_trk_g3_1
 (25 12)  (953 172)  (953 172)  routing T_18_10.rgt_op_2 <X> T_18_10.lc_trk_g3_2
 (27 12)  (955 172)  (955 172)  routing T_18_10.lc_trk_g1_4 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 172)  (957 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 172)  (958 172)  routing T_18_10.lc_trk_g1_4 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 172)  (959 172)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 172)  (960 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 172)  (961 172)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 172)  (962 172)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_6/in_3
 (37 12)  (965 172)  (965 172)  LC_6 Logic Functioning bit
 (38 12)  (966 172)  (966 172)  LC_6 Logic Functioning bit
 (39 12)  (967 172)  (967 172)  LC_6 Logic Functioning bit
 (45 12)  (973 172)  (973 172)  LC_6 Logic Functioning bit
 (22 13)  (950 173)  (950 173)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (952 173)  (952 173)  routing T_18_10.rgt_op_2 <X> T_18_10.lc_trk_g3_2
 (29 13)  (957 173)  (957 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 173)  (960 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (961 173)  (961 173)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.input_2_6
 (34 13)  (962 173)  (962 173)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.input_2_6
 (36 13)  (964 173)  (964 173)  LC_6 Logic Functioning bit
 (37 13)  (965 173)  (965 173)  LC_6 Logic Functioning bit
 (38 13)  (966 173)  (966 173)  LC_6 Logic Functioning bit
 (39 13)  (967 173)  (967 173)  LC_6 Logic Functioning bit
 (14 14)  (942 174)  (942 174)  routing T_18_10.rgt_op_4 <X> T_18_10.lc_trk_g3_4
 (26 14)  (954 174)  (954 174)  routing T_18_10.lc_trk_g1_4 <X> T_18_10.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 174)  (957 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 174)  (960 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 174)  (961 174)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 174)  (962 174)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 174)  (963 174)  routing T_18_10.lc_trk_g0_7 <X> T_18_10.input_2_7
 (37 14)  (965 174)  (965 174)  LC_7 Logic Functioning bit
 (42 14)  (970 174)  (970 174)  LC_7 Logic Functioning bit
 (43 14)  (971 174)  (971 174)  LC_7 Logic Functioning bit
 (45 14)  (973 174)  (973 174)  LC_7 Logic Functioning bit
 (15 15)  (943 175)  (943 175)  routing T_18_10.rgt_op_4 <X> T_18_10.lc_trk_g3_4
 (17 15)  (945 175)  (945 175)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (27 15)  (955 175)  (955 175)  routing T_18_10.lc_trk_g1_4 <X> T_18_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 175)  (957 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 175)  (960 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (963 175)  (963 175)  routing T_18_10.lc_trk_g0_7 <X> T_18_10.input_2_7
 (36 15)  (964 175)  (964 175)  LC_7 Logic Functioning bit
 (37 15)  (965 175)  (965 175)  LC_7 Logic Functioning bit
 (42 15)  (970 175)  (970 175)  LC_7 Logic Functioning bit
 (43 15)  (971 175)  (971 175)  LC_7 Logic Functioning bit


LogicTile_19_10

 (29 0)  (1011 160)  (1011 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 160)  (1012 160)  routing T_19_10.lc_trk_g0_5 <X> T_19_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 160)  (1014 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 160)  (1018 160)  LC_0 Logic Functioning bit
 (37 0)  (1019 160)  (1019 160)  LC_0 Logic Functioning bit
 (38 0)  (1020 160)  (1020 160)  LC_0 Logic Functioning bit
 (39 0)  (1021 160)  (1021 160)  LC_0 Logic Functioning bit
 (44 0)  (1026 160)  (1026 160)  LC_0 Logic Functioning bit
 (40 1)  (1022 161)  (1022 161)  LC_0 Logic Functioning bit
 (41 1)  (1023 161)  (1023 161)  LC_0 Logic Functioning bit
 (42 1)  (1024 161)  (1024 161)  LC_0 Logic Functioning bit
 (43 1)  (1025 161)  (1025 161)  LC_0 Logic Functioning bit
 (49 1)  (1031 161)  (1031 161)  Carry_In_Mux bit 

 (0 2)  (982 162)  (982 162)  routing T_19_10.glb_netwk_3 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (2 2)  (984 162)  (984 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (997 162)  (997 162)  routing T_19_10.lft_op_5 <X> T_19_10.lc_trk_g0_5
 (17 2)  (999 162)  (999 162)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 162)  (1000 162)  routing T_19_10.lft_op_5 <X> T_19_10.lc_trk_g0_5
 (27 2)  (1009 162)  (1009 162)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 162)  (1010 162)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 162)  (1011 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 162)  (1014 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 162)  (1018 162)  LC_1 Logic Functioning bit
 (37 2)  (1019 162)  (1019 162)  LC_1 Logic Functioning bit
 (38 2)  (1020 162)  (1020 162)  LC_1 Logic Functioning bit
 (39 2)  (1021 162)  (1021 162)  LC_1 Logic Functioning bit
 (44 2)  (1026 162)  (1026 162)  LC_1 Logic Functioning bit
 (45 2)  (1027 162)  (1027 162)  LC_1 Logic Functioning bit
 (0 3)  (982 163)  (982 163)  routing T_19_10.glb_netwk_3 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (40 3)  (1022 163)  (1022 163)  LC_1 Logic Functioning bit
 (41 3)  (1023 163)  (1023 163)  LC_1 Logic Functioning bit
 (42 3)  (1024 163)  (1024 163)  LC_1 Logic Functioning bit
 (43 3)  (1025 163)  (1025 163)  LC_1 Logic Functioning bit
 (14 4)  (996 164)  (996 164)  routing T_19_10.lft_op_0 <X> T_19_10.lc_trk_g1_0
 (21 4)  (1003 164)  (1003 164)  routing T_19_10.wire_logic_cluster/lc_3/out <X> T_19_10.lc_trk_g1_3
 (22 4)  (1004 164)  (1004 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1009 164)  (1009 164)  routing T_19_10.lc_trk_g1_0 <X> T_19_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 164)  (1011 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 164)  (1014 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 164)  (1018 164)  LC_2 Logic Functioning bit
 (37 4)  (1019 164)  (1019 164)  LC_2 Logic Functioning bit
 (38 4)  (1020 164)  (1020 164)  LC_2 Logic Functioning bit
 (39 4)  (1021 164)  (1021 164)  LC_2 Logic Functioning bit
 (44 4)  (1026 164)  (1026 164)  LC_2 Logic Functioning bit
 (15 5)  (997 165)  (997 165)  routing T_19_10.lft_op_0 <X> T_19_10.lc_trk_g1_0
 (17 5)  (999 165)  (999 165)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (40 5)  (1022 165)  (1022 165)  LC_2 Logic Functioning bit
 (41 5)  (1023 165)  (1023 165)  LC_2 Logic Functioning bit
 (42 5)  (1024 165)  (1024 165)  LC_2 Logic Functioning bit
 (43 5)  (1025 165)  (1025 165)  LC_2 Logic Functioning bit
 (21 6)  (1003 166)  (1003 166)  routing T_19_10.lft_op_7 <X> T_19_10.lc_trk_g1_7
 (22 6)  (1004 166)  (1004 166)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1006 166)  (1006 166)  routing T_19_10.lft_op_7 <X> T_19_10.lc_trk_g1_7
 (25 6)  (1007 166)  (1007 166)  routing T_19_10.lft_op_6 <X> T_19_10.lc_trk_g1_6
 (27 6)  (1009 166)  (1009 166)  routing T_19_10.lc_trk_g1_3 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 166)  (1011 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 166)  (1014 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 166)  (1018 166)  LC_3 Logic Functioning bit
 (37 6)  (1019 166)  (1019 166)  LC_3 Logic Functioning bit
 (38 6)  (1020 166)  (1020 166)  LC_3 Logic Functioning bit
 (39 6)  (1021 166)  (1021 166)  LC_3 Logic Functioning bit
 (44 6)  (1026 166)  (1026 166)  LC_3 Logic Functioning bit
 (45 6)  (1027 166)  (1027 166)  LC_3 Logic Functioning bit
 (22 7)  (1004 167)  (1004 167)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1006 167)  (1006 167)  routing T_19_10.lft_op_6 <X> T_19_10.lc_trk_g1_6
 (30 7)  (1012 167)  (1012 167)  routing T_19_10.lc_trk_g1_3 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (40 7)  (1022 167)  (1022 167)  LC_3 Logic Functioning bit
 (41 7)  (1023 167)  (1023 167)  LC_3 Logic Functioning bit
 (42 7)  (1024 167)  (1024 167)  LC_3 Logic Functioning bit
 (43 7)  (1025 167)  (1025 167)  LC_3 Logic Functioning bit
 (17 8)  (999 168)  (999 168)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1000 168)  (1000 168)  routing T_19_10.bnl_op_1 <X> T_19_10.lc_trk_g2_1
 (27 8)  (1009 168)  (1009 168)  routing T_19_10.lc_trk_g1_6 <X> T_19_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 168)  (1011 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 168)  (1012 168)  routing T_19_10.lc_trk_g1_6 <X> T_19_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 168)  (1014 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 168)  (1018 168)  LC_4 Logic Functioning bit
 (37 8)  (1019 168)  (1019 168)  LC_4 Logic Functioning bit
 (38 8)  (1020 168)  (1020 168)  LC_4 Logic Functioning bit
 (39 8)  (1021 168)  (1021 168)  LC_4 Logic Functioning bit
 (44 8)  (1026 168)  (1026 168)  LC_4 Logic Functioning bit
 (18 9)  (1000 169)  (1000 169)  routing T_19_10.bnl_op_1 <X> T_19_10.lc_trk_g2_1
 (30 9)  (1012 169)  (1012 169)  routing T_19_10.lc_trk_g1_6 <X> T_19_10.wire_logic_cluster/lc_4/in_1
 (40 9)  (1022 169)  (1022 169)  LC_4 Logic Functioning bit
 (41 9)  (1023 169)  (1023 169)  LC_4 Logic Functioning bit
 (42 9)  (1024 169)  (1024 169)  LC_4 Logic Functioning bit
 (43 9)  (1025 169)  (1025 169)  LC_4 Logic Functioning bit
 (27 10)  (1009 170)  (1009 170)  routing T_19_10.lc_trk_g1_7 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 170)  (1011 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 170)  (1012 170)  routing T_19_10.lc_trk_g1_7 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 170)  (1014 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 170)  (1018 170)  LC_5 Logic Functioning bit
 (37 10)  (1019 170)  (1019 170)  LC_5 Logic Functioning bit
 (38 10)  (1020 170)  (1020 170)  LC_5 Logic Functioning bit
 (39 10)  (1021 170)  (1021 170)  LC_5 Logic Functioning bit
 (44 10)  (1026 170)  (1026 170)  LC_5 Logic Functioning bit
 (46 10)  (1028 170)  (1028 170)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (30 11)  (1012 171)  (1012 171)  routing T_19_10.lc_trk_g1_7 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (40 11)  (1022 171)  (1022 171)  LC_5 Logic Functioning bit
 (41 11)  (1023 171)  (1023 171)  LC_5 Logic Functioning bit
 (42 11)  (1024 171)  (1024 171)  LC_5 Logic Functioning bit
 (43 11)  (1025 171)  (1025 171)  LC_5 Logic Functioning bit
 (17 12)  (999 172)  (999 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 172)  (1000 172)  routing T_19_10.wire_logic_cluster/lc_1/out <X> T_19_10.lc_trk_g3_1
 (28 12)  (1010 172)  (1010 172)  routing T_19_10.lc_trk_g2_1 <X> T_19_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 172)  (1011 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 172)  (1014 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 172)  (1018 172)  LC_6 Logic Functioning bit
 (37 12)  (1019 172)  (1019 172)  LC_6 Logic Functioning bit
 (38 12)  (1020 172)  (1020 172)  LC_6 Logic Functioning bit
 (39 12)  (1021 172)  (1021 172)  LC_6 Logic Functioning bit
 (44 12)  (1026 172)  (1026 172)  LC_6 Logic Functioning bit
 (40 13)  (1022 173)  (1022 173)  LC_6 Logic Functioning bit
 (41 13)  (1023 173)  (1023 173)  LC_6 Logic Functioning bit
 (42 13)  (1024 173)  (1024 173)  LC_6 Logic Functioning bit
 (43 13)  (1025 173)  (1025 173)  LC_6 Logic Functioning bit
 (21 14)  (1003 174)  (1003 174)  routing T_19_10.wire_logic_cluster/lc_7/out <X> T_19_10.lc_trk_g3_7
 (22 14)  (1004 174)  (1004 174)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1009 174)  (1009 174)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 174)  (1010 174)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 174)  (1011 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 174)  (1012 174)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 174)  (1014 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 174)  (1019 174)  LC_7 Logic Functioning bit
 (39 14)  (1021 174)  (1021 174)  LC_7 Logic Functioning bit
 (41 14)  (1023 174)  (1023 174)  LC_7 Logic Functioning bit
 (43 14)  (1025 174)  (1025 174)  LC_7 Logic Functioning bit
 (45 14)  (1027 174)  (1027 174)  LC_7 Logic Functioning bit
 (30 15)  (1012 175)  (1012 175)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (37 15)  (1019 175)  (1019 175)  LC_7 Logic Functioning bit
 (39 15)  (1021 175)  (1021 175)  LC_7 Logic Functioning bit
 (41 15)  (1023 175)  (1023 175)  LC_7 Logic Functioning bit
 (43 15)  (1025 175)  (1025 175)  LC_7 Logic Functioning bit


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0



IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9

 (3 6)  (183 150)  (183 150)  routing T_4_9.sp12_v_b_0 <X> T_4_9.sp12_v_t_23


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (29 0)  (903 144)  (903 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 144)  (904 144)  routing T_17_9.lc_trk_g0_7 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 144)  (906 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 144)  (908 144)  routing T_17_9.lc_trk_g1_0 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 144)  (910 144)  LC_0 Logic Functioning bit
 (38 0)  (912 144)  (912 144)  LC_0 Logic Functioning bit
 (40 0)  (914 144)  (914 144)  LC_0 Logic Functioning bit
 (41 0)  (915 144)  (915 144)  LC_0 Logic Functioning bit
 (42 0)  (916 144)  (916 144)  LC_0 Logic Functioning bit
 (43 0)  (917 144)  (917 144)  LC_0 Logic Functioning bit
 (47 0)  (921 144)  (921 144)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (30 1)  (904 145)  (904 145)  routing T_17_9.lc_trk_g0_7 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (36 1)  (910 145)  (910 145)  LC_0 Logic Functioning bit
 (38 1)  (912 145)  (912 145)  LC_0 Logic Functioning bit
 (40 1)  (914 145)  (914 145)  LC_0 Logic Functioning bit
 (41 1)  (915 145)  (915 145)  LC_0 Logic Functioning bit
 (42 1)  (916 145)  (916 145)  LC_0 Logic Functioning bit
 (43 1)  (917 145)  (917 145)  LC_0 Logic Functioning bit
 (21 2)  (895 146)  (895 146)  routing T_17_9.sp4_v_b_15 <X> T_17_9.lc_trk_g0_7
 (22 2)  (896 146)  (896 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (897 146)  (897 146)  routing T_17_9.sp4_v_b_15 <X> T_17_9.lc_trk_g0_7
 (21 3)  (895 147)  (895 147)  routing T_17_9.sp4_v_b_15 <X> T_17_9.lc_trk_g0_7
 (14 5)  (888 149)  (888 149)  routing T_17_9.top_op_0 <X> T_17_9.lc_trk_g1_0
 (15 5)  (889 149)  (889 149)  routing T_17_9.top_op_0 <X> T_17_9.lc_trk_g1_0
 (17 5)  (891 149)  (891 149)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (4 6)  (878 150)  (878 150)  routing T_17_9.sp4_h_r_3 <X> T_17_9.sp4_v_t_38
 (5 7)  (879 151)  (879 151)  routing T_17_9.sp4_h_r_3 <X> T_17_9.sp4_v_t_38
 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (31 10)  (905 154)  (905 154)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 154)  (906 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 154)  (907 154)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 154)  (908 154)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 154)  (910 154)  LC_5 Logic Functioning bit
 (37 10)  (911 154)  (911 154)  LC_5 Logic Functioning bit
 (38 10)  (912 154)  (912 154)  LC_5 Logic Functioning bit
 (39 10)  (913 154)  (913 154)  LC_5 Logic Functioning bit
 (40 10)  (914 154)  (914 154)  LC_5 Logic Functioning bit
 (42 10)  (916 154)  (916 154)  LC_5 Logic Functioning bit
 (47 10)  (921 154)  (921 154)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (901 155)  (901 155)  routing T_17_9.lc_trk_g1_0 <X> T_17_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 155)  (903 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 155)  (905 155)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 155)  (910 155)  LC_5 Logic Functioning bit
 (37 11)  (911 155)  (911 155)  LC_5 Logic Functioning bit
 (38 11)  (912 155)  (912 155)  LC_5 Logic Functioning bit
 (39 11)  (913 155)  (913 155)  LC_5 Logic Functioning bit
 (41 11)  (915 155)  (915 155)  LC_5 Logic Functioning bit
 (43 11)  (917 155)  (917 155)  LC_5 Logic Functioning bit
 (4 14)  (878 158)  (878 158)  routing T_17_9.sp4_h_r_3 <X> T_17_9.sp4_v_t_44
 (6 14)  (880 158)  (880 158)  routing T_17_9.sp4_h_r_3 <X> T_17_9.sp4_v_t_44
 (21 14)  (895 158)  (895 158)  routing T_17_9.sp4_v_t_18 <X> T_17_9.lc_trk_g3_7
 (22 14)  (896 158)  (896 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 158)  (897 158)  routing T_17_9.sp4_v_t_18 <X> T_17_9.lc_trk_g3_7
 (5 15)  (879 159)  (879 159)  routing T_17_9.sp4_h_r_3 <X> T_17_9.sp4_v_t_44
 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (17 0)  (945 144)  (945 144)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 144)  (946 144)  routing T_18_9.wire_logic_cluster/lc_1/out <X> T_18_9.lc_trk_g0_1
 (26 0)  (954 144)  (954 144)  routing T_18_9.lc_trk_g1_7 <X> T_18_9.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 144)  (957 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 144)  (959 144)  routing T_18_9.lc_trk_g3_6 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 144)  (960 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 144)  (961 144)  routing T_18_9.lc_trk_g3_6 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 144)  (962 144)  routing T_18_9.lc_trk_g3_6 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (41 0)  (969 144)  (969 144)  LC_0 Logic Functioning bit
 (22 1)  (950 145)  (950 145)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (952 145)  (952 145)  routing T_18_9.top_op_2 <X> T_18_9.lc_trk_g0_2
 (25 1)  (953 145)  (953 145)  routing T_18_9.top_op_2 <X> T_18_9.lc_trk_g0_2
 (26 1)  (954 145)  (954 145)  routing T_18_9.lc_trk_g1_7 <X> T_18_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 145)  (955 145)  routing T_18_9.lc_trk_g1_7 <X> T_18_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 145)  (957 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 145)  (959 145)  routing T_18_9.lc_trk_g3_6 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 145)  (960 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (961 145)  (961 145)  routing T_18_9.lc_trk_g3_3 <X> T_18_9.input_2_0
 (34 1)  (962 145)  (962 145)  routing T_18_9.lc_trk_g3_3 <X> T_18_9.input_2_0
 (35 1)  (963 145)  (963 145)  routing T_18_9.lc_trk_g3_3 <X> T_18_9.input_2_0
 (0 2)  (928 146)  (928 146)  routing T_18_9.glb_netwk_3 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (2 2)  (930 146)  (930 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (949 146)  (949 146)  routing T_18_9.sp4_v_b_15 <X> T_18_9.lc_trk_g0_7
 (22 2)  (950 146)  (950 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (951 146)  (951 146)  routing T_18_9.sp4_v_b_15 <X> T_18_9.lc_trk_g0_7
 (26 2)  (954 146)  (954 146)  routing T_18_9.lc_trk_g0_7 <X> T_18_9.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 146)  (957 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 146)  (958 146)  routing T_18_9.lc_trk_g0_4 <X> T_18_9.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 146)  (959 146)  routing T_18_9.lc_trk_g2_6 <X> T_18_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 146)  (960 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 146)  (961 146)  routing T_18_9.lc_trk_g2_6 <X> T_18_9.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 146)  (965 146)  LC_1 Logic Functioning bit
 (38 2)  (966 146)  (966 146)  LC_1 Logic Functioning bit
 (39 2)  (967 146)  (967 146)  LC_1 Logic Functioning bit
 (45 2)  (973 146)  (973 146)  LC_1 Logic Functioning bit
 (50 2)  (978 146)  (978 146)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (928 147)  (928 147)  routing T_18_9.glb_netwk_3 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (14 3)  (942 147)  (942 147)  routing T_18_9.top_op_4 <X> T_18_9.lc_trk_g0_4
 (15 3)  (943 147)  (943 147)  routing T_18_9.top_op_4 <X> T_18_9.lc_trk_g0_4
 (17 3)  (945 147)  (945 147)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (949 147)  (949 147)  routing T_18_9.sp4_v_b_15 <X> T_18_9.lc_trk_g0_7
 (26 3)  (954 147)  (954 147)  routing T_18_9.lc_trk_g0_7 <X> T_18_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 147)  (957 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 147)  (959 147)  routing T_18_9.lc_trk_g2_6 <X> T_18_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 147)  (964 147)  LC_1 Logic Functioning bit
 (37 3)  (965 147)  (965 147)  LC_1 Logic Functioning bit
 (38 3)  (966 147)  (966 147)  LC_1 Logic Functioning bit
 (39 3)  (967 147)  (967 147)  LC_1 Logic Functioning bit
 (14 4)  (942 148)  (942 148)  routing T_18_9.wire_logic_cluster/lc_0/out <X> T_18_9.lc_trk_g1_0
 (21 4)  (949 148)  (949 148)  routing T_18_9.wire_logic_cluster/lc_3/out <X> T_18_9.lc_trk_g1_3
 (22 4)  (950 148)  (950 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (954 148)  (954 148)  routing T_18_9.lc_trk_g0_4 <X> T_18_9.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 148)  (955 148)  routing T_18_9.lc_trk_g1_0 <X> T_18_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 148)  (957 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 148)  (959 148)  routing T_18_9.lc_trk_g0_7 <X> T_18_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 148)  (960 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (963 148)  (963 148)  routing T_18_9.lc_trk_g2_4 <X> T_18_9.input_2_2
 (37 4)  (965 148)  (965 148)  LC_2 Logic Functioning bit
 (42 4)  (970 148)  (970 148)  LC_2 Logic Functioning bit
 (43 4)  (971 148)  (971 148)  LC_2 Logic Functioning bit
 (45 4)  (973 148)  (973 148)  LC_2 Logic Functioning bit
 (17 5)  (945 149)  (945 149)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (957 149)  (957 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 149)  (959 149)  routing T_18_9.lc_trk_g0_7 <X> T_18_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 149)  (960 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (961 149)  (961 149)  routing T_18_9.lc_trk_g2_4 <X> T_18_9.input_2_2
 (36 5)  (964 149)  (964 149)  LC_2 Logic Functioning bit
 (37 5)  (965 149)  (965 149)  LC_2 Logic Functioning bit
 (42 5)  (970 149)  (970 149)  LC_2 Logic Functioning bit
 (43 5)  (971 149)  (971 149)  LC_2 Logic Functioning bit
 (22 6)  (950 150)  (950 150)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (952 150)  (952 150)  routing T_18_9.top_op_7 <X> T_18_9.lc_trk_g1_7
 (27 6)  (955 150)  (955 150)  routing T_18_9.lc_trk_g1_3 <X> T_18_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 150)  (957 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 150)  (960 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (964 150)  (964 150)  LC_3 Logic Functioning bit
 (39 6)  (967 150)  (967 150)  LC_3 Logic Functioning bit
 (41 6)  (969 150)  (969 150)  LC_3 Logic Functioning bit
 (42 6)  (970 150)  (970 150)  LC_3 Logic Functioning bit
 (45 6)  (973 150)  (973 150)  LC_3 Logic Functioning bit
 (21 7)  (949 151)  (949 151)  routing T_18_9.top_op_7 <X> T_18_9.lc_trk_g1_7
 (30 7)  (958 151)  (958 151)  routing T_18_9.lc_trk_g1_3 <X> T_18_9.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 151)  (959 151)  routing T_18_9.lc_trk_g0_2 <X> T_18_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 151)  (964 151)  LC_3 Logic Functioning bit
 (39 7)  (967 151)  (967 151)  LC_3 Logic Functioning bit
 (41 7)  (969 151)  (969 151)  LC_3 Logic Functioning bit
 (42 7)  (970 151)  (970 151)  LC_3 Logic Functioning bit
 (15 8)  (943 152)  (943 152)  routing T_18_9.rgt_op_1 <X> T_18_9.lc_trk_g2_1
 (17 8)  (945 152)  (945 152)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 152)  (946 152)  routing T_18_9.rgt_op_1 <X> T_18_9.lc_trk_g2_1
 (26 8)  (954 152)  (954 152)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 152)  (956 152)  routing T_18_9.lc_trk_g2_1 <X> T_18_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 152)  (957 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 152)  (959 152)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 152)  (960 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 152)  (961 152)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_4/in_3
 (40 8)  (968 152)  (968 152)  LC_4 Logic Functioning bit
 (22 9)  (950 153)  (950 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (954 153)  (954 153)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 153)  (955 153)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 153)  (956 153)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 153)  (957 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 153)  (959 153)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 153)  (960 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (962 153)  (962 153)  routing T_18_9.lc_trk_g1_3 <X> T_18_9.input_2_4
 (35 9)  (963 153)  (963 153)  routing T_18_9.lc_trk_g1_3 <X> T_18_9.input_2_4
 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (942 154)  (942 154)  routing T_18_9.rgt_op_4 <X> T_18_9.lc_trk_g2_4
 (22 10)  (950 154)  (950 154)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (952 154)  (952 154)  routing T_18_9.tnr_op_7 <X> T_18_9.lc_trk_g2_7
 (27 10)  (955 154)  (955 154)  routing T_18_9.lc_trk_g3_5 <X> T_18_9.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 154)  (956 154)  routing T_18_9.lc_trk_g3_5 <X> T_18_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 154)  (957 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 154)  (958 154)  routing T_18_9.lc_trk_g3_5 <X> T_18_9.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 154)  (959 154)  routing T_18_9.lc_trk_g0_4 <X> T_18_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 154)  (960 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (963 154)  (963 154)  routing T_18_9.lc_trk_g0_7 <X> T_18_9.input_2_5
 (38 10)  (966 154)  (966 154)  LC_5 Logic Functioning bit
 (41 10)  (969 154)  (969 154)  LC_5 Logic Functioning bit
 (43 10)  (971 154)  (971 154)  LC_5 Logic Functioning bit
 (45 10)  (973 154)  (973 154)  LC_5 Logic Functioning bit
 (52 10)  (980 154)  (980 154)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (943 155)  (943 155)  routing T_18_9.rgt_op_4 <X> T_18_9.lc_trk_g2_4
 (17 11)  (945 155)  (945 155)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (950 155)  (950 155)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (952 155)  (952 155)  routing T_18_9.tnr_op_6 <X> T_18_9.lc_trk_g2_6
 (27 11)  (955 155)  (955 155)  routing T_18_9.lc_trk_g1_0 <X> T_18_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 155)  (957 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 155)  (960 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (963 155)  (963 155)  routing T_18_9.lc_trk_g0_7 <X> T_18_9.input_2_5
 (36 11)  (964 155)  (964 155)  LC_5 Logic Functioning bit
 (37 11)  (965 155)  (965 155)  LC_5 Logic Functioning bit
 (38 11)  (966 155)  (966 155)  LC_5 Logic Functioning bit
 (41 11)  (969 155)  (969 155)  LC_5 Logic Functioning bit
 (43 11)  (971 155)  (971 155)  LC_5 Logic Functioning bit
 (21 12)  (949 156)  (949 156)  routing T_18_9.rgt_op_3 <X> T_18_9.lc_trk_g3_3
 (22 12)  (950 156)  (950 156)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (952 156)  (952 156)  routing T_18_9.rgt_op_3 <X> T_18_9.lc_trk_g3_3
 (26 12)  (954 156)  (954 156)  routing T_18_9.lc_trk_g0_4 <X> T_18_9.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 156)  (955 156)  routing T_18_9.lc_trk_g1_0 <X> T_18_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 156)  (957 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 156)  (959 156)  routing T_18_9.lc_trk_g0_7 <X> T_18_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 156)  (960 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (965 156)  (965 156)  LC_6 Logic Functioning bit
 (42 12)  (970 156)  (970 156)  LC_6 Logic Functioning bit
 (43 12)  (971 156)  (971 156)  LC_6 Logic Functioning bit
 (45 12)  (973 156)  (973 156)  LC_6 Logic Functioning bit
 (29 13)  (957 157)  (957 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 157)  (959 157)  routing T_18_9.lc_trk_g0_7 <X> T_18_9.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 157)  (960 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (961 157)  (961 157)  routing T_18_9.lc_trk_g2_2 <X> T_18_9.input_2_6
 (35 13)  (963 157)  (963 157)  routing T_18_9.lc_trk_g2_2 <X> T_18_9.input_2_6
 (36 13)  (964 157)  (964 157)  LC_6 Logic Functioning bit
 (37 13)  (965 157)  (965 157)  LC_6 Logic Functioning bit
 (42 13)  (970 157)  (970 157)  LC_6 Logic Functioning bit
 (43 13)  (971 157)  (971 157)  LC_6 Logic Functioning bit
 (17 14)  (945 158)  (945 158)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 158)  (946 158)  routing T_18_9.wire_logic_cluster/lc_5/out <X> T_18_9.lc_trk_g3_5
 (21 14)  (949 158)  (949 158)  routing T_18_9.rgt_op_7 <X> T_18_9.lc_trk_g3_7
 (22 14)  (950 158)  (950 158)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (952 158)  (952 158)  routing T_18_9.rgt_op_7 <X> T_18_9.lc_trk_g3_7
 (25 14)  (953 158)  (953 158)  routing T_18_9.rgt_op_6 <X> T_18_9.lc_trk_g3_6
 (19 15)  (947 159)  (947 159)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (950 159)  (950 159)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (952 159)  (952 159)  routing T_18_9.rgt_op_6 <X> T_18_9.lc_trk_g3_6


LogicTile_19_9

 (21 0)  (1003 144)  (1003 144)  routing T_19_9.lft_op_3 <X> T_19_9.lc_trk_g0_3
 (22 0)  (1004 144)  (1004 144)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1006 144)  (1006 144)  routing T_19_9.lft_op_3 <X> T_19_9.lc_trk_g0_3
 (25 0)  (1007 144)  (1007 144)  routing T_19_9.lft_op_2 <X> T_19_9.lc_trk_g0_2
 (29 0)  (1011 144)  (1011 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (44 0)  (1026 144)  (1026 144)  LC_0 Logic Functioning bit
 (22 1)  (1004 145)  (1004 145)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1006 145)  (1006 145)  routing T_19_9.lft_op_2 <X> T_19_9.lc_trk_g0_2
 (30 1)  (1012 145)  (1012 145)  routing T_19_9.lc_trk_g0_3 <X> T_19_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 145)  (1014 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1015 145)  (1015 145)  routing T_19_9.lc_trk_g2_2 <X> T_19_9.input_2_0
 (35 1)  (1017 145)  (1017 145)  routing T_19_9.lc_trk_g2_2 <X> T_19_9.input_2_0
 (0 2)  (982 146)  (982 146)  routing T_19_9.glb_netwk_3 <X> T_19_9.wire_logic_cluster/lc_7/clk
 (2 2)  (984 146)  (984 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 146)  (1007 146)  routing T_19_9.lft_op_6 <X> T_19_9.lc_trk_g0_6
 (27 2)  (1009 146)  (1009 146)  routing T_19_9.lc_trk_g3_1 <X> T_19_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 146)  (1010 146)  routing T_19_9.lc_trk_g3_1 <X> T_19_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 146)  (1011 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 146)  (1014 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 146)  (1018 146)  LC_1 Logic Functioning bit
 (37 2)  (1019 146)  (1019 146)  LC_1 Logic Functioning bit
 (38 2)  (1020 146)  (1020 146)  LC_1 Logic Functioning bit
 (39 2)  (1021 146)  (1021 146)  LC_1 Logic Functioning bit
 (44 2)  (1026 146)  (1026 146)  LC_1 Logic Functioning bit
 (45 2)  (1027 146)  (1027 146)  LC_1 Logic Functioning bit
 (0 3)  (982 147)  (982 147)  routing T_19_9.glb_netwk_3 <X> T_19_9.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 147)  (1004 147)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1006 147)  (1006 147)  routing T_19_9.lft_op_6 <X> T_19_9.lc_trk_g0_6
 (40 3)  (1022 147)  (1022 147)  LC_1 Logic Functioning bit
 (41 3)  (1023 147)  (1023 147)  LC_1 Logic Functioning bit
 (42 3)  (1024 147)  (1024 147)  LC_1 Logic Functioning bit
 (43 3)  (1025 147)  (1025 147)  LC_1 Logic Functioning bit
 (21 4)  (1003 148)  (1003 148)  routing T_19_9.wire_logic_cluster/lc_3/out <X> T_19_9.lc_trk_g1_3
 (22 4)  (1004 148)  (1004 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 148)  (1007 148)  routing T_19_9.wire_logic_cluster/lc_2/out <X> T_19_9.lc_trk_g1_2
 (27 4)  (1009 148)  (1009 148)  routing T_19_9.lc_trk_g1_2 <X> T_19_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 148)  (1011 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 148)  (1014 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 148)  (1018 148)  LC_2 Logic Functioning bit
 (37 4)  (1019 148)  (1019 148)  LC_2 Logic Functioning bit
 (38 4)  (1020 148)  (1020 148)  LC_2 Logic Functioning bit
 (39 4)  (1021 148)  (1021 148)  LC_2 Logic Functioning bit
 (44 4)  (1026 148)  (1026 148)  LC_2 Logic Functioning bit
 (45 4)  (1027 148)  (1027 148)  LC_2 Logic Functioning bit
 (22 5)  (1004 149)  (1004 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1012 149)  (1012 149)  routing T_19_9.lc_trk_g1_2 <X> T_19_9.wire_logic_cluster/lc_2/in_1
 (40 5)  (1022 149)  (1022 149)  LC_2 Logic Functioning bit
 (41 5)  (1023 149)  (1023 149)  LC_2 Logic Functioning bit
 (42 5)  (1024 149)  (1024 149)  LC_2 Logic Functioning bit
 (43 5)  (1025 149)  (1025 149)  LC_2 Logic Functioning bit
 (25 6)  (1007 150)  (1007 150)  routing T_19_9.wire_logic_cluster/lc_6/out <X> T_19_9.lc_trk_g1_6
 (27 6)  (1009 150)  (1009 150)  routing T_19_9.lc_trk_g1_3 <X> T_19_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 150)  (1011 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 150)  (1014 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 150)  (1018 150)  LC_3 Logic Functioning bit
 (37 6)  (1019 150)  (1019 150)  LC_3 Logic Functioning bit
 (38 6)  (1020 150)  (1020 150)  LC_3 Logic Functioning bit
 (39 6)  (1021 150)  (1021 150)  LC_3 Logic Functioning bit
 (44 6)  (1026 150)  (1026 150)  LC_3 Logic Functioning bit
 (45 6)  (1027 150)  (1027 150)  LC_3 Logic Functioning bit
 (22 7)  (1004 151)  (1004 151)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1012 151)  (1012 151)  routing T_19_9.lc_trk_g1_3 <X> T_19_9.wire_logic_cluster/lc_3/in_1
 (40 7)  (1022 151)  (1022 151)  LC_3 Logic Functioning bit
 (41 7)  (1023 151)  (1023 151)  LC_3 Logic Functioning bit
 (42 7)  (1024 151)  (1024 151)  LC_3 Logic Functioning bit
 (43 7)  (1025 151)  (1025 151)  LC_3 Logic Functioning bit
 (32 8)  (1014 152)  (1014 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 152)  (1018 152)  LC_4 Logic Functioning bit
 (39 8)  (1021 152)  (1021 152)  LC_4 Logic Functioning bit
 (41 8)  (1023 152)  (1023 152)  LC_4 Logic Functioning bit
 (42 8)  (1024 152)  (1024 152)  LC_4 Logic Functioning bit
 (44 8)  (1026 152)  (1026 152)  LC_4 Logic Functioning bit
 (22 9)  (1004 153)  (1004 153)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1006 153)  (1006 153)  routing T_19_9.tnl_op_2 <X> T_19_9.lc_trk_g2_2
 (25 9)  (1007 153)  (1007 153)  routing T_19_9.tnl_op_2 <X> T_19_9.lc_trk_g2_2
 (32 9)  (1014 153)  (1014 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1017 153)  (1017 153)  routing T_19_9.lc_trk_g0_2 <X> T_19_9.input_2_4
 (37 9)  (1019 153)  (1019 153)  LC_4 Logic Functioning bit
 (38 9)  (1020 153)  (1020 153)  LC_4 Logic Functioning bit
 (40 9)  (1022 153)  (1022 153)  LC_4 Logic Functioning bit
 (43 9)  (1025 153)  (1025 153)  LC_4 Logic Functioning bit
 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (29 10)  (1011 154)  (1011 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 154)  (1012 154)  routing T_19_9.lc_trk_g0_6 <X> T_19_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 154)  (1014 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 154)  (1018 154)  LC_5 Logic Functioning bit
 (37 10)  (1019 154)  (1019 154)  LC_5 Logic Functioning bit
 (38 10)  (1020 154)  (1020 154)  LC_5 Logic Functioning bit
 (39 10)  (1021 154)  (1021 154)  LC_5 Logic Functioning bit
 (44 10)  (1026 154)  (1026 154)  LC_5 Logic Functioning bit
 (30 11)  (1012 155)  (1012 155)  routing T_19_9.lc_trk_g0_6 <X> T_19_9.wire_logic_cluster/lc_5/in_1
 (40 11)  (1022 155)  (1022 155)  LC_5 Logic Functioning bit
 (41 11)  (1023 155)  (1023 155)  LC_5 Logic Functioning bit
 (42 11)  (1024 155)  (1024 155)  LC_5 Logic Functioning bit
 (43 11)  (1025 155)  (1025 155)  LC_5 Logic Functioning bit
 (48 11)  (1030 155)  (1030 155)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (7 12)  (989 156)  (989 156)  Column buffer control bit: LH_colbuf_cntl_5

 (17 12)  (999 156)  (999 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 156)  (1000 156)  routing T_19_9.wire_logic_cluster/lc_1/out <X> T_19_9.lc_trk_g3_1
 (27 12)  (1009 156)  (1009 156)  routing T_19_9.lc_trk_g1_6 <X> T_19_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 156)  (1011 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 156)  (1012 156)  routing T_19_9.lc_trk_g1_6 <X> T_19_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 156)  (1014 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 156)  (1018 156)  LC_6 Logic Functioning bit
 (37 12)  (1019 156)  (1019 156)  LC_6 Logic Functioning bit
 (38 12)  (1020 156)  (1020 156)  LC_6 Logic Functioning bit
 (39 12)  (1021 156)  (1021 156)  LC_6 Logic Functioning bit
 (44 12)  (1026 156)  (1026 156)  LC_6 Logic Functioning bit
 (45 12)  (1027 156)  (1027 156)  LC_6 Logic Functioning bit
 (30 13)  (1012 157)  (1012 157)  routing T_19_9.lc_trk_g1_6 <X> T_19_9.wire_logic_cluster/lc_6/in_1
 (40 13)  (1022 157)  (1022 157)  LC_6 Logic Functioning bit
 (41 13)  (1023 157)  (1023 157)  LC_6 Logic Functioning bit
 (42 13)  (1024 157)  (1024 157)  LC_6 Logic Functioning bit
 (43 13)  (1025 157)  (1025 157)  LC_6 Logic Functioning bit
 (21 14)  (1003 158)  (1003 158)  routing T_19_9.wire_logic_cluster/lc_7/out <X> T_19_9.lc_trk_g3_7
 (22 14)  (1004 158)  (1004 158)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1009 158)  (1009 158)  routing T_19_9.lc_trk_g3_7 <X> T_19_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 158)  (1010 158)  routing T_19_9.lc_trk_g3_7 <X> T_19_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 158)  (1011 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 158)  (1012 158)  routing T_19_9.lc_trk_g3_7 <X> T_19_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 158)  (1014 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 158)  (1018 158)  LC_7 Logic Functioning bit
 (37 14)  (1019 158)  (1019 158)  LC_7 Logic Functioning bit
 (38 14)  (1020 158)  (1020 158)  LC_7 Logic Functioning bit
 (39 14)  (1021 158)  (1021 158)  LC_7 Logic Functioning bit
 (44 14)  (1026 158)  (1026 158)  LC_7 Logic Functioning bit
 (45 14)  (1027 158)  (1027 158)  LC_7 Logic Functioning bit
 (30 15)  (1012 159)  (1012 159)  routing T_19_9.lc_trk_g3_7 <X> T_19_9.wire_logic_cluster/lc_7/in_1
 (40 15)  (1022 159)  (1022 159)  LC_7 Logic Functioning bit
 (41 15)  (1023 159)  (1023 159)  LC_7 Logic Functioning bit
 (42 15)  (1024 159)  (1024 159)  LC_7 Logic Functioning bit
 (43 15)  (1025 159)  (1025 159)  LC_7 Logic Functioning bit


LogicTile_20_9

 (7 12)  (1043 156)  (1043 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_21_9



LogicTile_22_9

 (11 4)  (1155 148)  (1155 148)  routing T_22_9.sp4_v_t_39 <X> T_22_9.sp4_v_b_5
 (12 5)  (1156 149)  (1156 149)  routing T_22_9.sp4_v_t_39 <X> T_22_9.sp4_v_b_5


LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9

 (3 5)  (1309 149)  (1309 149)  routing T_25_9.sp12_h_l_23 <X> T_25_9.sp12_h_r_0


LogicTile_26_9



LogicTile_27_9

 (2 14)  (1404 158)  (1404 158)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_9

 (3 3)  (1459 147)  (1459 147)  routing T_28_9.sp12_v_b_0 <X> T_28_9.sp12_h_l_23


LogicTile_29_9



LogicTile_30_9

 (9 0)  (1573 144)  (1573 144)  routing T_30_9.sp4_h_l_47 <X> T_30_9.sp4_h_r_1
 (10 0)  (1574 144)  (1574 144)  routing T_30_9.sp4_h_l_47 <X> T_30_9.sp4_h_r_1


LogicTile_31_9

 (2 4)  (1620 148)  (1620 148)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 145)  (1739 145)  routing T_33_9.span4_horz_25 <X> T_33_9.span4_vert_b_0
 (13 3)  (1739 147)  (1739 147)  routing T_33_9.span4_horz_31 <X> T_33_9.span4_vert_b_1
 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (19 6)  (1529 134)  (1529 134)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_16_7

 (36 14)  (852 126)  (852 126)  LC_7 Logic Functioning bit
 (37 14)  (853 126)  (853 126)  LC_7 Logic Functioning bit
 (38 14)  (854 126)  (854 126)  LC_7 Logic Functioning bit
 (39 14)  (855 126)  (855 126)  LC_7 Logic Functioning bit
 (40 14)  (856 126)  (856 126)  LC_7 Logic Functioning bit
 (41 14)  (857 126)  (857 126)  LC_7 Logic Functioning bit
 (42 14)  (858 126)  (858 126)  LC_7 Logic Functioning bit
 (43 14)  (859 126)  (859 126)  LC_7 Logic Functioning bit
 (36 15)  (852 127)  (852 127)  LC_7 Logic Functioning bit
 (37 15)  (853 127)  (853 127)  LC_7 Logic Functioning bit
 (38 15)  (854 127)  (854 127)  LC_7 Logic Functioning bit
 (39 15)  (855 127)  (855 127)  LC_7 Logic Functioning bit
 (40 15)  (856 127)  (856 127)  LC_7 Logic Functioning bit
 (41 15)  (857 127)  (857 127)  LC_7 Logic Functioning bit
 (42 15)  (858 127)  (858 127)  LC_7 Logic Functioning bit
 (43 15)  (859 127)  (859 127)  LC_7 Logic Functioning bit
 (48 15)  (864 127)  (864 127)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_12_6

 (19 8)  (619 104)  (619 104)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_14_6

 (2 8)  (710 104)  (710 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_6

 (11 2)  (885 98)  (885 98)  routing T_17_6.sp4_h_l_44 <X> T_17_6.sp4_v_t_39


IO_Tile_33_6

 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0



IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0



LogicTile_4_5

 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_v_t_23


LogicTile_12_5

 (3 6)  (603 86)  (603 86)  routing T_12_5.sp12_h_r_0 <X> T_12_5.sp12_v_t_23
 (3 7)  (603 87)  (603 87)  routing T_12_5.sp12_h_r_0 <X> T_12_5.sp12_v_t_23


LogicTile_16_5

 (3 6)  (819 86)  (819 86)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23
 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23


LogicTile_22_5

 (13 4)  (1157 84)  (1157 84)  routing T_22_5.sp4_v_t_40 <X> T_22_5.sp4_v_b_5


LogicTile_24_5

 (3 2)  (1255 82)  (1255 82)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_h_l_23
 (3 3)  (1255 83)  (1255 83)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_h_l_23


LogicTile_28_5

 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_v_b_0 <X> T_28_5.sp12_h_l_23


LogicTile_29_5

 (5 8)  (1515 88)  (1515 88)  routing T_29_5.sp4_v_t_43 <X> T_29_5.sp4_h_r_6


IO_Tile_33_5

 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (14 1)  (1740 81)  (1740 81)  routing T_33_5.span4_vert_t_12 <X> T_33_5.span4_vert_b_0
 (14 3)  (1740 83)  (1740 83)  routing T_33_5.span4_vert_t_13 <X> T_33_5.span4_vert_b_1
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (17 5)  (1743 85)  (1743 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0

 (13 13)  (1739 93)  (1739 93)  routing T_33_5.span4_horz_43 <X> T_33_5.span4_vert_b_3


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 73)  (1 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_4_4

 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_v_t_23


LogicTile_6_4

 (3 7)  (291 71)  (291 71)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_v_t_23


LogicTile_10_4

 (3 7)  (495 71)  (495 71)  routing T_10_4.sp12_h_l_23 <X> T_10_4.sp12_v_t_23


LogicTile_16_4

 (13 9)  (829 73)  (829 73)  routing T_16_4.sp4_v_t_38 <X> T_16_4.sp4_h_r_8
 (19 10)  (835 74)  (835 74)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_20_4

 (11 0)  (1047 64)  (1047 64)  routing T_20_4.sp4_h_l_45 <X> T_20_4.sp4_v_b_2
 (13 0)  (1049 64)  (1049 64)  routing T_20_4.sp4_h_l_45 <X> T_20_4.sp4_v_b_2
 (12 1)  (1048 65)  (1048 65)  routing T_20_4.sp4_h_l_45 <X> T_20_4.sp4_v_b_2


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 70)  (1731 70)  routing T_33_4.span4_vert_b_7 <X> T_33_4.lc_trk_g0_7
 (7 6)  (1733 70)  (1733 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 71)  (1734 71)  routing T_33_4.span4_vert_b_7 <X> T_33_4.lc_trk_g0_7
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 76)  (1731 76)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g1_5
 (7 12)  (1733 76)  (1733 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 77)  (1734 77)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g1_5
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_12_3

 (12 8)  (612 56)  (612 56)  routing T_12_3.sp4_v_t_45 <X> T_12_3.sp4_h_r_8


LogicTile_16_3

 (11 0)  (827 48)  (827 48)  routing T_16_3.sp4_h_l_45 <X> T_16_3.sp4_v_b_2
 (13 0)  (829 48)  (829 48)  routing T_16_3.sp4_h_l_45 <X> T_16_3.sp4_v_b_2
 (12 1)  (828 49)  (828 49)  routing T_16_3.sp4_h_l_45 <X> T_16_3.sp4_v_b_2


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (4 8)  (1730 56)  (1730 56)  routing T_33_3.span4_vert_b_8 <X> T_33_3.lc_trk_g1_0
 (5 9)  (1731 57)  (1731 57)  routing T_33_3.span4_vert_b_8 <X> T_33_3.lc_trk_g1_0
 (7 9)  (1733 57)  (1733 57)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_0 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_18_2

 (3 12)  (931 44)  (931 44)  routing T_18_2.sp12_v_t_22 <X> T_18_2.sp12_h_r_1


LogicTile_21_2

 (19 14)  (1109 46)  (1109 46)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_24_2

 (13 0)  (1265 32)  (1265 32)  routing T_24_2.sp4_h_l_39 <X> T_24_2.sp4_v_b_2
 (12 1)  (1264 33)  (1264 33)  routing T_24_2.sp4_h_l_39 <X> T_24_2.sp4_v_b_2


IO_Tile_33_2

 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_16_1

 (8 1)  (824 17)  (824 17)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_1
 (10 1)  (826 17)  (826 17)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_1


LogicTile_22_1

 (11 8)  (1155 24)  (1155 24)  routing T_22_1.sp4_v_t_40 <X> T_22_1.sp4_v_b_8
 (12 9)  (1156 25)  (1156 25)  routing T_22_1.sp4_v_t_40 <X> T_22_1.sp4_v_b_8


IO_Tile_33_1

 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0



GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 2)  (871 273)  (871 273)  routing T_0_0.padin_5 <X> T_0_0.glb_netwk_5
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (17 5)  (185 10)  (185 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (17 14)  (185 0)  (185 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (17 14)  (293 0)  (293 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (17 14)  (347 0)  (347 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (17 4)  (401 11)  (401 11)  IOB_0 IO Functioning bit
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (17 14)  (551 0)  (551 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (17 4)  (605 11)  (605 11)  IOB_0 IO Functioning bit
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (17 14)  (605 0)  (605 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (17 14)  (767 0)  (767 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (11 0)  (849 15)  (849 15)  routing T_16_0.span4_vert_1 <X> T_16_0.span4_horz_l_12
 (12 0)  (850 15)  (850 15)  routing T_16_0.span4_vert_1 <X> T_16_0.span4_horz_l_12
 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (4 3)  (832 13)  (832 13)  routing T_16_0.span4_vert_26 <X> T_16_0.lc_trk_g0_2
 (5 3)  (833 13)  (833 13)  routing T_16_0.span4_vert_26 <X> T_16_0.lc_trk_g0_2
 (6 3)  (834 13)  (834 13)  routing T_16_0.span4_vert_26 <X> T_16_0.lc_trk_g0_2
 (7 3)  (835 13)  (835 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_26 lc_trk_g0_2
 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_2 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (5 6)  (1053 8)  (1053 8)  routing T_20_0.span4_vert_39 <X> T_20_0.lc_trk_g0_7
 (6 6)  (1054 8)  (1054 8)  routing T_20_0.span4_vert_39 <X> T_20_0.lc_trk_g0_7
 (7 6)  (1055 8)  (1055 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_39 lc_trk_g0_7
 (8 6)  (1056 8)  (1056 8)  routing T_20_0.span4_vert_39 <X> T_20_0.lc_trk_g0_7


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (4 8)  (1160 7)  (1160 7)  routing T_22_0.span4_vert_8 <X> T_22_0.lc_trk_g1_0
 (4 9)  (1160 6)  (1160 6)  routing T_22_0.span4_vert_8 <X> T_22_0.lc_trk_g1_0
 (6 9)  (1162 6)  (1162 6)  routing T_22_0.span4_vert_8 <X> T_22_0.lc_trk_g1_0
 (7 9)  (1163 6)  (1163 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_8 lc_trk_g1_0
 (12 10)  (1178 4)  (1178 4)  routing T_22_0.lc_trk_g1_0 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (6 14)  (1270 0)  (1270 0)  routing T_24_0.span4_vert_15 <X> T_24_0.lc_trk_g1_7
 (7 14)  (1271 0)  (1271 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (1272 0)  (1272 0)  routing T_24_0.span4_vert_15 <X> T_24_0.lc_trk_g1_7
 (8 15)  (1272 1)  (1272 1)  routing T_24_0.span4_vert_15 <X> T_24_0.lc_trk_g1_7


IO_Tile_25_0

 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 2)  (1461 12)  (1461 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (17 5)  (1461 10)  (1461 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (3 9)  (1483 6)  (1483 6)  IO control bit: IODOWN_IE_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0



IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


