$comment
	File created using the following command:
		vcd file pencoder_32bit.msim.vcd -direction
$end
$date
	Sun Aug 03 12:18:05 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module pencoder_32bit_vlg_vec_tst $end
$var reg 32 ! din [31:0] $end
$var wire 1 " dout [4] $end
$var wire 1 # dout [3] $end
$var wire 1 $ dout [2] $end
$var wire 1 % dout [1] $end
$var wire 1 & dout [0] $end
$var wire 1 ' valid $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / dout[0]~output_o $end
$var wire 1 0 dout[1]~output_o $end
$var wire 1 1 dout[2]~output_o $end
$var wire 1 2 dout[3]~output_o $end
$var wire 1 3 dout[4]~output_o $end
$var wire 1 4 valid~output_o $end
$var wire 1 5 din[17]~input_o $end
$var wire 1 6 din[18]~input_o $end
$var wire 1 7 din[28]~input_o $end
$var wire 1 8 din[24]~input_o $end
$var wire 1 9 din[26]~input_o $end
$var wire 1 : din[30]~input_o $end
$var wire 1 ; dout~0_combout $end
$var wire 1 < din[22]~input_o $end
$var wire 1 = din[20]~input_o $end
$var wire 1 > dout~1_combout $end
$var wire 1 ? din[19]~input_o $end
$var wire 1 @ dout~10_combout $end
$var wire 1 A din[31]~input_o $end
$var wire 1 B din[27]~input_o $end
$var wire 1 C din[25]~input_o $end
$var wire 1 D dout~11_combout $end
$var wire 1 E din[29]~input_o $end
$var wire 1 F dout~12_combout $end
$var wire 1 G din[14]~input_o $end
$var wire 1 H din[15]~input_o $end
$var wire 1 I din[16]~input_o $end
$var wire 1 J dout~2_combout $end
$var wire 1 K din[11]~input_o $end
$var wire 1 L din[7]~input_o $end
$var wire 1 M din[6]~input_o $end
$var wire 1 N din[8]~input_o $end
$var wire 1 O din[4]~input_o $end
$var wire 1 P din[1]~input_o $end
$var wire 1 Q din[5]~input_o $end
$var wire 1 R din[2]~input_o $end
$var wire 1 S dout~3_combout $end
$var wire 1 T din[3]~input_o $end
$var wire 1 U dout~4_combout $end
$var wire 1 V dout~5_combout $end
$var wire 1 W din[10]~input_o $end
$var wire 1 X din[9]~input_o $end
$var wire 1 Y dout~6_combout $end
$var wire 1 Z din[13]~input_o $end
$var wire 1 [ din[12]~input_o $end
$var wire 1 \ dout~7_combout $end
$var wire 1 ] dout~8_combout $end
$var wire 1 ^ din[21]~input_o $end
$var wire 1 _ din[23]~input_o $end
$var wire 1 ` dout~9_combout $end
$var wire 1 a dout~13_combout $end
$var wire 1 b dout~14_combout $end
$var wire 1 c dout~20_combout $end
$var wire 1 d dout~23_combout $end
$var wire 1 e dout~24_combout $end
$var wire 1 f dout~21_combout $end
$var wire 1 g dout~16_combout $end
$var wire 1 h dout~17_combout $end
$var wire 1 i dout~18_combout $end
$var wire 1 j dout~15_combout $end
$var wire 1 k dout~19_combout $end
$var wire 1 l dout~22_combout $end
$var wire 1 m dout~25_combout $end
$var wire 1 n dout~26_combout $end
$var wire 1 o dout~33_combout $end
$var wire 1 p dout~29_combout $end
$var wire 1 q valid~0_combout $end
$var wire 1 r dout~30_combout $end
$var wire 1 s dout~31_combout $end
$var wire 1 t dout~32_combout $end
$var wire 1 u dout~27_combout $end
$var wire 1 v dout~28_combout $end
$var wire 1 w dout~34_combout $end
$var wire 1 x valid~1_combout $end
$var wire 1 y dout~35_combout $end
$var wire 1 z dout~36_combout $end
$var wire 1 { valid~2_combout $end
$var wire 1 | valid~3_combout $end
$var wire 1 } valid~4_combout $end
$var wire 1 ~ din[0]~input_o $end
$var wire 1 !! valid~5_combout $end
$var wire 1 "! valid~6_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10001 !
0&
0%
1$
0#
0"
1'
x(
0)
1*
x+
1,
1-
1.
0/
00
11
02
03
14
05
06
07
08
09
0:
1;
0<
0=
1>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
1J
0K
0L
0M
0N
1O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
1c
0d
0e
1f
1g
0h
0i
0j
0k
0l
1m
0n
1o
1p
0q
1r
1s
1t
0u
1v
1w
1x
0y
0z
1{
1|
1}
1~
1!!
1"!
$end
#1000000
