Timing Analyzer report for Cyclone10_SDRAMTest
Mon Mar 09 23:30:29 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 32. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 35. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 36. Slow 1200mV 0C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 48. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 51. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 52. Fast 1200mV 0C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 54. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; Cyclone10_SDRAMTest                                 ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YU484C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.47        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  15.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------+
; SDC File List                                                                                       ;
+-----------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                   ; Status ; Read at                  ;
+-----------------------------------------------------------------+--------+--------------------------+
; controller/synthesis/submodules/altera_reset_controller.sdc     ; OK     ; Mon Mar 09 23:30:26 2020 ;
; controller/synthesis/submodules/controller_nios2_gen2_0_cpu.sdc ; OK     ; Mon Mar 09 23:30:26 2020 ;
; top.sdc                                                         ; OK     ; Mon Mar 09 23:30:26 2020 ;
+-----------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+
; altera_reserved_tck                                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                         ; { altera_reserved_tck }                                   ;
; CLOCK_50                                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                         ; { CLOCK_50 }                                              ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll0_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll0_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; 5.000 ; 10.000 ; 50.00      ; 1         ; 2           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; pll0_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll0_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 58.55 MHz  ; 58.55 MHz       ; altera_reserved_tck                                   ;      ;
; 112.32 MHz ; 112.32 MHz      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 200.16 MHz ; 200.16 MHz      ; CLOCK_50                                              ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.097  ; 0.000         ;
; CLOCK_50                                              ; 15.004 ; 0.000         ;
; altera_reserved_tck                                   ; 41.460 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.340 ; 0.000         ;
; CLOCK_50                                              ; 0.455 ; 0.000         ;
; altera_reserved_tck                                   ; 0.455 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                         ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.096  ; 0.000         ;
; altera_reserved_tck                                   ; 47.746 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                         ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                   ; 1.643 ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.064 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.625  ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.753  ; 0.000         ;
; CLOCK_50                                              ; 9.713  ; 0.000         ;
; altera_reserved_tck                                   ; 49.372 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.097 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.818      ;
; 1.098 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.817      ;
; 1.123 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.789      ;
; 1.124 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.788      ;
; 1.130 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.785      ;
; 1.130 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.785      ;
; 1.130 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.785      ;
; 1.130 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.785      ;
; 1.131 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.784      ;
; 1.131 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.784      ;
; 1.131 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.784      ;
; 1.131 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.784      ;
; 1.134 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.780      ;
; 1.135 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.779      ;
; 1.142 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.773      ;
; 1.168 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.744      ;
; 1.173 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.600      ;
; 1.175 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.740      ;
; 1.175 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.740      ;
; 1.175 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.740      ;
; 1.175 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.740      ;
; 1.178 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.737      ;
; 1.179 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.735      ;
; 1.189 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.726      ;
; 1.202 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 8.558      ;
; 1.206 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.557      ;
; 1.210 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.702      ;
; 1.215 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.699      ;
; 1.218 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.697      ;
; 1.218 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.697      ;
; 1.218 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.697      ;
; 1.218 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.697      ;
; 1.220 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 8.540      ;
; 1.221 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.691      ;
; 1.226 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.688      ;
; 1.229 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.686      ;
; 1.229 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.686      ;
; 1.229 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.686      ;
; 1.229 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.686      ;
; 1.255 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[37] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 8.504      ;
; 1.272 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.644      ;
; 1.273 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.643      ;
; 1.274 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.642      ;
; 1.275 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.641      ;
; 1.277 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.638      ;
; 1.285 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 8.477      ;
; 1.298 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[3]                                                                                                                          ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_wr_dst_reg                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.623      ;
; 1.300 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[33] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 8.460      ;
; 1.300 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.473      ;
; 1.303 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[1]                                                                                                                          ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_wr_dst_reg                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.618      ;
; 1.303 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.609      ;
; 1.310 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.605      ;
; 1.310 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.605      ;
; 1.310 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.605      ;
; 1.310 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.605      ;
; 1.314 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.600      ;
; 1.314 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 8.435      ;
; 1.317 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.599      ;
; 1.318 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 8.434      ;
; 1.319 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.597      ;
; 1.324 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.591      ;
; 1.329 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 8.431      ;
; 1.332 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 8.417      ;
; 1.333 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.430      ;
; 1.345 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.428      ;
; 1.347 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 8.413      ;
; 1.350 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.562      ;
; 1.355 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 8.416      ;
; 1.357 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.558      ;
; 1.357 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.558      ;
; 1.357 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.558      ;
; 1.357 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.558      ;
; 1.361 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.553      ;
; 1.367 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[37] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 8.381      ;
; 1.368 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 8.403      ;
; 1.372 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.543      ;
; 1.378 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[35] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 8.381      ;
; 1.380 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.384      ;
; 1.382 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[37] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 8.377      ;
; 1.384 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 8.374      ;
; 1.384 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.532      ;
; 1.385 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.531      ;
; 1.392 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 8.368      ;
; 1.393 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.523      ;
; 1.395 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.521      ;
; 1.396 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.520      ;
; 1.397 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.519      ;
; 1.397 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 8.361      ;
; 1.400 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.361      ;
; 1.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[25]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.512      ;
; 1.404 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.508      ;
; 1.409 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.505      ;
; 1.409 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 8.342      ;
; 1.412 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[33] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 8.337      ;
; 1.412 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.503      ;
; 1.412 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.503      ;
; 1.412 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.503      ;
; 1.412 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.503      ;
; 1.413 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 8.347      ;
; 1.413 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.348      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.004 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.915      ;
; 15.004 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.915      ;
; 15.260 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.659      ;
; 15.260 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.659      ;
; 15.261 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.658      ;
; 15.261 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.658      ;
; 15.335 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.584      ;
; 15.335 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.584      ;
; 15.380 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.539      ;
; 15.380 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.539      ;
; 15.513 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.410      ;
; 15.513 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.410      ;
; 15.570 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.349      ;
; 15.570 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.349      ;
; 15.579 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.339      ;
; 15.579 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.339      ;
; 15.674 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.245      ;
; 15.688 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.235      ;
; 15.688 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.235      ;
; 15.705 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.214      ;
; 15.705 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.214      ;
; 15.740 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.183      ;
; 15.740 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.183      ;
; 15.765 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.158      ;
; 15.765 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.158      ;
; 15.867 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.056      ;
; 15.867 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.056      ;
; 15.907 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.011      ;
; 15.907 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.011      ;
; 15.930 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.989      ;
; 15.931 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.988      ;
; 15.974 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.945      ;
; 15.974 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.945      ;
; 15.994 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.928      ;
; 15.994 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.928      ;
; 16.005 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.914      ;
; 16.050 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.869      ;
; 16.061 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.857      ;
; 16.061 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.857      ;
; 16.073 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.846      ;
; 16.073 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.846      ;
; 16.079 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.844      ;
; 16.079 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.844      ;
; 16.082 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.841      ;
; 16.087 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.835      ;
; 16.087 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.835      ;
; 16.098 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.825      ;
; 16.098 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.825      ;
; 16.106 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.817      ;
; 16.130 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.792      ;
; 16.162 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.757      ;
; 16.162 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.757      ;
; 16.164 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.762      ;
; 16.180 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.743      ;
; 16.185 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.738      ;
; 16.230 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.693      ;
; 16.237 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.686      ;
; 16.240 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.679      ;
; 16.249 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.669      ;
; 16.251 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.672      ;
; 16.260 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.663      ;
; 16.263 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.663      ;
; 16.267 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.651      ;
; 16.267 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.651      ;
; 16.267 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.656      ;
; 16.268 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.654      ;
; 16.271 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.651      ;
; 16.325 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.598      ;
; 16.333 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.590      ;
; 16.343 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.579      ;
; 16.343 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.579      ;
; 16.348 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.570      ;
; 16.375 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.548      ;
; 16.386 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.533      ;
; 16.387 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.539      ;
; 16.387 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.539      ;
; 16.409 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.513      ;
; 16.421 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.502      ;
; 16.434 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.489      ;
; 16.434 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.489      ;
; 16.439 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.483      ;
; 16.439 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.484      ;
; 16.451 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.472      ;
; 16.454 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.468      ;
; 16.454 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.468      ;
; 16.458 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.465      ;
; 16.462 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.461      ;
; 16.473 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.450      ;
; 16.478 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.445      ;
; 16.481 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.442      ;
; 16.481 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.442      ;
; 16.486 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.432      ;
; 16.491 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.432      ;
; 16.493 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.430      ;
; 16.498 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.425      ;
; 16.516 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.407      ;
; 16.517 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.406      ;
; 16.528 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.395      ;
; 16.536 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.382      ;
; 16.536 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.382      ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.758      ;
; 41.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.638      ;
; 41.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.616      ;
; 41.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 8.543      ;
; 41.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 8.349      ;
; 41.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 8.356      ;
; 42.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 7.956      ;
; 42.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 7.698      ;
; 42.537 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 7.680      ;
; 42.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 7.657      ;
; 42.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 7.636      ;
; 42.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 7.546      ;
; 42.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 7.292      ;
; 43.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 7.098      ;
; 43.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 6.992      ;
; 43.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 6.928      ;
; 43.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 6.894      ;
; 43.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 6.858      ;
; 43.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 6.314      ;
; 44.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 6.031      ;
; 44.353 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 5.855      ;
; 45.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 4.765      ;
; 45.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 4.399      ;
; 46.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 3.775      ;
; 46.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 3.761      ;
; 46.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 3.741      ;
; 46.536 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 3.694      ;
; 46.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 3.671      ;
; 46.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 3.611      ;
; 46.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 3.590      ;
; 46.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 3.416      ;
; 46.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 3.379      ;
; 46.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 3.305      ;
; 47.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 2.858      ;
; 47.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                           ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 2.655      ;
; 47.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.564      ;
; 47.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 2.412      ;
; 48.769 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                  ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 1.439      ;
; 91.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.821      ;
; 91.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.821      ;
; 91.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.821      ;
; 91.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.821      ;
; 91.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.821      ;
; 91.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.821      ;
; 91.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 8.784      ;
; 91.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 8.784      ;
; 91.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 8.784      ;
; 91.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 8.784      ;
; 91.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 8.784      ;
; 91.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 8.784      ;
; 91.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 8.784      ;
; 91.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[586]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 8.755      ;
; 91.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[585]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 8.755      ;
; 91.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[584]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 8.755      ;
; 91.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[583]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 8.755      ;
; 91.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[582]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 8.755      ;
; 91.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[572]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.519      ;
; 91.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[571]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.519      ;
; 91.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[570]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.519      ;
; 91.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[569]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.519      ;
; 91.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[568]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.519      ;
; 91.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.519      ;
; 91.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[566]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.519      ;
; 91.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 8.453      ;
; 91.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 8.453      ;
; 91.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 8.453      ;
; 91.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 8.453      ;
; 91.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 8.453      ;
; 91.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 8.453      ;
; 91.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[581]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.402      ;
; 91.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[580]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.402      ;
; 91.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[579]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.402      ;
; 91.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.402      ;
; 91.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[577]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.402      ;
; 91.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[576]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.402      ;
; 91.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[575]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.402      ;
; 91.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[574]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.402      ;
; 91.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[573]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.402      ;
; 91.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.416      ;
; 91.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.416      ;
; 91.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.416      ;
; 91.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.416      ;
; 91.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.416      ;
; 91.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.416      ;
; 91.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.416      ;
; 91.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[586]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 8.387      ;
; 91.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[585]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 8.387      ;
; 91.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[584]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 8.387      ;
; 91.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[583]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 8.387      ;
; 91.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[582]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 8.387      ;
; 91.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 8.390      ;
; 91.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 8.390      ;
; 91.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 8.390      ;
; 91.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 8.390      ;
; 91.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 8.390      ;
; 91.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 8.390      ;
; 91.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 8.370      ;
; 91.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 8.370      ;
; 91.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 8.370      ;
; 91.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 8.370      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][132]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.065      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.070      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.096      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][208]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.144      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][269]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.148      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][287]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.154      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][230]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.149      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][252]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.156      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][271]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.151      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][243]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.158      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][232]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.159      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][254]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.161      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][267]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.160      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a72~porta_datain_reg0                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.155      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][242]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.160      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][249]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.165      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.159      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][219]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.162      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][224]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.162      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][270]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.165      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][263]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.168      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][280]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.166      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][190]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.167      ;
; 0.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.166      ;
; 0.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][265]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.174      ;
; 0.437 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[0]                                                                                                                                                                         ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[0]                                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.746      ;
; 0.437 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_IDLE                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_IDLE                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.746      ;
; 0.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][115]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.170      ;
; 0.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][191]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.174      ;
; 0.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][196]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.174      ;
; 0.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.173      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_address_reg0                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.185      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][225]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.187      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][120]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.176      ;
; 0.444 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[0]                                                         ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.172      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.177      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][300]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a288~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.176      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][234]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.184      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][78]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a72~porta_datain_reg0                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.179      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][236]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.182      ;
; 0.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][279]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.184      ;
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][188]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.185      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][278]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.186      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|init_done                                                                                                                                                                          ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|init_done                                                                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[0]                                                                                                                                                                          ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[0]                                                                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[1]                                                                                                                                                                          ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[1]                                                                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[2]                                                                                                                                                                          ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[2]                                                                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_CLOSE_ALL                                                                                                                                                        ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_CLOSE_ALL                                                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[3]                                                                                                                                                                           ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[3]                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][244]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.187      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_PREPARE_BANK_CLOSE_ALL                                                                                                                                                ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_PREPARE_BANK_CLOSE_ALL                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[3]                                                                                                                                                                          ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[3]                                                                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[0]                                                                                                                                                                           ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[0]                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_TERMINATED                                                                                                                                                            ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_TERMINATED                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][19]                                                                                                           ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][19]                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[1]                                                                                              ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[1]                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg                                                                                             ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                           ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                          ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                             ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                        ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd             ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd         ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                   ; controller:u0|controller_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                          ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                      ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[7]                                                                                                 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[7]                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[15]                                                                                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[15]                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[2]                                                                                                                                                                         ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[2]                                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                             ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                        ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[2]                                                                                                                                                                           ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[2]                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[1]                                                                                                                                                                           ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[1]                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_address                                                           ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_address                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|count[0]                                                                                                    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|count[0]                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|use_reg                                                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|use_reg                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_AUTO_REFRESH                                                                                                                                                          ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_AUTO_REFRESH                                                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[2]                                                                                                                                                                         ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[2]                                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[0]                                                           ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[0]                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_ACTIVATE                                                                                                                                                         ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_ACTIVATE                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|ack_refresh_request                                                                                                                                                                ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|ack_refresh_request                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_request                                                                                                                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_request                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                              ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                               ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                             ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][144]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.181      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                            ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                    ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address                                                           ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.455 ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.746      ;
; 0.529 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.820      ;
; 0.540 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.831      ;
; 0.764 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.054      ;
; 0.764 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.054      ;
; 0.764 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.054      ;
; 0.764 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.054      ;
; 0.764 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.054      ;
; 0.766 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.056      ;
; 0.767 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.057      ;
; 0.768 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.058      ;
; 0.768 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.058      ;
; 0.789 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.080      ;
; 0.789 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.079      ;
; 0.793 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.084      ;
; 0.873 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.164      ;
; 0.940 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.231      ;
; 0.967 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.258      ;
; 1.022 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.309      ;
; 1.056 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.343      ;
; 1.078 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.365      ;
; 1.095 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.382      ;
; 1.118 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.408      ;
; 1.119 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.409      ;
; 1.127 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.417      ;
; 1.128 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.418      ;
; 1.129 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.419      ;
; 1.129 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.419      ;
; 1.136 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.426      ;
; 1.138 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.428      ;
; 1.249 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.539      ;
; 1.250 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.540      ;
; 1.250 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.540      ;
; 1.250 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.540      ;
; 1.260 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.550      ;
; 1.267 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.557      ;
; 1.268 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.558      ;
; 1.269 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.559      ;
; 1.272 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.563      ;
; 1.338 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.628      ;
; 1.353 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.643      ;
; 1.376 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.666      ;
; 1.389 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.679      ;
; 1.390 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.680      ;
; 1.391 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.681      ;
; 1.399 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.689      ;
; 1.400 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.690      ;
; 1.407 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.697      ;
; 1.408 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.698      ;
; 1.464 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.754      ;
; 1.478 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.768      ;
; 1.504 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.795      ;
; 1.516 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.806      ;
; 1.529 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.819      ;
; 1.530 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.820      ;
; 1.531 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.821      ;
; 1.538 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.829      ;
; 1.539 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.829      ;
; 1.539 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.829      ;
; 1.540 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.831      ;
; 1.542 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.832      ;
; 1.543 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.834      ;
; 1.547 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.837      ;
; 1.557 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.847      ;
; 1.604 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.894      ;
; 1.633 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.923      ;
; 1.658 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.949      ;
; 1.662 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.953      ;
; 1.670 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.960      ;
; 1.670 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.960      ;
; 1.672 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.962      ;
; 1.678 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.968      ;
; 1.679 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.969      ;
; 1.679 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.970      ;
; 1.682 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.972      ;
; 1.682 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.973      ;
; 1.688 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.978      ;
; 1.696 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.986      ;
; 1.697 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.987      ;
; 1.700 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.994      ;
; 1.711 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.002      ;
; 1.727 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.018      ;
; 1.732 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.026      ;
; 1.758 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.048      ;
; 1.773 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.063      ;
; 1.797 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.088      ;
; 1.797 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.088      ;
; 1.799 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.090      ;
; 1.802 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.093      ;
; 1.809 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.099      ;
; 1.810 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.100      ;
; 1.811 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.102      ;
; 1.812 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.102      ;
; 1.818 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.108      ;
; 1.827 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.117      ;
; 1.828 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.118      ;
; 1.836 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.126      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.455 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                    ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.758      ;
; 0.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.758      ;
; 0.485 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.795      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.784      ;
; 0.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.786      ;
; 0.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.786      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[246]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[245]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[325]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[324]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[322]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[321]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[319]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[318]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[316]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[315]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[314]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[313]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[278]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[277]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[252]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[251]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[230]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[229]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[337]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[336]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[320]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[319]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[281]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[280]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[269]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[268]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[254]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[253]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[249]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[248]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[241]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[240]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[304]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[303]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[247]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[246]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.797      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.797      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.797      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.797      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.798      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[184]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.797      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.797      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 5.096 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[12]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 4.562      ;
; 5.096 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[14]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 4.562      ;
; 5.096 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[13]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 4.562      ;
; 5.097 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[15]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 4.562      ;
; 5.097 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[11]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 4.563      ;
; 5.135 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[10]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.543      ;
; 5.135 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[7]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 4.540      ;
; 5.135 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[9]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.543      ;
; 5.135 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[8]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.543      ;
; 5.135 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[6]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 4.540      ;
; 5.135 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[0]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.543      ;
; 5.135 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[3]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.543      ;
; 5.135 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[1]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.543      ;
; 5.135 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[2]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.543      ;
; 5.136 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[5]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 4.539      ;
; 5.136 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[4]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 4.539      ;
; 5.177 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[14]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.588      ;
; 5.177 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.588      ;
; 5.177 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.588      ;
; 5.178 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 4.588      ;
; 5.178 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[11]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 4.589      ;
; 5.216 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[0]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.567      ;
; 5.216 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[12]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.566      ;
; 5.216 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[7]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.567      ;
; 5.216 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[9]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.567      ;
; 5.216 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[11]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.567      ;
; 5.216 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.569      ;
; 5.216 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[8]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.569      ;
; 5.216 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[7]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.566      ;
; 5.216 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[6]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.566      ;
; 5.216 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[3]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.569      ;
; 5.216 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[2]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.569      ;
; 5.216 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.569      ;
; 5.216 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[10]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.569      ;
; 5.216 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[0]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.569      ;
; 5.217 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[1]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.565      ;
; 5.217 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[5]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.565      ;
; 5.217 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.565      ;
; 5.253 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.645      ;
; 5.253 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.645      ;
; 5.253 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.645      ;
; 5.253 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.645      ;
; 5.268 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 4.506      ;
; 5.268 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[0]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 4.501      ;
; 5.268 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[4]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 4.506      ;
; 5.272 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[1]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 4.498      ;
; 5.272 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[10]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 4.498      ;
; 5.273 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[1]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 4.501      ;
; 5.278 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[8]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 4.492      ;
; 5.281 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.495      ;
; 5.301 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[2]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.475      ;
; 5.301 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[0]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.475      ;
; 5.301 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[3]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.475      ;
; 5.358 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_3                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.382      ;
; 5.358 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_4                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.382      ;
; 5.358 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_5                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.382      ;
; 5.359 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_6                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.382      ;
; 5.359 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_2                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.383      ;
; 5.397 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_8                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.363      ;
; 5.397 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe                                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.363      ;
; 5.397 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_9                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.363      ;
; 5.397 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_14                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.363      ;
; 5.397 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_13                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.360      ;
; 5.397 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_7                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.363      ;
; 5.397 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_12                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.360      ;
; 5.397 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_15                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.363      ;
; 5.397 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_1                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.363      ;
; 5.398 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_10                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.359      ;
; 5.398 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_11                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.359      ;
; 5.440 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[2]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.343      ;
; 5.440 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.343      ;
; 5.440 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.343      ;
; 5.518 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[3]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 4.251      ;
; 5.583 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 4.308      ;
; 5.583 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 4.308      ;
; 5.583 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 4.308      ;
; 5.583 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 4.308      ;
; 5.635 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 4.274      ;
; 5.636 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.297      ;
; 5.636 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.297      ;
; 5.636 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.288      ;
; 5.636 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.297      ;
; 5.636 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_valid                                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.297      ;
; 5.636 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_valid                                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.297      ;
; 5.636 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.288      ;
; 5.636 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.288      ;
; 5.636 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.288      ;
; 5.636 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.288      ;
; 5.636 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.288      ;
; 5.664 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 4.225      ;
; 5.664 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 4.225      ;
; 5.672 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[0]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.252      ;
; 5.672 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[5]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.252      ;
; 5.672 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[1]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.252      ;
; 5.672 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[2]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.252      ;
; 5.672 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[3]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.252      ;
; 5.672 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[4]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.252      ;
; 5.673 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.247      ;
; 5.673 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.247      ;
; 5.678 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.245      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 2.476      ;
; 48.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 1.750      ;
; 95.821 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.074      ;
; 95.821 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.074      ;
; 95.821 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.074      ;
; 95.821 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.074      ;
; 95.821 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.074      ;
; 95.821 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.074      ;
; 95.821 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.073      ;
; 95.821 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.073      ;
; 95.821 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.075      ;
; 95.821 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.075      ;
; 95.821 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.075      ;
; 95.821 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.075      ;
; 95.821 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.075      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.074      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.061      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.073      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.074      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.061      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.074      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.074      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.074      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.074      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.073      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.073      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.061      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.061      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.074      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.061      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.073      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.073      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[581] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.073      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[580] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.073      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[579] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.073      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.073      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[577] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.073      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[576] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.073      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[575] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.073      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[574] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.073      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[573] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.073      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.072      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.072      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.072      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.071      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.071      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.071      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.071      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.071      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.071      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.074      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.074      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.074      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.074      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.074      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.074      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.074      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.075      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.075      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.075      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.075      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.075      ;
; 95.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.075      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[609] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.072      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[612] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.072      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.073      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.073      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.073      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.073      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.073      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.073      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[611] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.072      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[610] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.072      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[613] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.072      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[586] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.060      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[585] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.060      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[584] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.060      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[583] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.060      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[582] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.060      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[572] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.072      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[571] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.072      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[570] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.072      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[569] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.072      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[568] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.072      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.072      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[566] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.072      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.071      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.071      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.071      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.071      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.071      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.071      ;
; 95.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.071      ;
; 95.824 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.073      ;
; 95.824 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.073      ;
; 95.824 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.073      ;
; 95.824 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.073      ;
; 95.824 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[607] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.072      ;
; 95.824 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[606] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.072      ;
; 95.824 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[603] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.072      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.946      ;
; 1.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.946      ;
; 1.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.946      ;
; 1.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.936      ;
; 1.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.936      ;
; 1.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.953      ;
; 1.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.953      ;
; 1.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.953      ;
; 1.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.953      ;
; 1.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.953      ;
; 1.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.953      ;
; 1.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.953      ;
; 1.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.009      ;
; 1.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.009      ;
; 1.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.009      ;
; 1.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.009      ;
; 1.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.009      ;
; 1.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.009      ;
; 1.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.009      ;
; 1.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.218      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.253      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.253      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.253      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.253      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.253      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.253      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.253      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.253      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.253      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.253      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.253      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.253      ;
; 1.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.236      ;
; 1.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.236      ;
; 1.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.236      ;
; 1.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.236      ;
; 1.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.236      ;
; 1.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.256      ;
; 1.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.256      ;
; 1.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.256      ;
; 1.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.256      ;
; 1.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.256      ;
; 1.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.256      ;
; 1.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.256      ;
; 1.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.256      ;
; 1.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.256      ;
; 2.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.318      ;
; 2.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.318      ;
; 2.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.318      ;
; 2.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.318      ;
; 2.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.318      ;
; 2.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.318      ;
; 2.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.374      ;
; 2.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.512      ;
; 2.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.512      ;
; 2.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.512      ;
; 2.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.512      ;
; 2.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.502      ;
; 2.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.527      ;
; 2.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.527      ;
; 2.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.527      ;
; 2.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.527      ;
; 2.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.527      ;
; 2.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.527      ;
; 2.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.527      ;
; 2.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.527      ;
; 2.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.527      ;
; 2.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.527      ;
; 2.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.527      ;
; 2.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.527      ;
; 2.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.527      ;
; 2.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.527      ;
; 2.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.527      ;
; 2.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.527      ;
; 2.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.528      ;
; 2.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.528      ;
; 2.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.528      ;
; 2.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.571      ;
; 2.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.571      ;
; 2.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.571      ;
; 2.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.571      ;
; 2.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.571      ;
; 2.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.571      ;
; 2.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.611      ;
; 2.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.611      ;
; 2.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.611      ;
; 2.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.611      ;
; 2.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.611      ;
; 2.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.611      ;
; 2.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.611      ;
; 2.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.611      ;
; 2.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.611      ;
; 2.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.611      ;
; 2.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.633      ;
; 2.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.861      ;
; 3.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.801      ;
; 3.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.800      ;
; 3.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[499]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.801      ;
; 3.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[389]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.800      ;
; 3.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.800      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 3.064 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]~_Duplicate_1                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 3.851      ;
; 3.064 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]~_Duplicate_1                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 3.851      ;
; 3.092 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_IDLE                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.543      ; 3.847      ;
; 3.092 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[0]                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.543      ; 3.847      ;
; 3.301 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.608      ;
; 3.301 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.608      ;
; 3.301 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.608      ;
; 3.301 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.608      ;
; 3.301 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.608      ;
; 3.301 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.608      ;
; 3.301 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.608      ;
; 3.301 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.608      ;
; 3.301 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.608      ;
; 3.301 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.608      ;
; 3.301 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.608      ;
; 3.314 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[5]                                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.609      ;
; 3.314 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.605      ;
; 3.314 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.605      ;
; 3.314 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[21]                                                                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.609      ;
; 3.314 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.605      ;
; 3.314 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[23]                                                                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.609      ;
; 3.314 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[22]                                                                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.609      ;
; 3.314 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.607      ;
; 3.314 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[7]                                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.609      ;
; 3.314 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[6]                                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.609      ;
; 3.314 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.605      ;
; 3.314 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.605      ;
; 3.314 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.607      ;
; 3.314 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.605      ;
; 3.314 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.607      ;
; 3.314 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.607      ;
; 3.314 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.607      ;
; 3.314 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.607      ;
; 3.314 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.607      ;
; 3.314 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.607      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.616      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[4]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.619      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[1]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.619      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.618      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[19]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.618      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[2]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.619      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[5]                                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.617      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.616      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[3]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.619      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.617      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.618      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[7]                                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.616      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.618      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[9]                                                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.616      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.616      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate1                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.618      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.618      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.617      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.618      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[17]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.616      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[5]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.619      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[4]                                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.617      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[0]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.619      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.617      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[18]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.616      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[16]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.616      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[17]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.616      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.617      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.618      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.618      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.618      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.618      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.617      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[11]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.618      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.618      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate2                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.618      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[19]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.616      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[0]                                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.617      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.618      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.616      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.618      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[13]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.618      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[8]                                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.617      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.617      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[6]                                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.616      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.616      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[10]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.617      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.618      ;
; 3.329 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[9]                                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.618      ;
; 3.330 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[2]                                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.618      ;
; 3.330 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[1]                                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.618      ;
; 3.330 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[0]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.621      ;
; 3.330 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.617      ;
; 3.330 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.621      ;
; 3.330 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.617      ;
; 3.330 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.621      ;
; 3.330 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_logic                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.619      ;
; 3.330 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.617      ;
; 3.330 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.619      ;
; 3.330 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.618      ;
; 3.330 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot                                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.619      ;
; 3.330 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[20]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.617      ;
; 3.330 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[3]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.621      ;
; 3.330 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[21]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.618      ;
; 3.330 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[4]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.621      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.800
Worst Case Available Settling Time: 17.393 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 62.34 MHz  ; 62.34 MHz       ; altera_reserved_tck                                   ;      ;
; 118.89 MHz ; 118.89 MHz      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 210.7 MHz  ; 210.7 MHz       ; CLOCK_50                                              ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.589  ; 0.000         ;
; CLOCK_50                                              ; 15.254 ; 0.000         ;
; altera_reserved_tck                                   ; 41.980 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.328 ; 0.000         ;
; CLOCK_50                                              ; 0.403 ; 0.000         ;
; altera_reserved_tck                                   ; 0.403 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.452  ; 0.000         ;
; altera_reserved_tck                                   ; 48.036 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                   ; 1.480 ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.708 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.611  ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.724  ; 0.000         ;
; CLOCK_50                                              ; 9.729  ; 0.000         ;
; altera_reserved_tck                                   ; 49.228 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.589 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.197      ;
; 1.626 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 8.150      ;
; 1.638 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 8.141      ;
; 1.657 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.270      ;
; 1.657 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.270      ;
; 1.665 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 8.110      ;
; 1.673 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 8.105      ;
; 1.675 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.247      ;
; 1.675 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.247      ;
; 1.686 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[37] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 8.089      ;
; 1.686 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.101      ;
; 1.697 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.229      ;
; 1.697 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.229      ;
; 1.697 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.229      ;
; 1.697 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.229      ;
; 1.697 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.229      ;
; 1.697 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.229      ;
; 1.697 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.229      ;
; 1.697 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.229      ;
; 1.703 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.224      ;
; 1.703 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.223      ;
; 1.703 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.223      ;
; 1.710 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 8.058      ;
; 1.721 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.201      ;
; 1.722 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.049      ;
; 1.723 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 8.054      ;
; 1.724 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 8.060      ;
; 1.735 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.045      ;
; 1.741 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 8.043      ;
; 1.743 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.183      ;
; 1.743 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.183      ;
; 1.743 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.183      ;
; 1.743 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.183      ;
; 1.749 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 8.018      ;
; 1.749 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.177      ;
; 1.754 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.032      ;
; 1.761 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 8.013      ;
; 1.762 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 8.014      ;
; 1.763 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 8.017      ;
; 1.769 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[33] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 8.007      ;
; 1.770 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[37] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 7.997      ;
; 1.773 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 8.004      ;
; 1.777 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.149      ;
; 1.777 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.149      ;
; 1.778 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 7.996      ;
; 1.783 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[37] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.993      ;
; 1.790 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.987      ;
; 1.795 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.126      ;
; 1.795 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.126      ;
; 1.800 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.970      ;
; 1.809 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[35] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 7.966      ;
; 1.812 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 7.961      ;
; 1.815 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.973      ;
; 1.815 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.113      ;
; 1.815 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.113      ;
; 1.816 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[0]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.964      ;
; 1.817 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.108      ;
; 1.817 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.108      ;
; 1.817 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.108      ;
; 1.817 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.108      ;
; 1.817 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.108      ;
; 1.817 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.108      ;
; 1.817 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.108      ;
; 1.817 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.108      ;
; 1.818 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.109      ;
; 1.818 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.110      ;
; 1.818 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.110      ;
; 1.823 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.102      ;
; 1.823 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.102      ;
; 1.825 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.951      ;
; 1.832 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.956      ;
; 1.835 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.941      ;
; 1.836 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.086      ;
; 1.836 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[37] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.952      ;
; 1.838 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.940      ;
; 1.839 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.930      ;
; 1.851 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 7.936      ;
; 1.853 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[33] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 7.915      ;
; 1.853 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[0]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.917      ;
; 1.853 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[37] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.935      ;
; 1.858 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.068      ;
; 1.858 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.068      ;
; 1.858 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.068      ;
; 1.858 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.068      ;
; 1.860 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[37] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.909      ;
; 1.861 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.067      ;
; 1.864 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.064      ;
; 1.864 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.062      ;
; 1.865 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[0]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 7.908      ;
; 1.866 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[33] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.911      ;
; 1.872 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.055      ;
; 1.887 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.898      ;
; 1.889 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 7.895      ;
; 1.890 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.032      ;
; 1.891 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[38] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 7.884      ;
; 1.892 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[0]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.877      ;
; 1.893 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[35] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 7.874      ;
; 1.895 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[31] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.512     ; 7.468      ;
; 1.906 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 7.878      ;
; 1.906 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[35] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.870      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                           ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.254 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.674      ;
; 15.254 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.674      ;
; 15.515 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.413      ;
; 15.515 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.413      ;
; 15.597 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.331      ;
; 15.597 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.331      ;
; 15.625 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.303      ;
; 15.625 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.303      ;
; 15.659 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.269      ;
; 15.659 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.269      ;
; 15.744 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.187      ;
; 15.744 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.187      ;
; 15.805 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.123      ;
; 15.805 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.123      ;
; 15.805 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.123      ;
; 15.805 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.123      ;
; 15.875 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.053      ;
; 15.989 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.942      ;
; 15.989 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.942      ;
; 16.005 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.926      ;
; 16.005 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.926      ;
; 16.035 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.893      ;
; 16.035 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.893      ;
; 16.068 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.863      ;
; 16.068 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.863      ;
; 16.115 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.816      ;
; 16.115 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.816      ;
; 16.136 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.792      ;
; 16.199 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.729      ;
; 16.199 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.729      ;
; 16.218 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.710      ;
; 16.228 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.703      ;
; 16.228 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.703      ;
; 16.246 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.682      ;
; 16.279 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.649      ;
; 16.279 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.649      ;
; 16.280 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.648      ;
; 16.295 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.636      ;
; 16.295 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.636      ;
; 16.295 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.636      ;
; 16.295 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.636      ;
; 16.351 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.577      ;
; 16.351 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.577      ;
; 16.372 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.559      ;
; 16.372 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.559      ;
; 16.386 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.542      ;
; 16.386 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.542      ;
; 16.415 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.516      ;
; 16.426 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.502      ;
; 16.426 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.502      ;
; 16.431 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.500      ;
; 16.434 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.494      ;
; 16.434 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.494      ;
; 16.435 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.496      ;
; 16.436 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.495      ;
; 16.444 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.487      ;
; 16.454 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.477      ;
; 16.499 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.429      ;
; 16.499 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.429      ;
; 16.506 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.428      ;
; 16.518 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.416      ;
; 16.534 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.397      ;
; 16.555 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.376      ;
; 16.573 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.358      ;
; 16.574 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.357      ;
; 16.577 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.354      ;
; 16.579 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.352      ;
; 16.596 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.332      ;
; 16.621 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.310      ;
; 16.626 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.305      ;
; 16.627 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.304      ;
; 16.627 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.304      ;
; 16.628 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.303      ;
; 16.658 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.270      ;
; 16.659 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.272      ;
; 16.676 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.255      ;
; 16.687 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.244      ;
; 16.687 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.244      ;
; 16.692 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.239      ;
; 16.696 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.238      ;
; 16.696 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.238      ;
; 16.697 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.234      ;
; 16.697 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.234      ;
; 16.698 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.233      ;
; 16.700 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.231      ;
; 16.701 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.230      ;
; 16.716 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.212      ;
; 16.717 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.214      ;
; 16.725 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.206      ;
; 16.746 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.185      ;
; 16.746 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.185      ;
; 16.751 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.177      ;
; 16.751 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.177      ;
; 16.755 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.176      ;
; 16.755 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.176      ;
; 16.779 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.152      ;
; 16.786 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.145      ;
; 16.796 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.135      ;
; 16.802 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.129      ;
; 16.804 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.127      ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.352      ; 8.374      ;
; 42.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.352      ; 8.236      ;
; 42.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.352      ; 8.231      ;
; 42.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.364      ; 8.182      ;
; 42.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 8.010      ;
; 42.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.353      ; 7.966      ;
; 42.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 7.462      ;
; 43.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.364      ; 7.342      ;
; 43.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 7.328      ;
; 43.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.364      ; 7.194      ;
; 43.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 7.192      ;
; 43.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 7.188      ;
; 43.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.364      ; 6.975      ;
; 43.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 6.776      ;
; 43.655 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.352      ; 6.699      ;
; 43.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 6.633      ;
; 43.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 6.604      ;
; 43.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.349      ; 6.545      ;
; 44.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.350      ; 6.037      ;
; 44.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.350      ; 5.765      ;
; 44.734 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.346      ; 5.614      ;
; 45.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 4.579      ;
; 46.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.352      ; 4.143      ;
; 46.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.337      ; 3.523      ;
; 46.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.352      ; 3.503      ;
; 46.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 3.481      ;
; 46.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 3.468      ;
; 46.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.352      ; 3.427      ;
; 46.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.352      ; 3.424      ;
; 46.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 3.412      ;
; 47.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.352      ; 3.196      ;
; 47.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 3.171      ;
; 47.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 3.163      ;
; 47.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 2.692      ;
; 47.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.349      ; 2.453      ;
; 47.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                           ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 2.454      ;
; 48.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 2.283      ;
; 48.972 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                  ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.347      ; 1.377      ;
; 91.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 8.330      ;
; 91.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 8.330      ;
; 91.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 8.330      ;
; 91.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 8.330      ;
; 91.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 8.330      ;
; 91.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 8.330      ;
; 91.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.292      ;
; 91.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.292      ;
; 91.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.292      ;
; 91.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.292      ;
; 91.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.292      ;
; 91.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.292      ;
; 91.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.292      ;
; 91.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[586]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.267      ;
; 91.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[585]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.267      ;
; 91.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[584]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.267      ;
; 91.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[583]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.267      ;
; 91.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[582]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.267      ;
; 91.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.076      ;
; 91.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.076      ;
; 91.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.076      ;
; 91.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.076      ;
; 91.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.076      ;
; 91.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.076      ;
; 91.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[572]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 8.033      ;
; 91.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[571]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 8.033      ;
; 91.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[570]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 8.033      ;
; 91.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[569]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 8.033      ;
; 91.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[568]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 8.033      ;
; 91.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 8.033      ;
; 91.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[566]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 8.033      ;
; 91.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.038      ;
; 91.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.038      ;
; 91.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.038      ;
; 91.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.038      ;
; 91.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.038      ;
; 91.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.038      ;
; 91.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.038      ;
; 91.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[586]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.013      ;
; 91.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[585]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.013      ;
; 91.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[584]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.013      ;
; 91.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[583]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.013      ;
; 91.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[582]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.013      ;
; 91.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.019      ;
; 91.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.019      ;
; 91.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.019      ;
; 91.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.019      ;
; 91.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.019      ;
; 91.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.019      ;
; 91.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.981      ;
; 91.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.981      ;
; 91.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.981      ;
; 91.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.981      ;
; 91.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.981      ;
; 91.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.981      ;
; 91.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.981      ;
; 91.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[584]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.956      ;
; 91.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[585]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.956      ;
; 91.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[582]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.956      ;
; 91.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[586]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.956      ;
; 91.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[583]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.956      ;
; 91.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.965      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][132]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 0.974      ;
; 0.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.976      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a0~porta_datain_reg0                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.002      ;
; 0.385 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[0]                                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[0]                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_IDLE                                                                                                                                                                           ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_IDLE                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][208]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.048      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][287]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.054      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][269]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.051      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][252]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.057      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][230]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.052      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][271]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.055      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][243]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.059      ;
; 0.402 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|init_done                                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|init_done                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[0]                                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[0]                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[1]                                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[1]                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_PREPARE_BANK_CLOSE_ALL                                                                                                                                                         ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_PREPARE_BANK_CLOSE_ALL                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                               ; controller:u0|controller_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[2]                                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[2]                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_CLOSE_ALL                                                                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_CLOSE_ALL                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[3]                                                                                                                                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[3]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][232]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.060      ;
; 0.402 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                   ; controller:u0|controller_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[3]                                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[3]                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[15]                                                                                                         ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[15]                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg                                                                                                      ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][19]                                                                                                                    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][19]                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                   ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                               ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[1]                                                                                                       ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[1]                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_TERMINATED                                                                                                                                                                     ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_TERMINATED                                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[7]                                                                                                          ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[7]                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[2]                                                                                                                                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[2]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[0]                                                                                                                                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[0]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                             ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[1]                                                                                                                                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[1]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_address                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_address                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|count[0]                                                                                                             ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|count[0]                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|use_reg                                                                                                              ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|use_reg                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_AUTO_REFRESH                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_AUTO_REFRESH                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[2]                                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[2]                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[0]                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[0]                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_ACTIVATE                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_ACTIVATE                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|ack_refresh_request                                                                                                                                                                         ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|ack_refresh_request                                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_request                                                                                                                                                                             ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_request                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                       ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                        ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                      ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                             ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|read                                                                                                               ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|read                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                             ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|write                                                                                                              ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|write                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[2]                                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[2]                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_POWERUP                                                                                                                                                                         ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_POWERUP                                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                        ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_POWERUP                                                                                                                                                                        ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_POWERUP                                                                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                             ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                      ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                            ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                             ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[0]                                                                                                          ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[0]                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_pio_0:pio_0|data_out                                                                                                                                                                                                                                         ; controller:u0|controller_pio_0:pio_0|data_out                                                                                                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[1]                                                                                                          ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[1]                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[2]                                                                                                          ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[2]                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[1]                                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[1]                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[3]                                                                                                          ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[3]                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[4]                                                                                                          ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[4]                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[5]                                                                                                          ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[5]                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[6]                                                                                                          ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[6]                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[8]                                                                                                          ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[8]                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[10]                                                                                                         ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[10]                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.494 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.760      ;
; 0.497 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.763      ;
; 0.706 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.972      ;
; 0.707 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.974      ;
; 0.710 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.977      ;
; 0.712 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.978      ;
; 0.735 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.001      ;
; 0.735 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.001      ;
; 0.735 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.001      ;
; 0.818 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.084      ;
; 0.861 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.127      ;
; 0.863 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.129      ;
; 0.921 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.184      ;
; 0.957 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.220      ;
; 0.974 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.237      ;
; 0.983 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.246      ;
; 1.028 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.296      ;
; 1.032 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.298      ;
; 1.045 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.311      ;
; 1.046 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.312      ;
; 1.121 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.387      ;
; 1.122 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.388      ;
; 1.122 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.388      ;
; 1.126 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.392      ;
; 1.150 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.416      ;
; 1.151 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.417      ;
; 1.152 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.418      ;
; 1.156 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.422      ;
; 1.181 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.447      ;
; 1.196 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.462      ;
; 1.211 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.477      ;
; 1.243 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.509      ;
; 1.248 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.514      ;
; 1.251 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.517      ;
; 1.272 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.538      ;
; 1.272 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.538      ;
; 1.273 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.539      ;
; 1.278 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.544      ;
; 1.290 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.556      ;
; 1.305 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.571      ;
; 1.318 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.584      ;
; 1.345 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.611      ;
; 1.366 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.632      ;
; 1.370 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.636      ;
; 1.373 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.639      ;
; 1.394 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.660      ;
; 1.394 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.660      ;
; 1.394 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.660      ;
; 1.411 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.677      ;
; 1.412 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.678      ;
; 1.427 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.693      ;
; 1.433 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.699      ;
; 1.451 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.717      ;
; 1.453 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.719      ;
; 1.455 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.721      ;
; 1.457 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.723      ;
; 1.487 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.753      ;
; 1.488 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.754      ;
; 1.516 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.782      ;
; 1.517 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.783      ;
; 1.520 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.786      ;
; 1.524 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.790      ;
; 1.533 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.799      ;
; 1.533 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.799      ;
; 1.533 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.802      ;
; 1.547 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.813      ;
; 1.548 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.817      ;
; 1.549 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.815      ;
; 1.555 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.821      ;
; 1.562 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.828      ;
; 1.565 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.831      ;
; 1.568 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.834      ;
; 1.577 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.843      ;
; 1.579 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.845      ;
; 1.599 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.865      ;
; 1.608 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.874      ;
; 1.609 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.875      ;
; 1.614 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.880      ;
; 1.627 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.893      ;
; 1.638 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.904      ;
; 1.639 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.905      ;
; 1.642 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.908      ;
; 1.643 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.909      ;
; 1.655 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.921      ;
; 1.655 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.924      ;
; 1.669 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.935      ;
; 1.670 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.939      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                    ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.684      ;
; 0.455 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.739      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.723      ;
; 0.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.723      ;
; 0.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.723      ;
; 0.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.730      ;
; 0.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.730      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.735      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[252]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[251]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[246]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[245]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[254]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[253]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.737      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[337]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[336]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[319]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[318]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.737      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[278]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[277]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[249]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[248]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[230]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[229]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[325]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[324]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[322]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[321]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[316]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[315]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[314]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[313]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[281]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[280]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[269]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[268]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[247]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[246]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[241]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[240]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[320]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[319]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[304]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[303]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.740      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.741      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.741      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[184]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.740      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.741      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.741      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 5.452 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[12]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 4.227      ;
; 5.452 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[14]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 4.227      ;
; 5.452 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[13]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 4.227      ;
; 5.453 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[15]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 4.227      ;
; 5.453 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[11]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 4.228      ;
; 5.490 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[3]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 4.206      ;
; 5.490 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[0]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 4.206      ;
; 5.490 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[1]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 4.206      ;
; 5.490 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[2]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 4.206      ;
; 5.491 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[9]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.206      ;
; 5.491 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[7]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 4.203      ;
; 5.491 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[10]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.206      ;
; 5.491 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[8]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.206      ;
; 5.491 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[6]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 4.203      ;
; 5.491 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[5]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.202      ;
; 5.491 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[4]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.202      ;
; 5.531 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[14]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.249      ;
; 5.531 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.249      ;
; 5.531 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.249      ;
; 5.532 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.249      ;
; 5.532 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[11]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.250      ;
; 5.569 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[0]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.226      ;
; 5.569 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[9]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.226      ;
; 5.569 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[3]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.228      ;
; 5.569 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[2]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.228      ;
; 5.569 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.228      ;
; 5.569 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[0]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.228      ;
; 5.570 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[12]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.225      ;
; 5.570 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[11]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.226      ;
; 5.570 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[1]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.224      ;
; 5.570 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[7]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.226      ;
; 5.570 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.228      ;
; 5.570 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[8]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.228      ;
; 5.570 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[7]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.225      ;
; 5.570 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[6]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.225      ;
; 5.570 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[5]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.224      ;
; 5.570 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.224      ;
; 5.570 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[10]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.228      ;
; 5.625 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.284      ;
; 5.625 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.284      ;
; 5.625 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.284      ;
; 5.625 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.284      ;
; 5.639 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[0]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 4.145      ;
; 5.640 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[4]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 4.149      ;
; 5.640 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 4.149      ;
; 5.644 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[1]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 4.145      ;
; 5.645 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[10]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.142      ;
; 5.645 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[1]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.142      ;
; 5.652 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.139      ;
; 5.652 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[8]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.135      ;
; 5.673 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[2]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.118      ;
; 5.673 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[0]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.118      ;
; 5.673 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[3]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.118      ;
; 5.690 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_4                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.061      ;
; 5.690 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_3                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.061      ;
; 5.690 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_5                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.061      ;
; 5.691 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_6                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.061      ;
; 5.691 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_2                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 4.062      ;
; 5.728 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_7                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 4.040      ;
; 5.728 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_8                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 4.040      ;
; 5.728 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_9                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 4.040      ;
; 5.728 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe                                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 4.040      ;
; 5.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_13                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.037      ;
; 5.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_10                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.036      ;
; 5.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_11                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.036      ;
; 5.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_12                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.037      ;
; 5.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_14                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.040      ;
; 5.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_1                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.040      ;
; 5.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_15                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.040      ;
; 5.776 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.019      ;
; 5.776 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.019      ;
; 5.777 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[2]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.019      ;
; 5.871 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[3]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.913      ;
; 5.941 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.962      ;
; 5.941 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.962      ;
; 5.941 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.962      ;
; 5.941 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.962      ;
; 5.990 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.928      ;
; 5.994 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.947      ;
; 5.994 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.947      ;
; 5.994 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.940      ;
; 5.994 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.947      ;
; 5.994 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_valid                                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.947      ;
; 5.994 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_valid                                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.947      ;
; 5.994 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.940      ;
; 5.994 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.940      ;
; 5.994 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.940      ;
; 5.994 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.940      ;
; 5.994 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.940      ;
; 6.023 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.878      ;
; 6.023 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.878      ;
; 6.031 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 3.898      ;
; 6.031 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 3.898      ;
; 6.032 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[0]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.902      ;
; 6.032 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[5]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.902      ;
; 6.032 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[1]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.902      ;
; 6.032 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[2]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.902      ;
; 6.032 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[3]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.902      ;
; 6.032 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[4]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.902      ;
; 6.038 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.894      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 2.327      ;
; 48.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.364      ; 1.574      ;
; 96.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[572] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.738      ;
; 96.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[571] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.738      ;
; 96.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[570] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.738      ;
; 96.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[569] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.738      ;
; 96.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[568] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.738      ;
; 96.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.738      ;
; 96.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[566] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.738      ;
; 96.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.737      ;
; 96.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.737      ;
; 96.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.737      ;
; 96.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.737      ;
; 96.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.737      ;
; 96.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.737      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.739      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.739      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.739      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.739      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.739      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.739      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.739      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[581] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.738      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[580] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.738      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[579] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.738      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.738      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[577] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.738      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[576] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.738      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[575] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.738      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[574] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.738      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[573] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.738      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.737      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.737      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.737      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.739      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.739      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.739      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.739      ;
; 96.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.739      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.737      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.737      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.737      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.737      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.737      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.737      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.736      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.736      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.736      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.736      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.736      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.738      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.738      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.738      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.738      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.738      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.738      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.735      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.735      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.738      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.739      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.739      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.739      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.739      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.739      ;
; 96.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.739      ;
; 96.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.729      ;
; 96.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.729      ;
; 96.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.729      ;
; 96.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.729      ;
; 96.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.729      ;
; 96.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.737      ;
; 96.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.737      ;
; 96.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.737      ;
; 96.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.737      ;
; 96.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.737      ;
; 96.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[586] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.727      ;
; 96.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[585] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.727      ;
; 96.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[584] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.727      ;
; 96.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[583] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.727      ;
; 96.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[582] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.727      ;
; 96.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.736      ;
; 96.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.736      ;
; 96.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[607] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.736      ;
; 96.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[609] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.735      ;
; 96.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[608] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.736      ;
; 96.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[612] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.735      ;
; 96.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[611] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.735      ;
; 96.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[610] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.735      ;
; 96.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.736      ;
; 96.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[613] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.735      ;
; 96.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.736      ;
; 96.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[603] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.736      ;
; 96.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.736      ;
; 96.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.736      ;
; 96.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[605] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.736      ;
; 96.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[606] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.736      ;
; 96.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[604] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.736      ;
; 96.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.734      ;
; 96.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.734      ;
; 96.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.734      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.747      ;
; 1.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.747      ;
; 1.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.772      ;
; 1.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.772      ;
; 1.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.772      ;
; 1.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.778      ;
; 1.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.778      ;
; 1.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.778      ;
; 1.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.778      ;
; 1.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.778      ;
; 1.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.778      ;
; 1.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.778      ;
; 1.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.834      ;
; 1.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.834      ;
; 1.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.834      ;
; 1.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.834      ;
; 1.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.834      ;
; 1.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.834      ;
; 1.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.834      ;
; 1.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.001      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.034      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.034      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.034      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.034      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.034      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.034      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.034      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.034      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.034      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.034      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.034      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.034      ;
; 1.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.014      ;
; 1.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.014      ;
; 1.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.014      ;
; 1.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.014      ;
; 1.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.014      ;
; 1.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.037      ;
; 1.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.037      ;
; 1.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.037      ;
; 1.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.037      ;
; 1.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.037      ;
; 1.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.037      ;
; 1.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.037      ;
; 1.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.037      ;
; 1.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.037      ;
; 1.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.080      ;
; 1.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.080      ;
; 1.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.080      ;
; 1.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.080      ;
; 1.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.080      ;
; 1.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.080      ;
; 1.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.137      ;
; 1.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.261      ;
; 1.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.261      ;
; 1.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.261      ;
; 1.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.261      ;
; 1.985 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.253      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.267      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.267      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.267      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.267      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.267      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.267      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.267      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.267      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.267      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.267      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.267      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.267      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.267      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.267      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.267      ;
; 1.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.267      ;
; 2.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.275      ;
; 2.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.275      ;
; 2.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.275      ;
; 2.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.312      ;
; 2.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.312      ;
; 2.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.312      ;
; 2.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.312      ;
; 2.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.312      ;
; 2.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.312      ;
; 2.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.344      ;
; 2.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.344      ;
; 2.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.344      ;
; 2.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.344      ;
; 2.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.344      ;
; 2.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.344      ;
; 2.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.344      ;
; 2.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.344      ;
; 2.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.344      ;
; 2.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.344      ;
; 2.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.367      ;
; 2.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.557      ;
; 3.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.410      ;
; 3.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.410      ;
; 3.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.410      ;
; 3.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.410      ;
; 3.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.410      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.708 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]~_Duplicate_1                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 3.439      ;
; 2.708 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]~_Duplicate_1                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 3.439      ;
; 2.739 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_IDLE                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 3.436      ;
; 2.739 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[0]                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 3.436      ;
; 2.961 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.240      ;
; 2.961 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.240      ;
; 2.961 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.240      ;
; 2.961 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.240      ;
; 2.961 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.240      ;
; 2.961 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.240      ;
; 2.961 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.240      ;
; 2.961 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.240      ;
; 2.961 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.240      ;
; 2.961 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.240      ;
; 2.961 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.240      ;
; 2.971 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[21]                                                                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.241      ;
; 2.972 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[5]                                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.241      ;
; 2.972 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[23]                                                                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.241      ;
; 2.972 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[22]                                                                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.241      ;
; 2.972 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[7]                                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.241      ;
; 2.972 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[6]                                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.241      ;
; 2.973 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.238      ;
; 2.973 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.238      ;
; 2.973 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.238      ;
; 2.973 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.240      ;
; 2.973 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.238      ;
; 2.973 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.238      ;
; 2.973 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.240      ;
; 2.973 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.238      ;
; 2.973 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.240      ;
; 2.973 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.240      ;
; 2.973 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.240      ;
; 2.973 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.240      ;
; 2.973 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.240      ;
; 2.973 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.240      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.249      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.249      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[2]                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.250      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.249      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.249      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[3]                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.250      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[4]                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.250      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.249      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.249      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.249      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.250      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate2                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.249      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate1                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.249      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[1]                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.250      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot                                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.250      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[0]                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.250      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[5]                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.250      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.249      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[11]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.249      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_logic                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.250      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_break                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.250      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_exception                                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.250      ;
; 2.984 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[9]                                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.249      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[4]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.251      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.249      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[18]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.247      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[0]                                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.249      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[1]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.251      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.247      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.247      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[4]                                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.249      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[17]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.247      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[0]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.248      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[5]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.251      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[3]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[4]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.252      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[0]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.251      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.249      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[1]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.252      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.249      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.248      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.248      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[5]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.248      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.248      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[5]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.252      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[20]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.248      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[2]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.249      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.249      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[2]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.251      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[3]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.252      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.248      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.249      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[1]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[16]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.247      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[5]                                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.249      ;
; 2.985 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.247      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.800
Worst Case Available Settling Time: 17.632 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.012  ; 0.000         ;
; CLOCK_50                                              ; 17.819 ; 0.000         ;
; altera_reserved_tck                                   ; 46.477 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.107 ; 0.000         ;
; altera_reserved_tck                                   ; 0.187 ; 0.000         ;
; CLOCK_50                                              ; 0.188 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.751  ; 0.000         ;
; altera_reserved_tck                                   ; 49.267 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                   ; 0.685 ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.400 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.718  ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.944  ; 0.000         ;
; CLOCK_50                                              ; 9.250  ; 0.000         ;
; altera_reserved_tck                                   ; 49.268 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 6.012 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.882      ;
; 6.028 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[37] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.864      ;
; 6.028 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.864      ;
; 6.029 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.867      ;
; 6.031 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.866      ;
; 6.045 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.907      ;
; 6.052 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.900      ;
; 6.054 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.896      ;
; 6.057 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.893      ;
; 6.057 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.893      ;
; 6.057 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.893      ;
; 6.057 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.893      ;
; 6.058 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.889      ;
; 6.061 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.889      ;
; 6.062 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.890      ;
; 6.064 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.886      ;
; 6.064 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.886      ;
; 6.064 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.886      ;
; 6.064 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.886      ;
; 6.065 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.882      ;
; 6.071 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[33] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.821      ;
; 6.071 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.879      ;
; 6.072 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.823      ;
; 6.074 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.876      ;
; 6.074 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.876      ;
; 6.074 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.876      ;
; 6.074 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.876      ;
; 6.075 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.872      ;
; 6.075 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.876      ;
; 6.083 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.868      ;
; 6.084 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.865      ;
; 6.087 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.862      ;
; 6.087 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.862      ;
; 6.087 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.862      ;
; 6.087 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.862      ;
; 6.088 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.858      ;
; 6.088 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[37] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.805      ;
; 6.088 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.805      ;
; 6.089 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.808      ;
; 6.091 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.807      ;
; 6.092 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.857      ;
; 6.092 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.800      ;
; 6.092 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[35] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.800      ;
; 6.095 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.854      ;
; 6.095 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.854      ;
; 6.095 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.854      ;
; 6.095 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.854      ;
; 6.096 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.850      ;
; 6.097 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.855      ;
; 6.098 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.854      ;
; 6.101 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.851      ;
; 6.105 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.847      ;
; 6.106 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.844      ;
; 6.108 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.844      ;
; 6.109 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.841      ;
; 6.109 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.841      ;
; 6.109 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.841      ;
; 6.109 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.841      ;
; 6.110 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.787      ;
; 6.110 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.837      ;
; 6.115 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.837      ;
; 6.118 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.834      ;
; 6.128 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.823      ;
; 6.131 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.820      ;
; 6.131 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[33] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.762      ;
; 6.135 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.748      ;
; 6.136 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.815      ;
; 6.138 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.747      ;
; 6.139 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.812      ;
; 6.140 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.752      ;
; 6.148 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.804      ;
; 6.148 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[38] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.744      ;
; 6.150 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.802      ;
; 6.151 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[37] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 3.730      ;
; 6.151 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 3.730      ;
; 6.152 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.733      ;
; 6.152 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.741      ;
; 6.152 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[35] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.741      ;
; 6.153 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.799      ;
; 6.154 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[37] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.729      ;
; 6.154 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.729      ;
; 6.154 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.732      ;
; 6.155 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.732      ;
; 6.157 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.793      ;
; 6.157 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.731      ;
; 6.160 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.790      ;
; 6.160 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.790      ;
; 6.160 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.790      ;
; 6.160 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.790      ;
; 6.161 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.786      ;
; 6.165 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[3]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.729      ;
; 6.168 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.783      ;
; 6.170 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.728      ;
; 6.176 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.776      ;
; 6.177 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.772      ;
; 6.180 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.769      ;
; 6.180 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.769      ;
; 6.180 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.769      ;
; 6.180 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.769      ;
; 6.181 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.765      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                           ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.819 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.130      ;
; 17.819 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.130      ;
; 17.919 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.030      ;
; 17.919 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.030      ;
; 17.982 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.967      ;
; 17.982 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.967      ;
; 17.997 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.952      ;
; 17.997 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.952      ;
; 18.018 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.931      ;
; 18.018 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.931      ;
; 18.027 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.925      ;
; 18.027 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.925      ;
; 18.070 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.879      ;
; 18.070 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.879      ;
; 18.071 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.878      ;
; 18.071 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.878      ;
; 18.107 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.842      ;
; 18.127 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.825      ;
; 18.127 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.825      ;
; 18.165 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.784      ;
; 18.165 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.784      ;
; 18.179 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.773      ;
; 18.179 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.773      ;
; 18.190 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.762      ;
; 18.190 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.762      ;
; 18.207 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.742      ;
; 18.215 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.737      ;
; 18.215 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.737      ;
; 18.241 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.710      ;
; 18.241 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.710      ;
; 18.246 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.703      ;
; 18.246 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.703      ;
; 18.270 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.679      ;
; 18.274 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.675      ;
; 18.274 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.675      ;
; 18.278 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.674      ;
; 18.278 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.674      ;
; 18.279 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.673      ;
; 18.279 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.673      ;
; 18.282 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.670      ;
; 18.285 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.664      ;
; 18.294 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.658      ;
; 18.305 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.649      ;
; 18.306 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.643      ;
; 18.307 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.645      ;
; 18.308 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.644      ;
; 18.308 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.641      ;
; 18.308 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.641      ;
; 18.311 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.638      ;
; 18.311 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.638      ;
; 18.317 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.637      ;
; 18.318 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.634      ;
; 18.323 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.629      ;
; 18.330 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.622      ;
; 18.352 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.600      ;
; 18.355 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.597      ;
; 18.358 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.591      ;
; 18.359 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.590      ;
; 18.363 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.586      ;
; 18.363 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.586      ;
; 18.364 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.588      ;
; 18.369 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.583      ;
; 18.373 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.579      ;
; 18.373 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.579      ;
; 18.375 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.577      ;
; 18.383 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.566      ;
; 18.383 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.566      ;
; 18.397 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.555      ;
; 18.407 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.545      ;
; 18.418 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.534      ;
; 18.421 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.531      ;
; 18.421 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.531      ;
; 18.423 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.529      ;
; 18.431 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.521      ;
; 18.433 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.519      ;
; 18.438 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.514      ;
; 18.438 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.514      ;
; 18.449 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.505      ;
; 18.449 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.505      ;
; 18.453 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.496      ;
; 18.454 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.498      ;
; 18.454 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.498      ;
; 18.464 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.485      ;
; 18.470 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.482      ;
; 18.481 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.471      ;
; 18.482 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.470      ;
; 18.482 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.470      ;
; 18.485 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.467      ;
; 18.485 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.467      ;
; 18.486 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.466      ;
; 18.486 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.463      ;
; 18.486 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.463      ;
; 18.488 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.464      ;
; 18.488 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.464      ;
; 18.489 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.463      ;
; 18.496 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.456      ;
; 18.497 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.455      ;
; 18.500 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.452      ;
; 18.506 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.446      ;
; 18.509 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.443      ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 3.946      ;
; 46.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 3.882      ;
; 46.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 3.864      ;
; 46.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.804      ;
; 46.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.723      ;
; 46.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 3.686      ;
; 46.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.461      ;
; 46.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.437      ;
; 47.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 3.398      ;
; 47.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.366      ;
; 47.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.328      ;
; 47.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.327      ;
; 47.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.213      ;
; 47.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.159      ;
; 47.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 3.075      ;
; 47.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 3.068      ;
; 47.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.031      ;
; 47.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 3.013      ;
; 47.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 2.788      ;
; 47.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 2.651      ;
; 47.891 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 2.527      ;
; 48.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.085      ;
; 48.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.828      ;
; 48.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.646      ;
; 48.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.637      ;
; 48.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 1.618      ;
; 48.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.618      ;
; 48.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.608      ;
; 48.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.574      ;
; 48.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.523      ;
; 48.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.511      ;
; 48.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.456      ;
; 48.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.423      ;
; 49.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.249      ;
; 49.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                           ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.143      ;
; 49.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.133      ;
; 49.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.093      ;
; 49.770 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                  ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 0.646      ;
; 95.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.111      ;
; 95.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.111      ;
; 95.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.111      ;
; 95.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.111      ;
; 95.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.111      ;
; 95.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.111      ;
; 95.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.091      ;
; 95.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.091      ;
; 95.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.091      ;
; 95.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.091      ;
; 95.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.091      ;
; 95.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.091      ;
; 95.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.091      ;
; 95.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[586]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.075      ;
; 95.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[585]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.075      ;
; 95.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[584]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.075      ;
; 95.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[583]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.075      ;
; 95.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[582]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.075      ;
; 95.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.027      ;
; 95.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.027      ;
; 95.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.027      ;
; 95.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.027      ;
; 95.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.027      ;
; 95.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.027      ;
; 95.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.007      ;
; 95.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.007      ;
; 95.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.007      ;
; 95.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.007      ;
; 95.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.007      ;
; 95.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.007      ;
; 95.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.007      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[586]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.991      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[585]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.991      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[584]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.991      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[583]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.991      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[582]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.991      ;
; 95.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.990      ;
; 95.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.990      ;
; 95.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.990      ;
; 95.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.990      ;
; 95.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.990      ;
; 95.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.990      ;
; 95.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.970      ;
; 95.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.970      ;
; 95.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.970      ;
; 95.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.970      ;
; 95.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.970      ;
; 95.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.970      ;
; 95.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.970      ;
; 95.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[572]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.962      ;
; 95.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[571]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.962      ;
; 95.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[570]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.962      ;
; 95.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[569]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.962      ;
; 95.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[568]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.962      ;
; 95.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.962      ;
; 95.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[566]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.962      ;
; 95.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[585]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.954      ;
; 95.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[586]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.954      ;
; 95.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[584]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.954      ;
; 95.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[582]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.954      ;
; 95.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[583]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.954      ;
; 96.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.944      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][132]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.428      ;
; 0.109 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.430      ;
; 0.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.441      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][252]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.469      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][287]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.470      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][232]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.471      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][208]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.468      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][254]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.473      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][269]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.469      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][249]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.474      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][243]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.476      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.471      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][263]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.475      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][224]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.473      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][267]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.476      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][265]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.480      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_address_reg0                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.484      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][234]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.480      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][242]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a72~porta_datain_reg0                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.475      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][271]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][209]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.478      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][115]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][120]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.476      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.476      ;
; 0.153 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[0]                                                 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.479      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][230]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][219]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][191]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.480      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.480      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][270]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.480      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][280]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.481      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][190]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.481      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][300]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a288~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.478      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.481      ;
; 0.158 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[1]                                                 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.484      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][225]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.487      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][188]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][299]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a288~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][196]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.162 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ram_block1a0~porta_address_reg0 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.482      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][244]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][218]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][198]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][236]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][78]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a72~porta_datain_reg0                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.489      ;
; 0.165 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_b_module:controller_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ram_block1a0~porta_address_reg0 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][272]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.488      ;
; 0.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][278]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][279]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.168 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[3]                                                 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a72~porta_datain_reg0                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.492      ;
; 0.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][124]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.493      ;
; 0.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][144]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.491      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][311]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a288~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.492      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][320]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a288~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.492      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.497      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][285]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.500      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][116]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.496      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_address_reg0                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.508      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][168]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][138]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.497      ;
; 0.176 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[2]                                                 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.502      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][161]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.499      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][130]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.498      ;
; 0.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][313]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a288~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.499      ;
; 0.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][106]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a72~porta_datain_reg0                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.499      ;
; 0.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.501      ;
; 0.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][170]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.502      ;
; 0.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][171]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.500      ;
; 0.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.502      ;
; 0.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a72~porta_datain_reg0                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.500      ;
; 0.180 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[0]                                                                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[0]                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][276]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.502      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][160]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.503      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][166]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.504      ;
; 0.180 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_IDLE                                                                                                                                                          ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_IDLE                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][336]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a324~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.504      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][163]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.504      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][156]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.505      ;
; 0.184 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_b_module:controller_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ram_block1a0~porta_address_reg0 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.509      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][165]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.508      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][302]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a288~porta_datain_reg0                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.508      ;
; 0.186 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ram_block1a0~porta_address_reg0 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.506      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.507      ;
; 0.187 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[2]                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[2]                                                                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[1]                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[1]                                                                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[0]                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[0]                                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[2]                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[2]                                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                  ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[1]                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[1]                                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[0]                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[0]                                                                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                    ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[246]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[245]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[325]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[324]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[320]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[319]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[319]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[318]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[316]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[315]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[314]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[313]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[278]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[277]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[252]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[251]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[230]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[229]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[337]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[336]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[322]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[321]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[281]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[280]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[269]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[268]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[254]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[253]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[249]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[248]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[733]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[732]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[256]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[681]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[680]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[247]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[246]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[241]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[240]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1014]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1013]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[877]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[876]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[868]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[867]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[329]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[730]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[729]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[724]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[723]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.206 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.325      ;
; 0.226 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.345      ;
; 0.304 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.316 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.436      ;
; 0.319 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.438      ;
; 0.320 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.439      ;
; 0.359 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.478      ;
; 0.378 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.497      ;
; 0.391 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.510      ;
; 0.405 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.522      ;
; 0.419 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.536      ;
; 0.432 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.549      ;
; 0.435 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.552      ;
; 0.454 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.463 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.586      ;
; 0.468 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.588      ;
; 0.516 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.637      ;
; 0.521 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.641      ;
; 0.523 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.642      ;
; 0.529 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.651      ;
; 0.544 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.663      ;
; 0.549 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.668      ;
; 0.551 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.670      ;
; 0.582 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.702      ;
; 0.583 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.704      ;
; 0.585 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.705      ;
; 0.587 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.707      ;
; 0.590 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.709      ;
; 0.595 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.715      ;
; 0.596 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.716      ;
; 0.607 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.726      ;
; 0.610 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.729      ;
; 0.615 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.734      ;
; 0.619 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.738      ;
; 0.620 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.739      ;
; 0.621 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.740      ;
; 0.625 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.744      ;
; 0.648 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.768      ;
; 0.649 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.769      ;
; 0.650 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.770      ;
; 0.651 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.771      ;
; 0.651 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.771      ;
; 0.661 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.781      ;
; 0.664 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.783      ;
; 0.664 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.783      ;
; 0.665 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.785      ;
; 0.670 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.792      ;
; 0.671 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.790      ;
; 0.673 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.792      ;
; 0.677 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.796      ;
; 0.678 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.797      ;
; 0.683 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.802      ;
; 0.684 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.803      ;
; 0.686 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.805      ;
; 0.695 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.814      ;
; 0.708 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.827      ;
; 0.714 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.834      ;
; 0.714 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.834      ;
; 0.717 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.837      ;
; 0.718 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.838      ;
; 0.721 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.840      ;
; 0.726 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.845      ;
; 0.727 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.846      ;
; 0.728 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.847      ;
; 0.730 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.850      ;
; 0.731 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.851      ;
; 0.732 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.851      ;
; 0.733 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.855      ;
; 0.736 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.858      ;
; 0.736 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.856      ;
; 0.747 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.866      ;
; 0.749 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.868      ;
; 0.750 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.869      ;
; 0.770 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.890      ;
; 0.771 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.890      ;
; 0.778 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.897      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 7.751 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[11]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.090      ;
; 7.751 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[14]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.089      ;
; 7.751 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[13]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.089      ;
; 7.751 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[12]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.089      ;
; 7.752 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[15]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.089      ;
; 7.770 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[5]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 2.079      ;
; 7.770 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[4]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 2.079      ;
; 7.770 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[3]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.082      ;
; 7.770 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[0]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.082      ;
; 7.770 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[1]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.082      ;
; 7.770 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[2]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.082      ;
; 7.771 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[7]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.079      ;
; 7.771 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[10]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 2.082      ;
; 7.771 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[9]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 2.082      ;
; 7.771 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[8]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 2.082      ;
; 7.771 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[6]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.079      ;
; 7.796 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[14]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 2.092      ;
; 7.796 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 2.092      ;
; 7.796 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 2.092      ;
; 7.796 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[11]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 2.093      ;
; 7.797 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 2.092      ;
; 7.803 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.137      ;
; 7.803 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.137      ;
; 7.803 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.137      ;
; 7.803 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.137      ;
; 7.803 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[0]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.082      ;
; 7.806 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.085      ;
; 7.806 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[4]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.085      ;
; 7.809 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[10]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 2.079      ;
; 7.809 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[1]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 2.079      ;
; 7.809 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[1]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.082      ;
; 7.812 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[8]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 2.076      ;
; 7.815 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[0]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.083      ;
; 7.815 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[1]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.082      ;
; 7.815 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.077      ;
; 7.815 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[9]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.083      ;
; 7.815 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[5]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.082      ;
; 7.815 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.082      ;
; 7.815 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[3]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.085      ;
; 7.815 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[2]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.085      ;
; 7.815 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.085      ;
; 7.815 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[0]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.085      ;
; 7.816 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[12]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.082      ;
; 7.816 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[11]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 2.083      ;
; 7.816 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.085      ;
; 7.816 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[6]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.082      ;
; 7.816 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[7]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.082      ;
; 7.816 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[8]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.085      ;
; 7.816 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[7]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 2.083      ;
; 7.816 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[10]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.085      ;
; 7.824 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[3]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.068      ;
; 7.824 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[2]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.068      ;
; 7.824 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[0]                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.068      ;
; 7.885 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_4                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 1.993      ;
; 7.885 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_5                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 1.993      ;
; 7.885 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_3                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 1.993      ;
; 7.885 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_2                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 1.994      ;
; 7.886 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_6                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 1.993      ;
; 7.904 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_7                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.986      ;
; 7.904 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_9                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.986      ;
; 7.904 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe                                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.986      ;
; 7.904 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_10                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.983      ;
; 7.904 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_11                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.983      ;
; 7.904 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_8                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.986      ;
; 7.905 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_13                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.983      ;
; 7.905 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_12                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.983      ;
; 7.905 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_14                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.986      ;
; 7.905 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_1                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.986      ;
; 7.905 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_15                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.986      ;
; 7.920 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[3]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 1.965      ;
; 7.924 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.008      ;
; 7.924 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.008      ;
; 7.924 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.008      ;
; 7.924 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.008      ;
; 7.925 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.973      ;
; 7.925 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.973      ;
; 7.926 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[2]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.973      ;
; 7.944 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.998      ;
; 7.946 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.010      ;
; 7.946 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.010      ;
; 7.946 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.010      ;
; 7.946 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_valid                                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.010      ;
; 7.946 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_valid                                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.010      ;
; 7.949 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.004      ;
; 7.949 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.004      ;
; 7.949 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.004      ;
; 7.949 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.004      ;
; 7.949 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.004      ;
; 7.949 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.004      ;
; 7.965 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 1.965      ;
; 7.965 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 1.965      ;
; 7.969 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[0]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.983      ;
; 7.969 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[5]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.983      ;
; 7.969 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[1]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.983      ;
; 7.969 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[2]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.983      ;
; 7.969 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[3]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.983      ;
; 7.969 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[4]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.983      ;
; 7.970 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.979      ;
; 7.970 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.979      ;
; 7.973 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.978      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.156      ;
; 49.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.779      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.877      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.877      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.877      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.877      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.877      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.877      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.876      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.876      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.876      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.876      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.876      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.878      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.878      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.878      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.878      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.878      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.878      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.876      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.876      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.878      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.878      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.878      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.878      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.878      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.878      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.879      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.879      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.879      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.879      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.879      ;
; 98.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.879      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.877      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.877      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.877      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.877      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.877      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.877      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.877      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[581] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.876      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[580] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.876      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[579] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.876      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.876      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[577] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.876      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[576] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.876      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[575] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.876      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[574] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.876      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[573] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.876      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[572] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.876      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[571] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.876      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[570] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.876      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[569] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.876      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[568] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.876      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.876      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[566] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.876      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.875      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.875      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.875      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.874      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.874      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.874      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.874      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.874      ;
; 98.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.874      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.875      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[606] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.874      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.870      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.875      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[610] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.874      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.875      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.875      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[611] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.874      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[608] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.874      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[605] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.874      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[604] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.874      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.870      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.870      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[603] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.874      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.875      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.870      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[609] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.874      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.875      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[613] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.874      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[586] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.869      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.870      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[612] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.874      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[607] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.874      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[585] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.869      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[584] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.869      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[583] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.869      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[582] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.869      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.873      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.873      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.873      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.873      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.873      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.873      ;
; 98.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.873      ;
; 98.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.875      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.806      ;
; 0.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.806      ;
; 0.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.819      ;
; 0.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.819      ;
; 0.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.819      ;
; 0.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.824      ;
; 0.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.824      ;
; 0.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.824      ;
; 0.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.824      ;
; 0.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.824      ;
; 0.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.824      ;
; 0.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.824      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.846      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.846      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.846      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.846      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.846      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.846      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.846      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.935      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.968      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.968      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.968      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.968      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.968      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.968      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.968      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.968      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.968      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.968      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.968      ;
; 0.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.968      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.950      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.950      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.950      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.950      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.950      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.962      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.962      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.962      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.962      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.962      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.962      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.958      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.958      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.958      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.958      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.958      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.958      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.958      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.958      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.958      ;
; 0.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.999      ;
; 0.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.045      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.069      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.069      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.069      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.069      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.069      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.069      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.069      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.069      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.069      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.069      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.069      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.069      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.069      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.069      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.069      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.069      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.077      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.077      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.077      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.077      ;
; 0.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.076      ;
; 0.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.076      ;
; 0.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.076      ;
; 0.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.091      ;
; 0.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.091      ;
; 0.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.091      ;
; 0.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.091      ;
; 0.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.091      ;
; 0.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.091      ;
; 0.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.104      ;
; 0.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.097      ;
; 0.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.097      ;
; 0.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.097      ;
; 0.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.097      ;
; 0.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.097      ;
; 0.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.097      ;
; 0.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.097      ;
; 0.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.097      ;
; 0.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.097      ;
; 0.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.097      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.228      ;
; 1.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.721      ;
; 1.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.724      ;
; 1.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.721      ;
; 1.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[392]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.721      ;
; 1.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.723      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.400 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]~_Duplicate_1                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.719      ;
; 1.400 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]~_Duplicate_1                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.719      ;
; 1.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_IDLE                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.715      ;
; 1.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[0]                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.715      ;
; 1.492 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.619      ;
; 1.492 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.619      ;
; 1.492 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.619      ;
; 1.492 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.619      ;
; 1.492 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.619      ;
; 1.492 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.619      ;
; 1.492 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.619      ;
; 1.492 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.619      ;
; 1.492 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.619      ;
; 1.492 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.619      ;
; 1.492 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.619      ;
; 1.498 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[5]                                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.620      ;
; 1.498 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[23]                                                                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.620      ;
; 1.498 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[22]                                                                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.620      ;
; 1.498 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[7]                                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.620      ;
; 1.498 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[6]                                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.620      ;
; 1.499 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.617      ;
; 1.499 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.617      ;
; 1.499 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[21]                                                                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.621      ;
; 1.499 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.617      ;
; 1.499 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.619      ;
; 1.499 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.617      ;
; 1.499 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.617      ;
; 1.499 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.619      ;
; 1.499 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.617      ;
; 1.499 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.619      ;
; 1.499 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.619      ;
; 1.499 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.619      ;
; 1.499 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.619      ;
; 1.499 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.619      ;
; 1.499 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.619      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.631      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[2]                                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.625      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.630      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[21]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.625      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.623      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.629      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.627      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.630      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[2]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.628      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.627      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.629      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src2[22]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.629      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.628      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.631      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[28]                                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.627      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.631      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.631      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.631      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src2[20]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.629      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.631      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]                                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.623      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.628      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.629      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.629      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.627      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[7]                                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.631      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.629      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[29]                                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.627      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[4]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.626      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[1]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.626      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.629      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.631      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.631      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.628      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.633      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.621      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[5]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.626      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed                                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.633      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.626      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[7]                                                                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.624      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.631      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[25]                                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.626      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_new_inst                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.629      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.631      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_ld                                                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.633      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.626      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.623      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[5]                                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.631      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr                                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.626      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.625      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.624      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[3]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.630      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[12]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.631      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[0]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.630      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src2[13]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.628      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src2[15]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.621      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[21]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.630      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[5]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.630      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[16]                                                                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.632      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[2]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.630      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[20]                                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.630      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.630      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[3]                                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.633      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.631      ;
; 1.508 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.621      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.800
Worst Case Available Settling Time: 18.877 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; 1.097  ; 0.107 ; 5.096    ; 0.685   ; 4.611               ;
;  CLOCK_50                                              ; 15.004 ; 0.188 ; N/A      ; N/A     ; 9.250               ;
;  altera_reserved_tck                                   ; 41.460 ; 0.187 ; 47.746   ; 0.685   ; 49.228              ;
;  pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.097  ; 0.107 ; 5.096    ; 1.400   ; 4.611               ;
;  pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; N/A    ; N/A   ; N/A      ; N/A     ; 4.724               ;
; Design-wide TNS                                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; USER_LED            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Scan_Sig[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Scan_Sig[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Scan_Sig[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; USER_PB                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; USER_LED            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; Scan_Sig[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; Scan_Sig[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; Scan_Sig[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.98e-08 V                   ; 3.1 V               ; 2.98e-08 V          ; 0.219 V                              ; 0.23 V                               ; 1.1e-09 s                   ; 2.83e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.98e-08 V                  ; 3.1 V              ; 2.98e-08 V         ; 0.219 V                             ; 0.23 V                              ; 1.1e-09 s                  ; 2.83e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; USER_LED            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; SMG_Data[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; SMG_Data[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; SMG_Data[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; SMG_Data[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; SMG_Data[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; SMG_Data[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; SMG_Data[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; Scan_Sig[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; Scan_Sig[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; Scan_Sig[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.29e-06 V                   ; 3.09 V              ; 2.29e-06 V          ; 0.086 V                              ; 0.101 V                              ; 1.33e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.29e-06 V                  ; 3.09 V             ; 2.29e-06 V         ; 0.086 V                             ; 0.101 V                             ; 1.33e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; USER_LED            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; SMG_Data[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; SMG_Data[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; SMG_Data[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; SMG_Data[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; Scan_Sig[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; Scan_Sig[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; Scan_Sig[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.7e-07 V                    ; 3.51 V              ; -0.00915 V          ; 0.24 V                               ; 0.283 V                              ; 8.78e-10 s                  ; 2.48e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 5.7e-07 V                   ; 3.51 V             ; -0.00915 V         ; 0.24 V                              ; 0.283 V                             ; 8.78e-10 s                 ; 2.48e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 16472      ; 0          ; 106      ; 3        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                   ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                              ; CLOCK_50                                              ; 416        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 53977      ; 0          ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 16472      ; 0          ; 106      ; 3        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                   ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                              ; CLOCK_50                                              ; 416        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 53977      ; 0          ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                          ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 1512       ; 0        ; 2        ; 0        ;
; altera_reserved_tck                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 713        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 1512       ; 0        ; 2        ; 0        ;
; altera_reserved_tck                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 713        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 156   ; 156  ;
; Unconstrained Output Ports      ; 50    ; 50   ;
; Unconstrained Output Port Paths ; 66    ; 66   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                    ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+-------------+
; Target                                                ; Clock                                                 ; Type      ; Status      ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+-------------+
; CLOCK_50                                              ; CLOCK_50                                              ; Base      ; Constrained ;
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; Base      ; Constrained ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET_N             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_PB             ; Partially constrained                                                                ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Scan_Sig[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Scan_Sig[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Scan_Sig[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET_N             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_PB             ; Partially constrained                                                                ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Scan_Sig[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Scan_Sig[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Scan_Sig[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Mar 09 23:30:25 2020
Info: Command: quartus_sta Cyclone10_SDRAMTest -c Cyclone10_SDRAMTest
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'controller/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'controller/synthesis/submodules/controller_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll0_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll0_inst|altpll_component|auto_generated|pll1|clk[0]} {pll0_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll0_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name {pll0_inst|altpll_component|auto_generated|pll1|clk[1]} {pll0_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.097               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.004               0.000 CLOCK_50 
    Info (332119):    41.460               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.340               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.455               0.000 CLOCK_50 
    Info (332119):     0.455               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 5.096
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.096               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    47.746               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.643
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.643               0.000 altera_reserved_tck 
    Info (332119):     3.064               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.625
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.625               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.753               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.713               0.000 CLOCK_50 
    Info (332119):    49.372               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.800
    Info (332114): Worst Case Available Settling Time: 17.393 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.589               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.254               0.000 CLOCK_50 
    Info (332119):    41.980               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.328
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.328               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 CLOCK_50 
    Info (332119):     0.403               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 5.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.452               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    48.036               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.480
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.480               0.000 altera_reserved_tck 
    Info (332119):     2.708               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.611
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.611               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.724               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.729               0.000 CLOCK_50 
    Info (332119):    49.228               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.800
    Info (332114): Worst Case Available Settling Time: 17.632 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.012
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.012               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.819               0.000 CLOCK_50 
    Info (332119):    46.477               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.107
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.107               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 altera_reserved_tck 
    Info (332119):     0.188               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 7.751
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.751               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.267               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.685
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.685               0.000 altera_reserved_tck 
    Info (332119):     1.400               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.718               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.944               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.250               0.000 CLOCK_50 
    Info (332119):    49.268               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.800
    Info (332114): Worst Case Available Settling Time: 18.877 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4865 megabytes
    Info: Processing ended: Mon Mar 09 23:30:29 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:06


