--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml FPGA_TOP_ML505.twx FPGA_TOP_ML505.ncd -o FPGA_TOP_ML505.twr
FPGA_TOP_ML505.pcf

Design file:              FPGA_TOP_ML505.ncd
Physical constraint file: FPGA_TOP_ML505.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6857 paths analyzed, 560 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.690ns.
--------------------------------------------------------------------------------

Paths for end point uart/uareceive/BitCounter_3 (SLICE_X44Y59.DX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].ED.ED/Register/Out_2 (FF)
  Destination:          uart/uareceive/BitCounter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.676ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (1.272 - 1.251)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].ED.ED/Register/Out_2 to uart/uareceive/BitCounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.CQ      Tcko                  0.450   resetParse/BP[0].ED.ED/Register/Out<2>
                                                       resetParse/BP[0].ED.ED/Register/Out_2
    SLICE_X59Y62.B2      net (fanout=1)        0.589   resetParse/BP[0].ED.ED/Register/Out<2>
    SLICE_X59Y62.B       Tilo                  0.094   Reset
                                                       resetParse/BP[0].ED.ED/Out1
    SLICE_X45Y59.A3      net (fanout=31)       2.431   Reset
    SLICE_X45Y59.A       Tilo                  0.094   uart/uareceive/BitCounter_cst
                                                       uart/uareceive/BitCounter_cst1
    SLICE_X44Y59.DX      net (fanout=1)        0.442   uart/uareceive/BitCounter_cst
    SLICE_X44Y59.CLK     Tsrck                 0.576   uart/uareceive/BitCounter<3>
                                                       uart/uareceive/BitCounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.676ns (1.214ns logic, 3.462ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].ED.ED/Register/Out_1 (FF)
  Destination:          uart/uareceive/BitCounter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.460ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (1.272 - 1.251)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].ED.ED/Register/Out_1 to uart/uareceive/BitCounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.BQ      Tcko                  0.450   resetParse/BP[0].ED.ED/Register/Out<2>
                                                       resetParse/BP[0].ED.ED/Register/Out_1
    SLICE_X59Y62.B5      net (fanout=2)        0.373   resetParse/BP[0].ED.ED/Register/Out<1>
    SLICE_X59Y62.B       Tilo                  0.094   Reset
                                                       resetParse/BP[0].ED.ED/Out1
    SLICE_X45Y59.A3      net (fanout=31)       2.431   Reset
    SLICE_X45Y59.A       Tilo                  0.094   uart/uareceive/BitCounter_cst
                                                       uart/uareceive/BitCounter_cst1
    SLICE_X44Y59.DX      net (fanout=1)        0.442   uart/uareceive/BitCounter_cst
    SLICE_X44Y59.CLK     Tsrck                 0.576   uart/uareceive/BitCounter<3>
                                                       uart/uareceive/BitCounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (1.214ns logic, 3.246ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].ED.ED/Register/Out_0 (FF)
  Destination:          uart/uareceive/BitCounter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.453ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (1.272 - 1.251)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].ED.ED/Register/Out_0 to uart/uareceive/BitCounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.AQ      Tcko                  0.450   resetParse/BP[0].ED.ED/Register/Out<2>
                                                       resetParse/BP[0].ED.ED/Register/Out_0
    SLICE_X59Y62.B4      net (fanout=2)        0.366   resetParse/BP[0].ED.ED/Register/Out<0>
    SLICE_X59Y62.B       Tilo                  0.094   Reset
                                                       resetParse/BP[0].ED.ED/Out1
    SLICE_X45Y59.A3      net (fanout=31)       2.431   Reset
    SLICE_X45Y59.A       Tilo                  0.094   uart/uareceive/BitCounter_cst
                                                       uart/uareceive/BitCounter_cst1
    SLICE_X44Y59.DX      net (fanout=1)        0.442   uart/uareceive/BitCounter_cst
    SLICE_X44Y59.CLK     Tsrck                 0.576   uart/uareceive/BitCounter<3>
                                                       uart/uareceive/BitCounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.453ns (1.214ns logic, 3.239ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point uart/uareceive/BitCounter_1 (SLICE_X44Y59.DX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].ED.ED/Register/Out_2 (FF)
  Destination:          uart/uareceive/BitCounter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.675ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (1.272 - 1.251)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].ED.ED/Register/Out_2 to uart/uareceive/BitCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.CQ      Tcko                  0.450   resetParse/BP[0].ED.ED/Register/Out<2>
                                                       resetParse/BP[0].ED.ED/Register/Out_2
    SLICE_X59Y62.B2      net (fanout=1)        0.589   resetParse/BP[0].ED.ED/Register/Out<2>
    SLICE_X59Y62.B       Tilo                  0.094   Reset
                                                       resetParse/BP[0].ED.ED/Out1
    SLICE_X45Y59.A3      net (fanout=31)       2.431   Reset
    SLICE_X45Y59.A       Tilo                  0.094   uart/uareceive/BitCounter_cst
                                                       uart/uareceive/BitCounter_cst1
    SLICE_X44Y59.DX      net (fanout=1)        0.442   uart/uareceive/BitCounter_cst
    SLICE_X44Y59.CLK     Tsrck                 0.575   uart/uareceive/BitCounter<3>
                                                       uart/uareceive/BitCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (1.213ns logic, 3.462ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].ED.ED/Register/Out_1 (FF)
  Destination:          uart/uareceive/BitCounter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.459ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (1.272 - 1.251)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].ED.ED/Register/Out_1 to uart/uareceive/BitCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.BQ      Tcko                  0.450   resetParse/BP[0].ED.ED/Register/Out<2>
                                                       resetParse/BP[0].ED.ED/Register/Out_1
    SLICE_X59Y62.B5      net (fanout=2)        0.373   resetParse/BP[0].ED.ED/Register/Out<1>
    SLICE_X59Y62.B       Tilo                  0.094   Reset
                                                       resetParse/BP[0].ED.ED/Out1
    SLICE_X45Y59.A3      net (fanout=31)       2.431   Reset
    SLICE_X45Y59.A       Tilo                  0.094   uart/uareceive/BitCounter_cst
                                                       uart/uareceive/BitCounter_cst1
    SLICE_X44Y59.DX      net (fanout=1)        0.442   uart/uareceive/BitCounter_cst
    SLICE_X44Y59.CLK     Tsrck                 0.575   uart/uareceive/BitCounter<3>
                                                       uart/uareceive/BitCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (1.213ns logic, 3.246ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].ED.ED/Register/Out_0 (FF)
  Destination:          uart/uareceive/BitCounter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.452ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (1.272 - 1.251)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].ED.ED/Register/Out_0 to uart/uareceive/BitCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.AQ      Tcko                  0.450   resetParse/BP[0].ED.ED/Register/Out<2>
                                                       resetParse/BP[0].ED.ED/Register/Out_0
    SLICE_X59Y62.B4      net (fanout=2)        0.366   resetParse/BP[0].ED.ED/Register/Out<0>
    SLICE_X59Y62.B       Tilo                  0.094   Reset
                                                       resetParse/BP[0].ED.ED/Out1
    SLICE_X45Y59.A3      net (fanout=31)       2.431   Reset
    SLICE_X45Y59.A       Tilo                  0.094   uart/uareceive/BitCounter_cst
                                                       uart/uareceive/BitCounter_cst1
    SLICE_X44Y59.DX      net (fanout=1)        0.442   uart/uareceive/BitCounter_cst
    SLICE_X44Y59.CLK     Tsrck                 0.575   uart/uareceive/BitCounter<3>
                                                       uart/uareceive/BitCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.452ns (1.213ns logic, 3.239ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point uart/uareceive/BitCounter_0 (SLICE_X42Y60.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].ED.ED/Register/Out_2 (FF)
  Destination:          uart/uareceive/BitCounter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.519ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (1.212 - 1.251)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].ED.ED/Register/Out_2 to uart/uareceive/BitCounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.CQ      Tcko                  0.450   resetParse/BP[0].ED.ED/Register/Out<2>
                                                       resetParse/BP[0].ED.ED/Register/Out_2
    SLICE_X59Y62.B2      net (fanout=1)        0.589   resetParse/BP[0].ED.ED/Register/Out<2>
    SLICE_X59Y62.B       Tilo                  0.094   Reset
                                                       resetParse/BP[0].ED.ED/Out1
    SLICE_X42Y59.A3      net (fanout=31)       2.303   Reset
    SLICE_X42Y59.A       Tilo                  0.094   N4
                                                       uart/uareceive/Mcount_BitCounter_val1
    SLICE_X42Y60.SR      net (fanout=1)        0.442   uart/uareceive/Mcount_BitCounter_val
    SLICE_X42Y60.CLK     Tsrck                 0.547   uart/uareceive/BitCounter<0>
                                                       uart/uareceive/BitCounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.519ns (1.185ns logic, 3.334ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].ED.ED/Register/Out_1 (FF)
  Destination:          uart/uareceive/BitCounter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.303ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (1.212 - 1.251)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].ED.ED/Register/Out_1 to uart/uareceive/BitCounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.BQ      Tcko                  0.450   resetParse/BP[0].ED.ED/Register/Out<2>
                                                       resetParse/BP[0].ED.ED/Register/Out_1
    SLICE_X59Y62.B5      net (fanout=2)        0.373   resetParse/BP[0].ED.ED/Register/Out<1>
    SLICE_X59Y62.B       Tilo                  0.094   Reset
                                                       resetParse/BP[0].ED.ED/Out1
    SLICE_X42Y59.A3      net (fanout=31)       2.303   Reset
    SLICE_X42Y59.A       Tilo                  0.094   N4
                                                       uart/uareceive/Mcount_BitCounter_val1
    SLICE_X42Y60.SR      net (fanout=1)        0.442   uart/uareceive/Mcount_BitCounter_val
    SLICE_X42Y60.CLK     Tsrck                 0.547   uart/uareceive/BitCounter<0>
                                                       uart/uareceive/BitCounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.303ns (1.185ns logic, 3.118ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].ED.ED/Register/Out_0 (FF)
  Destination:          uart/uareceive/BitCounter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.296ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (1.212 - 1.251)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].ED.ED/Register/Out_0 to uart/uareceive/BitCounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.AQ      Tcko                  0.450   resetParse/BP[0].ED.ED/Register/Out<2>
                                                       resetParse/BP[0].ED.ED/Register/Out_0
    SLICE_X59Y62.B4      net (fanout=2)        0.366   resetParse/BP[0].ED.ED/Register/Out<0>
    SLICE_X59Y62.B       Tilo                  0.094   Reset
                                                       resetParse/BP[0].ED.ED/Out1
    SLICE_X42Y59.A3      net (fanout=31)       2.303   Reset
    SLICE_X42Y59.A       Tilo                  0.094   N4
                                                       uart/uareceive/Mcount_BitCounter_val1
    SLICE_X42Y60.SR      net (fanout=1)        0.442   uart/uareceive/Mcount_BitCounter_val
    SLICE_X42Y60.CLK     Tsrck                 0.547   uart/uareceive/BitCounter<0>
                                                       uart/uareceive/BitCounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.296ns (1.185ns logic, 3.111ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point uart/uareceive/BitCounter_2 (SLICE_X42Y60.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].ED.ED/Register/Out_2 (FF)
  Destination:          uart/uareceive/BitCounter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.517ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (1.212 - 1.251)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].ED.ED/Register/Out_2 to uart/uareceive/BitCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.CQ      Tcko                  0.450   resetParse/BP[0].ED.ED/Register/Out<2>
                                                       resetParse/BP[0].ED.ED/Register/Out_2
    SLICE_X59Y62.B2      net (fanout=1)        0.589   resetParse/BP[0].ED.ED/Register/Out<2>
    SLICE_X59Y62.B       Tilo                  0.094   Reset
                                                       resetParse/BP[0].ED.ED/Out1
    SLICE_X42Y59.A3      net (fanout=31)       2.303   Reset
    SLICE_X42Y59.A       Tilo                  0.094   N4
                                                       uart/uareceive/Mcount_BitCounter_val1
    SLICE_X42Y60.SR      net (fanout=1)        0.442   uart/uareceive/Mcount_BitCounter_val
    SLICE_X42Y60.CLK     Tsrck                 0.545   uart/uareceive/BitCounter<0>
                                                       uart/uareceive/BitCounter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.183ns logic, 3.334ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].ED.ED/Register/Out_1 (FF)
  Destination:          uart/uareceive/BitCounter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.301ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (1.212 - 1.251)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].ED.ED/Register/Out_1 to uart/uareceive/BitCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.BQ      Tcko                  0.450   resetParse/BP[0].ED.ED/Register/Out<2>
                                                       resetParse/BP[0].ED.ED/Register/Out_1
    SLICE_X59Y62.B5      net (fanout=2)        0.373   resetParse/BP[0].ED.ED/Register/Out<1>
    SLICE_X59Y62.B       Tilo                  0.094   Reset
                                                       resetParse/BP[0].ED.ED/Out1
    SLICE_X42Y59.A3      net (fanout=31)       2.303   Reset
    SLICE_X42Y59.A       Tilo                  0.094   N4
                                                       uart/uareceive/Mcount_BitCounter_val1
    SLICE_X42Y60.SR      net (fanout=1)        0.442   uart/uareceive/Mcount_BitCounter_val
    SLICE_X42Y60.CLK     Tsrck                 0.545   uart/uareceive/BitCounter<0>
                                                       uart/uareceive/BitCounter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.301ns (1.183ns logic, 3.118ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].ED.ED/Register/Out_0 (FF)
  Destination:          uart/uareceive/BitCounter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.294ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (1.212 - 1.251)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].ED.ED/Register/Out_0 to uart/uareceive/BitCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.AQ      Tcko                  0.450   resetParse/BP[0].ED.ED/Register/Out<2>
                                                       resetParse/BP[0].ED.ED/Register/Out_0
    SLICE_X59Y62.B4      net (fanout=2)        0.366   resetParse/BP[0].ED.ED/Register/Out<0>
    SLICE_X59Y62.B       Tilo                  0.094   Reset
                                                       resetParse/BP[0].ED.ED/Out1
    SLICE_X42Y59.A3      net (fanout=31)       2.303   Reset
    SLICE_X42Y59.A       Tilo                  0.094   N4
                                                       uart/uareceive/Mcount_BitCounter_val1
    SLICE_X42Y60.SR      net (fanout=1)        0.442   uart/uareceive/Mcount_BitCounter_val
    SLICE_X42Y60.CLK     Tsrck                 0.545   uart/uareceive/BitCounter<0>
                                                       uart/uareceive/BitCounter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.294ns (1.183ns logic, 3.111ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point resetParse/BP[0].D/CntReg/Out_19 (SLICE_X88Y50.CIN), 370 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_10 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.204ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.115 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_10 to resetParse/BP[0].D/CntReg/Out_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.CQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_10
    SLICE_X89Y48.A1      net (fanout=4)        0.875   resetParse/BP[0].D/CntReg/Out<10>
    SLICE_X89Y48.A       Tilo                  0.094   N96
                                                       resetParse/BP[0].D/NextCount_and000055_SW0
    SLICE_X89Y47.C3      net (fanout=21)       0.805   N10
    SLICE_X89Y47.C       Tilo                  0.094   resetParse/BP[0].D/NextCount_and000040
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A1      net (fanout=1)        0.876   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.168   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_19
    -------------------------------------------------  ---------------------------
    Total                                      4.204ns (1.638ns logic, 2.566ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.098ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_18 to resetParse/BP[0].D/CntReg/Out_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y50.CQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/CntReg/Out_18
    SLICE_X89Y48.A2      net (fanout=4)        0.769   resetParse/BP[0].D/CntReg/Out<18>
    SLICE_X89Y48.A       Tilo                  0.094   N96
                                                       resetParse/BP[0].D/NextCount_and000055_SW0
    SLICE_X89Y47.C3      net (fanout=21)       0.805   N10
    SLICE_X89Y47.C       Tilo                  0.094   resetParse/BP[0].D/NextCount_and000040
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A1      net (fanout=1)        0.876   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.168   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_19
    -------------------------------------------------  ---------------------------
    Total                                      4.098ns (1.638ns logic, 2.460ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_12 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.921ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.115 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_12 to resetParse/BP[0].D/CntReg/Out_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.AQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/CntReg/Out_12
    SLICE_X89Y48.A3      net (fanout=4)        0.592   resetParse/BP[0].D/CntReg/Out<12>
    SLICE_X89Y48.A       Tilo                  0.094   N96
                                                       resetParse/BP[0].D/NextCount_and000055_SW0
    SLICE_X89Y47.C3      net (fanout=21)       0.805   N10
    SLICE_X89Y47.C       Tilo                  0.094   resetParse/BP[0].D/NextCount_and000040
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A1      net (fanout=1)        0.876   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.168   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_19
    -------------------------------------------------  ---------------------------
    Total                                      3.921ns (1.638ns logic, 2.283ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point resetParse/BP[0].D/CntReg/Out_17 (SLICE_X88Y50.CIN), 370 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_10 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.147ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.115 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_10 to resetParse/BP[0].D/CntReg/Out_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.CQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_10
    SLICE_X89Y48.A1      net (fanout=4)        0.875   resetParse/BP[0].D/CntReg/Out<10>
    SLICE_X89Y48.A       Tilo                  0.094   N96
                                                       resetParse/BP[0].D/NextCount_and000055_SW0
    SLICE_X89Y47.C3      net (fanout=21)       0.805   N10
    SLICE_X89Y47.C       Tilo                  0.094   resetParse/BP[0].D/NextCount_and000040
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A1      net (fanout=1)        0.876   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.111   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_17
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (1.581ns logic, 2.566ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.041ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_18 to resetParse/BP[0].D/CntReg/Out_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y50.CQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/CntReg/Out_18
    SLICE_X89Y48.A2      net (fanout=4)        0.769   resetParse/BP[0].D/CntReg/Out<18>
    SLICE_X89Y48.A       Tilo                  0.094   N96
                                                       resetParse/BP[0].D/NextCount_and000055_SW0
    SLICE_X89Y47.C3      net (fanout=21)       0.805   N10
    SLICE_X89Y47.C       Tilo                  0.094   resetParse/BP[0].D/NextCount_and000040
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A1      net (fanout=1)        0.876   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.111   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_17
    -------------------------------------------------  ---------------------------
    Total                                      4.041ns (1.581ns logic, 2.460ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_12 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.864ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.115 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_12 to resetParse/BP[0].D/CntReg/Out_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.AQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/CntReg/Out_12
    SLICE_X89Y48.A3      net (fanout=4)        0.592   resetParse/BP[0].D/CntReg/Out<12>
    SLICE_X89Y48.A       Tilo                  0.094   N96
                                                       resetParse/BP[0].D/NextCount_and000055_SW0
    SLICE_X89Y47.C3      net (fanout=21)       0.805   N10
    SLICE_X89Y47.C       Tilo                  0.094   resetParse/BP[0].D/NextCount_and000040
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A1      net (fanout=1)        0.876   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.111   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_17
    -------------------------------------------------  ---------------------------
    Total                                      3.864ns (1.581ns logic, 2.283ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point resetParse/BP[0].D/CntReg/Out_18 (SLICE_X88Y50.CIN), 370 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_10 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.131ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.115 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_10 to resetParse/BP[0].D/CntReg/Out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.CQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_10
    SLICE_X89Y48.A1      net (fanout=4)        0.875   resetParse/BP[0].D/CntReg/Out<10>
    SLICE_X89Y48.A       Tilo                  0.094   N96
                                                       resetParse/BP[0].D/NextCount_and000055_SW0
    SLICE_X89Y47.C3      net (fanout=21)       0.805   N10
    SLICE_X89Y47.C       Tilo                  0.094   resetParse/BP[0].D/NextCount_and000040
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A1      net (fanout=1)        0.876   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.095   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_18
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (1.565ns logic, 2.566ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.025ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_18 to resetParse/BP[0].D/CntReg/Out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y50.CQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/CntReg/Out_18
    SLICE_X89Y48.A2      net (fanout=4)        0.769   resetParse/BP[0].D/CntReg/Out<18>
    SLICE_X89Y48.A       Tilo                  0.094   N96
                                                       resetParse/BP[0].D/NextCount_and000055_SW0
    SLICE_X89Y47.C3      net (fanout=21)       0.805   N10
    SLICE_X89Y47.C       Tilo                  0.094   resetParse/BP[0].D/NextCount_and000040
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A1      net (fanout=1)        0.876   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.095   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_18
    -------------------------------------------------  ---------------------------
    Total                                      4.025ns (1.565ns logic, 2.460ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_12 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.848ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.115 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_12 to resetParse/BP[0].D/CntReg/Out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.AQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/CntReg/Out_12
    SLICE_X89Y48.A3      net (fanout=4)        0.592   resetParse/BP[0].D/CntReg/Out<12>
    SLICE_X89Y48.A       Tilo                  0.094   N96
                                                       resetParse/BP[0].D/NextCount_and000055_SW0
    SLICE_X89Y47.C3      net (fanout=21)       0.805   N10
    SLICE_X89Y47.C       Tilo                  0.094   resetParse/BP[0].D/NextCount_and000040
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A1      net (fanout=1)        0.876   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.095   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_18
    -------------------------------------------------  ---------------------------
    Total                                      3.848ns (1.565ns logic, 2.283ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point resetParse/BP[0].D/CntReg/Out_15 (SLICE_X88Y49.CIN), 282 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_10 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.090ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.115 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_10 to resetParse/BP[0].D/CntReg/Out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.CQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_10
    SLICE_X89Y48.A1      net (fanout=4)        0.875   resetParse/BP[0].D/CntReg/Out<10>
    SLICE_X89Y48.A       Tilo                  0.094   N96
                                                       resetParse/BP[0].D/NextCount_and000055_SW0
    SLICE_X89Y47.C3      net (fanout=21)       0.805   N10
    SLICE_X89Y47.C       Tilo                  0.094   resetParse/BP[0].D/NextCount_and000040
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A1      net (fanout=1)        0.876   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CLK     Tcinck                0.168   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       resetParse/BP[0].D/CntReg/Out_15
    -------------------------------------------------  ---------------------------
    Total                                      4.090ns (1.534ns logic, 2.556ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.984ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.115 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_18 to resetParse/BP[0].D/CntReg/Out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y50.CQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/CntReg/Out_18
    SLICE_X89Y48.A2      net (fanout=4)        0.769   resetParse/BP[0].D/CntReg/Out<18>
    SLICE_X89Y48.A       Tilo                  0.094   N96
                                                       resetParse/BP[0].D/NextCount_and000055_SW0
    SLICE_X89Y47.C3      net (fanout=21)       0.805   N10
    SLICE_X89Y47.C       Tilo                  0.094   resetParse/BP[0].D/NextCount_and000040
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A1      net (fanout=1)        0.876   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CLK     Tcinck                0.168   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       resetParse/BP[0].D/CntReg/Out_15
    -------------------------------------------------  ---------------------------
    Total                                      3.984ns (1.534ns logic, 2.450ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_12 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.807ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_12 to resetParse/BP[0].D/CntReg/Out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.AQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/CntReg/Out_12
    SLICE_X89Y48.A3      net (fanout=4)        0.592   resetParse/BP[0].D/CntReg/Out<12>
    SLICE_X89Y48.A       Tilo                  0.094   N96
                                                       resetParse/BP[0].D/NextCount_and000055_SW0
    SLICE_X89Y47.C3      net (fanout=21)       0.805   N10
    SLICE_X89Y47.C       Tilo                  0.094   resetParse/BP[0].D/NextCount_and000040
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A1      net (fanout=1)        0.876   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CLK     Tcinck                0.168   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       resetParse/BP[0].D/CntReg/Out_15
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (1.534ns logic, 2.273ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point resetParse/BP[0].D/CntReg/Out_16 (SLICE_X88Y50.CIN), 370 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_10 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.075ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.115 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_10 to resetParse/BP[0].D/CntReg/Out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.CQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_10
    SLICE_X89Y48.A1      net (fanout=4)        0.875   resetParse/BP[0].D/CntReg/Out<10>
    SLICE_X89Y48.A       Tilo                  0.094   N96
                                                       resetParse/BP[0].D/NextCount_and000055_SW0
    SLICE_X89Y47.C3      net (fanout=21)       0.805   N10
    SLICE_X89Y47.C       Tilo                  0.094   resetParse/BP[0].D/NextCount_and000040
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A1      net (fanout=1)        0.876   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.039   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_16
    -------------------------------------------------  ---------------------------
    Total                                      4.075ns (1.509ns logic, 2.566ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.969ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_18 to resetParse/BP[0].D/CntReg/Out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y50.CQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/CntReg/Out_18
    SLICE_X89Y48.A2      net (fanout=4)        0.769   resetParse/BP[0].D/CntReg/Out<18>
    SLICE_X89Y48.A       Tilo                  0.094   N96
                                                       resetParse/BP[0].D/NextCount_and000055_SW0
    SLICE_X89Y47.C3      net (fanout=21)       0.805   N10
    SLICE_X89Y47.C       Tilo                  0.094   resetParse/BP[0].D/NextCount_and000040
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A1      net (fanout=1)        0.876   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.039   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_16
    -------------------------------------------------  ---------------------------
    Total                                      3.969ns (1.509ns logic, 2.460ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_12 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.792ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.115 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_12 to resetParse/BP[0].D/CntReg/Out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.AQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/CntReg/Out_12
    SLICE_X89Y48.A3      net (fanout=4)        0.592   resetParse/BP[0].D/CntReg/Out<12>
    SLICE_X89Y48.A       Tilo                  0.094   N96
                                                       resetParse/BP[0].D/NextCount_and000055_SW0
    SLICE_X89Y47.C3      net (fanout=21)       0.805   N10
    SLICE_X89Y47.C       Tilo                  0.094   resetParse/BP[0].D/NextCount_and000040
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A1      net (fanout=1)        0.876   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CIN     net (fanout=1)        0.010   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X88Y50.CLK     Tcinck                0.039   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_16
    -------------------------------------------------  ---------------------------
    Total                                      3.792ns (1.509ns logic, 2.283ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point resetParse/BP[0].D/CntReg/Out_13 (SLICE_X88Y49.CIN), 282 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_10 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.033ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.115 - 0.130)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_10 to resetParse/BP[0].D/CntReg/Out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y48.CQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_10
    SLICE_X89Y48.A1      net (fanout=4)        0.875   resetParse/BP[0].D/CntReg/Out<10>
    SLICE_X89Y48.A       Tilo                  0.094   N96
                                                       resetParse/BP[0].D/NextCount_and000055_SW0
    SLICE_X89Y47.C3      net (fanout=21)       0.805   N10
    SLICE_X89Y47.C       Tilo                  0.094   resetParse/BP[0].D/NextCount_and000040
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A1      net (fanout=1)        0.876   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CLK     Tcinck                0.111   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       resetParse/BP[0].D/CntReg/Out_13
    -------------------------------------------------  ---------------------------
    Total                                      4.033ns (1.477ns logic, 2.556ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.927ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.115 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_18 to resetParse/BP[0].D/CntReg/Out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y50.CQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/CntReg/Out_18
    SLICE_X89Y48.A2      net (fanout=4)        0.769   resetParse/BP[0].D/CntReg/Out<18>
    SLICE_X89Y48.A       Tilo                  0.094   N96
                                                       resetParse/BP[0].D/NextCount_and000055_SW0
    SLICE_X89Y47.C3      net (fanout=21)       0.805   N10
    SLICE_X89Y47.C       Tilo                  0.094   resetParse/BP[0].D/NextCount_and000040
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A1      net (fanout=1)        0.876   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CLK     Tcinck                0.111   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       resetParse/BP[0].D/CntReg/Out_13
    -------------------------------------------------  ---------------------------
    Total                                      3.927ns (1.477ns logic, 2.450ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetParse/BP[0].D/CntReg/Out_12 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.750ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: resetParse/BP[0].D/CntReg/Out_12 to resetParse/BP[0].D/CntReg/Out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y49.AQ      Tcko                  0.471   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/CntReg/Out_12
    SLICE_X89Y48.A3      net (fanout=4)        0.592   resetParse/BP[0].D/CntReg/Out<12>
    SLICE_X89Y48.A       Tilo                  0.094   N96
                                                       resetParse/BP[0].D/NextCount_and000055_SW0
    SLICE_X89Y47.C3      net (fanout=21)       0.805   N10
    SLICE_X89Y47.C       Tilo                  0.094   resetParse/BP[0].D/NextCount_and000040
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.A1      net (fanout=1)        0.876   resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X88Y46.COUT    Topcya                0.499   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X88Y47.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X88Y48.COUT    Tbyp                  0.104   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CIN     net (fanout=1)        0.000   resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X88Y49.CLK     Tcinck                0.111   resetParse/BP[0].D/CntReg/Out<15>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       resetParse/BP[0].D/CntReg/Out_13
    -------------------------------------------------  ---------------------------
    Total                                      3.750ns (1.477ns logic, 2.273ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart/uareceive/BitCounter_3 (SLICE_X44Y59.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/uareceive/BitCounter_2 (FF)
  Destination:          uart/uareceive/BitCounter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.155ns (1.367 - 1.212)
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/uareceive/BitCounter_2 to uart/uareceive/BitCounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y60.AQ      Tcko                  0.414   uart/uareceive/BitCounter<0>
                                                       uart/uareceive/BitCounter_2
    SLICE_X44Y59.B6      net (fanout=18)       0.348   uart/uareceive/BitCounter<2>
    SLICE_X44Y59.CLK     Tah         (-Th)     0.222   uart/uareceive/BitCounter<3>
                                                       uart/uareceive/BitCounter_3_rstpot
                                                       uart/uareceive/BitCounter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.192ns logic, 0.348ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point uart/uatransmit/TXShift_3 (SLICE_X50Y63.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               char_2 (FF)
  Destination:          uart/uatransmit/TXShift_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.485 - 0.419)
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: char_2 to uart/uatransmit/TXShift_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y64.CQ      Tcko                  0.414   char<3>
                                                       char_2
    SLICE_X50Y63.D6      net (fanout=1)        0.268   char<2>
    SLICE_X50Y63.CLK     Tah         (-Th)     0.195   uart/uatransmit/TXShift<3>
                                                       uart/uatransmit/TXShift_3_rstpot
                                                       uart/uatransmit/TXShift_3
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.219ns logic, 0.268ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point uart/uatransmit/TXShift_7 (SLICE_X52Y64.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               char_6 (FF)
  Destination:          uart/uatransmit/TXShift_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.458 - 0.423)
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: char_6 to uart/uatransmit/TXShift_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.CQ      Tcko                  0.414   char<7>
                                                       char_6
    SLICE_X52Y64.D6      net (fanout=1)        0.282   char<6>
    SLICE_X52Y64.CLK     Tah         (-Th)     0.216   uart/uatransmit/TXShift<7>
                                                       uart/uatransmit/TXShift_7_rstpot
                                                       uart/uatransmit/TXShift_7
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.198ns logic, 0.282ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point char_0 (SLICE_X49Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/uareceive/RXShift_1 (FF)
  Destination:          char_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.148 - 0.137)
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/uareceive/RXShift_1 to char_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.AQ      Tcko                  0.433   uart/uareceive/RXShift<4>
                                                       uart/uareceive/RXShift_1
    SLICE_X49Y64.AX      net (fanout=1)        0.285   uart/uareceive/RXShift<1>
    SLICE_X49Y64.CLK     Tckdi       (-Th)     0.229   char<3>
                                                       char_0
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.204ns logic, 0.285ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point char_1 (SLICE_X49Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/uareceive/RXShift_2 (FF)
  Destination:          char_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.148 - 0.137)
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/uareceive/RXShift_2 to char_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.BQ      Tcko                  0.433   uart/uareceive/RXShift<4>
                                                       uart/uareceive/RXShift_2
    SLICE_X49Y64.BX      net (fanout=2)        0.288   uart/uareceive/RXShift<2>
    SLICE_X49Y64.CLK     Tckdi       (-Th)     0.231   char<3>
                                                       char_1
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.202ns logic, 0.288ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point uart/uareceive/RXShift_3 (SLICE_X48Y64.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/uareceive/RXShift_4 (FF)
  Destination:          uart/uareceive/RXShift_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/uareceive/RXShift_4 to uart/uareceive/RXShift_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.DQ      Tcko                  0.433   uart/uareceive/RXShift<4>
                                                       uart/uareceive/RXShift_4
    SLICE_X48Y64.CX      net (fanout=2)        0.277   uart/uareceive/RXShift<4>
    SLICE_X48Y64.CLK     Tckdi       (-Th)     0.230   uart/uareceive/RXShift<4>
                                                       uart/uareceive/RXShift_3
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.203ns logic, 0.277ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point char_3 (SLICE_X49Y64.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/uareceive/RXShift_4 (FF)
  Destination:          char_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.148 - 0.137)
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/uareceive/RXShift_4 to char_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.DQ      Tcko                  0.433   uart/uareceive/RXShift<4>
                                                       uart/uareceive/RXShift_4
    SLICE_X49Y64.DX      net (fanout=2)        0.277   uart/uareceive/RXShift<4>
    SLICE_X49Y64.CLK     Tckdi       (-Th)     0.219   char<3>
                                                       char_3
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.214ns logic, 0.277ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point uart/uareceive/RXShift_1 (SLICE_X48Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/uareceive/RXShift_2 (FF)
  Destination:          uart/uareceive/RXShift_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/uareceive/RXShift_2 to uart/uareceive/RXShift_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.BQ      Tcko                  0.433   uart/uareceive/RXShift<4>
                                                       uart/uareceive/RXShift_2
    SLICE_X48Y64.AX      net (fanout=2)        0.288   uart/uareceive/RXShift<2>
    SLICE_X48Y64.CLK     Tckdi       (-Th)     0.236   uart/uareceive/RXShift<4>
                                                       uart/uareceive/RXShift_1
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.197ns logic, 0.288ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point char_2 (SLICE_X49Y64.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/uareceive/RXShift_3 (FF)
  Destination:          char_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.148 - 0.137)
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/uareceive/RXShift_3 to char_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.433   uart/uareceive/RXShift<4>
                                                       uart/uareceive/RXShift_3
    SLICE_X49Y64.CX      net (fanout=2)        0.282   uart/uareceive/RXShift<3>
    SLICE_X49Y64.CLK     Tckdi       (-Th)     0.218   char<3>
                                                       char_2
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.215ns logic, 0.282ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point char_5 (SLICE_X51Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/uareceive/RXShift_6 (FF)
  Destination:          char_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.146 - 0.162)
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/uareceive/RXShift_6 to char_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.BQ      Tcko                  0.414   uart/uareceive/RXShift<7>
                                                       uart/uareceive/RXShift_6
    SLICE_X51Y64.BX      net (fanout=2)        0.287   uart/uareceive/RXShift<6>
    SLICE_X51Y64.CLK     Tckdi       (-Th)     0.231   char<7>
                                                       char_5
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.183ns logic, 0.287ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: uart/uareceive/RXShift<8>/CLK
  Logical resource: uart/uareceive/Mshreg_RXShift_8/CLK
  Location pin: SLICE_X48Y63.CLK
  Clock network: Clock
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: uart/uareceive/RXShift<8>/CLK
  Logical resource: uart/uareceive/Mshreg_RXShift_8/CLK
  Location pin: SLICE_X48Y63.CLK
  Clock network: Clock
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clockBuf/I0
  Logical resource: clockBuf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: USER_CLK_IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |    4.690|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6857 paths, 0 nets, and 608 connections

Design statistics:
   Minimum period:   4.690ns{1}   (Maximum frequency: 213.220MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr  5 21:30:16 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 605 MB



