part=xc7z020clg400-1

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
syn.cflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14
syn.csimflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14
csim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png
csim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490
cosim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png
cosim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490
syn.top=cvtcolor_og
syn.file=accel3.cpp
syn.file=W:/vitis_workspace/ip24/att4/hls_component/accel2.cpp
