synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jul 17 19:13:56 2024


Command Line:  synthesis -f Blink_impl1_lattice.synproj -gui -msgset C:/Users/Borna/Documents/Projects/FPGA/Blink/promote.xml 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA381.
The -d option is LFE5U-12F.
Using package CABGA381.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-12F

### Package : CABGA381

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 400.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Borna/Documents/Projects/FPGA/Blink (searchpath added)
-p C:/lscc/diamond/3.13/ispfpga/sa5p00/data (searchpath added)
-p C:/Users/Borna/Documents/Projects/FPGA/Blink/impl1 (searchpath added)
-p C:/Users/Borna/Documents/Projects/FPGA/Blink (searchpath added)
Verilog design file = C:/Users/Borna/Documents/Projects/FPGA/Blink/blink.v
Verilog design file = C:/Users/Borna/Documents/Projects/FPGA/Blink/pll/lvdsClk/lvdsClk.v
Verilog design file = C:/Users/Borna/Documents/Projects/FPGA/Blink/pll/pll.v
NGD file = Blink_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/borna/documents/projects/fpga/blink/blink.v. VERI-1482
Analyzing Verilog file c:/users/borna/documents/projects/fpga/blink/pll/lvdsclk/lvdsclk.v. VERI-1482
Analyzing Verilog file c:/users/borna/documents/projects/fpga/blink/pll/pll.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): top
INFO - synthesis: c:/users/borna/documents/projects/fpga/blink/blink.v(6): compiling module top. VERI-1018
INFO - synthesis: c:/users/borna/documents/projects/fpga/blink/pll/lvdsclk/lvdsclk.v(8): compiling module lvdsClk. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(278): compiling module IB. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757): compiling module VHI. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761): compiling module VLO. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1696): compiling module EHXPLLL(CLKFB_DIV=7,CLKOP_DIV=2,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOP_CPHASE=1,FEEDBK_PATH="USERCLOCK",CLKOP_TRIM_POL="FALLING",CLKOS_TRIM_POL="FALLING"). VERI-1018
INFO - synthesis: c:/users/borna/documents/projects/fpga/blink/blink.v(30): compiling module parallelToLvds. VERI-1018
WARNING - synthesis: c:/users/borna/documents/projects/fpga/blink/blink.v(55): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/borna/documents/projects/fpga/blink/blink.v(56): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/borna/documents/projects/fpga/blink/blink.v(57): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/users/borna/documents/projects/fpga/blink/blink.v(89): expression size 32 truncated to fit in target size 4. VERI-1209
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = top.



WARNING - synthesis: Skipping pad insertion on pllInClock due to black_box_pad_pin attribute.
WARNING - synthesis: c:/users/borna/documents/projects/fpga/blink/blink.v(93): Register \myParallelToLvds/bitCounter__i3 is stuck at Zero. VDB-5013
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 400.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file Blink_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 25 of 12687 (0 % )
EHXPLLL => 1
FD1S3AX => 22
FD1S3IX => 3
GSR => 1
IB => 22
L6MUX21 => 3
LUT4 => 17
OB => 4
PFUMX => 6
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : myLvdsPll/pllOutClock, loads : 26
  Net : buf_CLKI, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : myParallelToLvds/bitCounter_0, loads : 13
  Net : myParallelToLvds/bitCounter_1, loads : 12
  Net : myParallelToLvds/bitCounter_2, loads : 7
  Net : myParallelToLvds/bitCounter_3__N_12, loads : 3
  Net : RGBIN_c_17, loads : 1
  Net : RGBIN_c_16, loads : 1
  Net : RGBIN_c_15, loads : 1
  Net : RGBIN_c_14, loads : 1
  Net : RGBIN_c_13, loads : 1
  Net : RGBIN_c_12, loads : 1
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 2.500000 -name     |             |             |
clk0 [get_nets pllOutClock]             |  400.000 MHz|  311.429 MHz|     2 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 72.137  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.188  secs
--------------------------------------------------------------
