#List of actual used RTLs.

File                                                                                                                                     Type     IN_PROJECT/INCLUDED/LIBRARY

"C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Atividades_feitas\ativ_unid_7_cap2\FPGA-CODIG\Arquivos\top.sv"     verilog                      IN PROJECT
