#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Nov 25 15:11:45 2016
# Process ID: 9413
# Current directory: /home/tomasz/fpga_zynq/zybo/base_designs/draw_bbox/draw_bbox.runs/synth_1
# Command line: vivado -log draw_bbox.vds -mode batch -messageDb vivado.pb -notrace -source draw_bbox.tcl
# Log file: /home/tomasz/fpga_zynq/zybo/base_designs/draw_bbox/draw_bbox.runs/synth_1/draw_bbox.vds
# Journal file: /home/tomasz/fpga_zynq/zybo/base_designs/draw_bbox/draw_bbox.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source draw_bbox.tcl -notrace
Command: synth_design -top draw_bbox -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9417 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1030.781 ; gain = 192.062 ; free physical = 14275 ; free virtual = 32090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'draw_bbox' [/home/tomasz/fpga_zynq/zybo/base_designs/draw_bbox/draw_bbox.srcs/sources_1/new/draw_bbox.v:26]
	Parameter IMAGE_WIDTH bound to: 1280 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 720 - type: integer 
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'signle_bbox' [/home/tomasz/fpga_zynq/zybo/base_designs/draw_bbox/draw_bbox.srcs/sources_1/new/signle_bbox.v:23]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signle_bbox' (1#1) [/home/tomasz/fpga_zynq/zybo/base_designs/draw_bbox/draw_bbox.srcs/sources_1/new/signle_bbox.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_bbox' (2#1) [/home/tomasz/fpga_zynq/zybo/base_designs/draw_bbox/draw_bbox.srcs/sources_1/new/draw_bbox.v:26]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1070.164 ; gain = 231.445 ; free physical = 14238 ; free virtual = 32039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1070.164 ; gain = 231.445 ; free physical = 14238 ; free virtual = 32039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1078.164 ; gain = 239.445 ; free physical = 14238 ; free virtual = 32039
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5544] ROM "r_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1086.172 ; gain = 247.453 ; free physical = 14230 ; free virtual = 32032
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 22    
	                8 Bit    Registers := 30    
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module draw_bbox 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module signle_bbox 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1165.496 ; gain = 326.777 ; free physical = 14076 ; free virtual = 31894
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.496 ; gain = 334.777 ; free physical = 14064 ; free virtual = 31885
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.496 ; gain = 334.777 ; free physical = 14064 ; free virtual = 31885

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameW_reg[10] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameW_reg[9] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameW_reg[8] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameW_reg[7] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameW_reg[6] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameW_reg[5] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameW_reg[4] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameW_reg[3] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameW_reg[2] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameW_reg[1] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameW_reg[0] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameH_reg[10] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameH_reg[9] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameH_reg[8] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameH_reg[7] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameH_reg[6] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameH_reg[5] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameH_reg[4] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameH_reg[3] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameH_reg[2] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameH_reg[1] ) is unused and will be removed from module draw_bbox.
WARNING: [Synth 8-3332] Sequential element (\genblk1[9].bbox_i/r_frameH_reg[0] ) is unused and will be removed from module draw_bbox.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1190.527 ; gain = 351.809 ; free physical = 13994 ; free virtual = 31839
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1190.527 ; gain = 351.809 ; free physical = 13994 ; free virtual = 31839

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1190.527 ; gain = 351.809 ; free physical = 13994 ; free virtual = 31839
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1198.527 ; gain = 359.809 ; free physical = 13984 ; free virtual = 31830
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1198.527 ; gain = 359.809 ; free physical = 13984 ; free virtual = 31830

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1198.527 ; gain = 359.809 ; free physical = 13984 ; free virtual = 31830
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.527 ; gain = 359.809 ; free physical = 14025 ; free virtual = 31830
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.527 ; gain = 359.809 ; free physical = 14025 ; free virtual = 31830
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.527 ; gain = 359.809 ; free physical = 14025 ; free virtual = 31830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.527 ; gain = 359.809 ; free physical = 14025 ; free virtual = 31830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.527 ; gain = 359.809 ; free physical = 14025 ; free virtual = 31830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.527 ; gain = 359.809 ; free physical = 14025 ; free virtual = 31830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|draw_bbox   | genblk1[9].bbox_i/r_de_reg    | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|draw_bbox   | genblk1[9].bbox_i/r_hsync_reg | 10     | 1     | NO           | YES                | YES               | 1      | 0       | 
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   160|
|3     |LUT1   |    50|
|4     |LUT2   |   248|
|5     |LUT3   |   116|
|6     |LUT4   |   426|
|7     |LUT5   |    58|
|8     |LUT6   |   130|
|9     |SRL16E |     3|
|10    |FDRE   |   384|
|11    |FDSE   |    80|
|12    |IBUF   |   668|
|13    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------+------+
|      |Instance              |Module        |Cells |
+------+----------------------+--------------+------+
|1     |top                   |              |  2351|
|2     |  \genblk1[0].bbox_i  |signle_bbox   |   248|
|3     |  \genblk1[1].bbox_i  |signle_bbox_0 |   156|
|4     |  \genblk1[2].bbox_i  |signle_bbox_1 |   153|
|5     |  \genblk1[3].bbox_i  |signle_bbox_2 |   153|
|6     |  \genblk1[4].bbox_i  |signle_bbox_3 |   153|
|7     |  \genblk1[5].bbox_i  |signle_bbox_4 |   153|
|8     |  \genblk1[6].bbox_i  |signle_bbox_5 |   153|
|9     |  \genblk1[7].bbox_i  |signle_bbox_6 |   153|
|10    |  \genblk1[8].bbox_i  |signle_bbox_7 |   156|
|11    |  \genblk1[9].bbox_i  |signle_bbox_8 |    35|
+------+----------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.527 ; gain = 359.809 ; free physical = 14025 ; free virtual = 31830
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1198.527 ; gain = 237.746 ; free physical = 14025 ; free virtual = 31830
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.527 ; gain = 359.809 ; free physical = 14025 ; free virtual = 31830
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 828 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1320.555 ; gain = 410.500 ; free physical = 13883 ; free virtual = 31676
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1352.574 ; gain = 0.000 ; free physical = 13880 ; free virtual = 31674
INFO: [Common 17-206] Exiting Vivado at Fri Nov 25 15:12:01 2016...
