/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [14:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [18:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [15:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = in_data[179] ? celloutsig_1_0z : in_data[148];
  assign celloutsig_1_3z = ~(celloutsig_1_1z | celloutsig_1_2z[3]);
  assign celloutsig_1_1z = ~((in_data[97] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_0z = in_data[187] | ~(in_data[140]);
  assign celloutsig_1_5z = ~(in_data[131] ^ celloutsig_1_1z);
  assign celloutsig_1_2z = { in_data[170:163], celloutsig_1_1z } + { in_data[156:150], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_3z = in_data[74:60] + { in_data[75:67], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_4z = { in_data[93:87], celloutsig_0_1z } & celloutsig_0_0z[10:3];
  assign celloutsig_0_10z = { celloutsig_0_5z[11:7], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_8z } & { in_data[59:53], celloutsig_0_9z };
  assign celloutsig_1_12z = { celloutsig_1_2z[8:4], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z } & { celloutsig_1_6z[7:4], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_1_14z = { celloutsig_1_4z[10:3], celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_9z } & in_data[174:159];
  assign celloutsig_0_5z = { celloutsig_0_3z[13:10], celloutsig_0_1z, celloutsig_0_4z } / { 1'h1, celloutsig_0_3z[12:1] };
  assign celloutsig_0_6z = celloutsig_0_4z[4:0] == celloutsig_0_3z[5:1];
  assign celloutsig_0_8z = celloutsig_0_5z[7:0] == celloutsig_0_4z;
  assign celloutsig_1_11z = { celloutsig_1_2z[7:3], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_0z } == in_data[169:162];
  assign celloutsig_1_9z = { celloutsig_1_6z[8:3], celloutsig_1_4z } === { in_data[149:135], celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_12z = { celloutsig_0_7z[6:2], celloutsig_0_8z } <= in_data[64:59];
  assign celloutsig_0_2z = { celloutsig_0_0z[8:6], celloutsig_0_1z } <= { celloutsig_0_0z[10:8], celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_8z[2:1], celloutsig_1_9z, celloutsig_1_3z } <= celloutsig_1_6z[3:0];
  assign celloutsig_0_1z = ! in_data[53:50];
  assign celloutsig_1_18z = ! { celloutsig_1_6z[7], celloutsig_1_17z, celloutsig_1_17z };
  assign celloutsig_0_0z = - in_data[70:60];
  assign celloutsig_1_6z = - { in_data[173:167], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_9z = celloutsig_0_7z[10:6] !== celloutsig_0_3z[6:2];
  assign celloutsig_0_11z = { celloutsig_0_10z[0], celloutsig_0_4z } !== { celloutsig_0_7z[17:10], celloutsig_0_9z };
  assign celloutsig_1_17z = ^ celloutsig_1_4z[8:1];
  assign celloutsig_1_4z = in_data[143:133] >> { in_data[157:148], celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_6z[9:2] >> { celloutsig_1_14z[4:1], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_8z = celloutsig_1_4z[8:4] << { celloutsig_1_6z[4:1], celloutsig_1_1z };
  assign celloutsig_1_13z = in_data[117:114] >> { celloutsig_1_12z[6:4], celloutsig_1_10z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_7z = 19'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_7z = { in_data[72:67], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
