{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 16:00:29 2024 " "Info: Processing started: Sun Dec 22 16:00:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off module_computer -c module_computer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off module_computer -c module_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "module_computer EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"module_computer\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "Warning: No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[7\] " "Info: Pin OUTPUT\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { OUTPUT[7] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 592 752 928 608 "OUTPUT\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[6\] " "Info: Pin OUTPUT\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { OUTPUT[6] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 592 752 928 608 "OUTPUT\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[5\] " "Info: Pin OUTPUT\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { OUTPUT[5] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 592 752 928 608 "OUTPUT\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[4\] " "Info: Pin OUTPUT\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { OUTPUT[4] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 592 752 928 608 "OUTPUT\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[3\] " "Info: Pin OUTPUT\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { OUTPUT[3] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 592 752 928 608 "OUTPUT\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[2\] " "Info: Pin OUTPUT\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { OUTPUT[2] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 592 752 928 608 "OUTPUT\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[1\] " "Info: Pin OUTPUT\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { OUTPUT[1] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 592 752 928 608 "OUTPUT\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[0\] " "Info: Pin OUTPUT\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { OUTPUT[0] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 592 752 928 608 "OUTPUT\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_mux_s " "Info: Pin test_mux_s not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { test_mux_s } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 608 88 264 624 "test_mux_s" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_mux_s } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_y\[7\] " "Info: Pin test_y\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { test_y[7] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 424 224 400 440 "test_y\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_y[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_y\[6\] " "Info: Pin test_y\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { test_y[6] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 424 224 400 440 "test_y\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_y[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_y\[5\] " "Info: Pin test_y\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { test_y[5] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 424 224 400 440 "test_y\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_y[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_y\[4\] " "Info: Pin test_y\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { test_y[4] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 424 224 400 440 "test_y\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_y[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_y\[3\] " "Info: Pin test_y\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { test_y[3] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 424 224 400 440 "test_y\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_y[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_y\[2\] " "Info: Pin test_y\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { test_y[2] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 424 224 400 440 "test_y\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_y[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_y\[1\] " "Info: Pin test_y\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { test_y[1] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 424 224 400 440 "test_y\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_y[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_y\[0\] " "Info: Pin test_y\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { test_y[0] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 424 224 400 440 "test_y\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_y[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[7\] " "Info: Pin INPUT\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { INPUT[7] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 704 568 736 720 "INPUT\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[6\] " "Info: Pin INPUT\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { INPUT[6] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 704 568 736 720 "INPUT\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[5\] " "Info: Pin INPUT\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { INPUT[5] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 704 568 736 720 "INPUT\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[4\] " "Info: Pin INPUT\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { INPUT[4] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 704 568 736 720 "INPUT\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[3\] " "Info: Pin INPUT\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { INPUT[3] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 704 568 736 720 "INPUT\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[2\] " "Info: Pin INPUT\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { INPUT[2] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 704 568 736 720 "INPUT\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[1\] " "Info: Pin INPUT\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { INPUT[1] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 704 568 736 720 "INPUT\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[0\] " "Info: Pin INPUT\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { INPUT[0] } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 704 568 736 720 "INPUT\[7..0\]" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 3.3V 8 17 0 " "Info: Number of I/O pins in group: 25 (unused VREF, 3.3V VCCIO, 8 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register ir:inst\|x\[0\] register reg_group:inst5\|r1\[7\] -11.515 ns " "Info: Slack time is -11.515 ns between source register \"ir:inst\|x\[0\]\" and destination register \"reg_group:inst5\|r1\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 138 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 138; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns reg_group:inst5\|r1\[7\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst5\|r1\[7\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl reg_group:inst5|r1[7] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/final/reg_group.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 138 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 138; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns reg_group:inst5\|r1\[7\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst5\|r1\[7\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl reg_group:inst5|r1[7] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/final/reg_group.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 138 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 138; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns ir:inst\|x\[0\] 3 REG Unassigned 12 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'ir:inst\|x\[0\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl ir:inst|x[0] } "NODE_NAME" } } { "ir.v" "" { Text "E:/electronic circuit design/final/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 138 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 138; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns ir:inst\|x\[0\] 3 REG Unassigned 12 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'ir:inst\|x\[0\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl ir:inst|x[0] } "NODE_NAME" } } { "ir.v" "" { Text "E:/electronic circuit design/final/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "ir.v" "" { Text "E:/electronic circuit design/final/ir.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "reg_group.v" "" { Text "E:/electronic circuit design/final/reg_group.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.251 ns - Longest register register " "Info: - Longest register to register delay is 12.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst\|x\[0\] 1 REG Unassigned 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'ir:inst\|x\[0\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst|x[0] } "NODE_NAME" } } { "ir.v" "" { Text "E:/electronic circuit design/final/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.370 ns) 1.596 ns reg_group:inst5\|s\[3\]~32 2 COMB Unassigned 1 " "Info: 2: + IC(1.226 ns) + CELL(0.370 ns) = 1.596 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'reg_group:inst5\|s\[3\]~32'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { ir:inst|x[0] reg_group:inst5|s[3]~32 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/final/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.366 ns) 2.710 ns reg_group:inst5\|s\[3\]~33 3 COMB Unassigned 5 " "Info: 3: + IC(0.748 ns) + CELL(0.366 ns) = 2.710 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'reg_group:inst5\|s\[3\]~33'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { reg_group:inst5|s[3]~32 reg_group:inst5|s[3]~33 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/final/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 3.521 ns au:inst6\|Add0~5 4 COMB Unassigned 2 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 3.521 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'au:inst6\|Add0~5'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { reg_group:inst5|s[3]~33 au:inst6|Add0~5 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.596 ns) 5.437 ns au:inst6\|Add0~18 5 COMB Unassigned 2 " "Info: 5: + IC(1.320 ns) + CELL(0.596 ns) = 5.437 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'au:inst6\|Add0~18'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { au:inst6|Add0~5 au:inst6|Add0~18 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.523 ns au:inst6\|Add0~20 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.523 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'au:inst6\|Add0~20'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst6|Add0~18 au:inst6|Add0~20 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.609 ns au:inst6\|Add0~22 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.609 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'au:inst6\|Add0~22'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst6|Add0~20 au:inst6|Add0~22 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.695 ns au:inst6\|Add0~24 8 COMB Unassigned 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.695 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'au:inst6\|Add0~24'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst6|Add0~22 au:inst6|Add0~24 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.201 ns au:inst6\|Add0~25 9 COMB Unassigned 1 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 6.201 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'au:inst6\|Add0~25'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst6|Add0~24 au:inst6|Add0~25 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.624 ns) 7.685 ns au:inst6\|t\[7\]~16 10 COMB Unassigned 3 " "Info: 10: + IC(0.860 ns) + CELL(0.624 ns) = 7.685 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'au:inst6\|t\[7\]~16'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { au:inst6|Add0~25 au:inst6|t[7]~16 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.206 ns) 9.536 ns mux2_1:inst13\|y\[7\]~8 11 COMB Unassigned 1 " "Info: 11: + IC(1.645 ns) + CELL(0.206 ns) = 9.536 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'mux2_1:inst13\|y\[7\]~8'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { au:inst6|t[7]~16 mux2_1:inst13|y[7]~8 } "NODE_NAME" } } { "mux2_1.v" "" { Text "E:/electronic circuit design/final/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 10.347 ns mux2_1:inst13\|y\[7\]~9 12 COMB Unassigned 5 " "Info: 12: + IC(0.605 ns) + CELL(0.206 ns) = 10.347 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'mux2_1:inst13\|y\[7\]~9'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { mux2_1:inst13|y[7]~8 mux2_1:inst13|y[7]~9 } "NODE_NAME" } } { "mux2_1.v" "" { Text "E:/electronic circuit design/final/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.108 ns) 12.251 ns reg_group:inst5\|r1\[7\] 13 REG Unassigned 2 " "Info: 13: + IC(1.796 ns) + CELL(0.108 ns) = 12.251 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst5\|r1\[7\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { mux2_1:inst13|y[7]~9 reg_group:inst5|r1[7] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/final/reg_group.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.446 ns ( 28.13 % ) " "Info: Total cell delay = 3.446 ns ( 28.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.805 ns ( 71.87 % ) " "Info: Total interconnect delay = 8.805 ns ( 71.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.251 ns" { ir:inst|x[0] reg_group:inst5|s[3]~32 reg_group:inst5|s[3]~33 au:inst6|Add0~5 au:inst6|Add0~18 au:inst6|Add0~20 au:inst6|Add0~22 au:inst6|Add0~24 au:inst6|Add0~25 au:inst6|t[7]~16 mux2_1:inst13|y[7]~8 mux2_1:inst13|y[7]~9 reg_group:inst5|r1[7] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.251 ns" { ir:inst|x[0] reg_group:inst5|s[3]~32 reg_group:inst5|s[3]~33 au:inst6|Add0~5 au:inst6|Add0~18 au:inst6|Add0~20 au:inst6|Add0~22 au:inst6|Add0~24 au:inst6|Add0~25 au:inst6|t[7]~16 mux2_1:inst13|y[7]~8 mux2_1:inst13|y[7]~9 reg_group:inst5|r1[7] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.251 ns register register " "Info: Estimated most critical path is register to register delay of 12.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst\|x\[0\] 1 REG LAB_X22_Y7 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y7; Fanout = 12; REG Node = 'ir:inst\|x\[0\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst|x[0] } "NODE_NAME" } } { "ir.v" "" { Text "E:/electronic circuit design/final/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.370 ns) 1.596 ns reg_group:inst5\|s\[3\]~32 2 COMB LAB_X21_Y8 1 " "Info: 2: + IC(1.226 ns) + CELL(0.370 ns) = 1.596 ns; Loc. = LAB_X21_Y8; Fanout = 1; COMB Node = 'reg_group:inst5\|s\[3\]~32'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { ir:inst|x[0] reg_group:inst5|s[3]~32 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/final/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.366 ns) 2.710 ns reg_group:inst5\|s\[3\]~33 3 COMB LAB_X22_Y8 5 " "Info: 3: + IC(0.748 ns) + CELL(0.366 ns) = 2.710 ns; Loc. = LAB_X22_Y8; Fanout = 5; COMB Node = 'reg_group:inst5\|s\[3\]~33'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { reg_group:inst5|s[3]~32 reg_group:inst5|s[3]~33 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/final/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 3.521 ns au:inst6\|Add0~5 4 COMB LAB_X22_Y8 2 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 3.521 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'au:inst6\|Add0~5'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { reg_group:inst5|s[3]~33 au:inst6|Add0~5 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.596 ns) 5.437 ns au:inst6\|Add0~18 5 COMB LAB_X21_Y7 2 " "Info: 5: + IC(1.320 ns) + CELL(0.596 ns) = 5.437 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'au:inst6\|Add0~18'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { au:inst6|Add0~5 au:inst6|Add0~18 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.523 ns au:inst6\|Add0~20 6 COMB LAB_X21_Y7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.523 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'au:inst6\|Add0~20'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst6|Add0~18 au:inst6|Add0~20 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.609 ns au:inst6\|Add0~22 7 COMB LAB_X21_Y7 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.609 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'au:inst6\|Add0~22'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst6|Add0~20 au:inst6|Add0~22 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.695 ns au:inst6\|Add0~24 8 COMB LAB_X21_Y7 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.695 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'au:inst6\|Add0~24'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst6|Add0~22 au:inst6|Add0~24 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.201 ns au:inst6\|Add0~25 9 COMB LAB_X21_Y7 1 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 6.201 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'au:inst6\|Add0~25'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst6|Add0~24 au:inst6|Add0~25 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.624 ns) 7.685 ns au:inst6\|t\[7\]~16 10 COMB LAB_X24_Y7 3 " "Info: 10: + IC(0.860 ns) + CELL(0.624 ns) = 7.685 ns; Loc. = LAB_X24_Y7; Fanout = 3; COMB Node = 'au:inst6\|t\[7\]~16'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { au:inst6|Add0~25 au:inst6|t[7]~16 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.206 ns) 9.536 ns mux2_1:inst13\|y\[7\]~8 11 COMB LAB_X19_Y7 1 " "Info: 11: + IC(1.645 ns) + CELL(0.206 ns) = 9.536 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'mux2_1:inst13\|y\[7\]~8'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { au:inst6|t[7]~16 mux2_1:inst13|y[7]~8 } "NODE_NAME" } } { "mux2_1.v" "" { Text "E:/electronic circuit design/final/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 10.347 ns mux2_1:inst13\|y\[7\]~9 12 COMB LAB_X19_Y7 5 " "Info: 12: + IC(0.605 ns) + CELL(0.206 ns) = 10.347 ns; Loc. = LAB_X19_Y7; Fanout = 5; COMB Node = 'mux2_1:inst13\|y\[7\]~9'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { mux2_1:inst13|y[7]~8 mux2_1:inst13|y[7]~9 } "NODE_NAME" } } { "mux2_1.v" "" { Text "E:/electronic circuit design/final/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.108 ns) 12.251 ns reg_group:inst5\|r1\[7\] 13 REG LAB_X21_Y8 2 " "Info: 13: + IC(1.796 ns) + CELL(0.108 ns) = 12.251 ns; Loc. = LAB_X21_Y8; Fanout = 2; REG Node = 'reg_group:inst5\|r1\[7\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { mux2_1:inst13|y[7]~9 reg_group:inst5|r1[7] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/final/reg_group.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.446 ns ( 28.13 % ) " "Info: Total cell delay = 3.446 ns ( 28.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.805 ns ( 71.87 % ) " "Info: Total interconnect delay = 8.805 ns ( 71.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.251 ns" { ir:inst|x[0] reg_group:inst5|s[3]~32 reg_group:inst5|s[3]~33 au:inst6|Add0~5 au:inst6|Add0~18 au:inst6|Add0~20 au:inst6|Add0~22 au:inst6|Add0~24 au:inst6|Add0~25 au:inst6|t[7]~16 mux2_1:inst13|y[7]~8 mux2_1:inst13|y[7]~9 reg_group:inst5|r1[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Warning: Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[7\] 0 " "Info: Pin \"OUTPUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[6\] 0 " "Info: Pin \"OUTPUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[5\] 0 " "Info: Pin \"OUTPUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[4\] 0 " "Info: Pin \"OUTPUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[3\] 0 " "Info: Pin \"OUTPUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[2\] 0 " "Info: Pin \"OUTPUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[1\] 0 " "Info: Pin \"OUTPUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[0\] 0 " "Info: Pin \"OUTPUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_mux_s 0 " "Info: Pin \"test_mux_s\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_y\[7\] 0 " "Info: Pin \"test_y\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_y\[6\] 0 " "Info: Pin \"test_y\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_y\[5\] 0 " "Info: Pin \"test_y\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_y\[4\] 0 " "Info: Pin \"test_y\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_y\[3\] 0 " "Info: Pin \"test_y\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_y\[2\] 0 " "Info: Pin \"test_y\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_y\[1\] 0 " "Info: Pin \"test_y\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_y\[0\] 0 " "Info: Pin \"test_y\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 22 16:00:41 2024 " "Info: Processing ended: Sun Dec 22 16:00:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
