#include "gbstruct.hpp"

void initRam(GB &gb){
    // Initalize the RAM to the post-BIOS states.
    // These are from the GB Pandocs.
    gb.reg.a = 0xB0;
    gb.reg.b = 0x13;
    gb.reg.c = 0x00;
    gb.reg.e = 0xD8;
    gb.reg.d = 0x00;
    gb.reg.h = 0x4D;
    gb.reg.l = 0x01;
    gb.reg.sp = 0xFFFE;
   gb.mem[0xFF05] = 0x00; // TIMA
   gb.mem[0xFF06] = 0x00; // TMA
   gb.mem[0xFF07] = 0x00; // TAC
   gb.mem[0xFF10] = 0x80; // NR10
   gb.mem[0xFF11] = 0xBF; // NR11
   gb.mem[0xFF12] = 0xF3; // NR12
   gb.mem[0xFF14] = 0xBF; // NR14
   gb.mem[0xFF16] = 0x3F; // NR21
   gb.mem[0xFF17] = 0x00; // NR22
   gb.mem[0xFF19] = 0xBF; // NR24
   gb.mem[0xFF1A] = 0x7F; // NR30
   gb.mem[0xFF1B] = 0xFF; // NR31
   gb.mem[0xFF1C] = 0x9F; // NR32
   gb.mem[0xFF1E] = 0xBF; // NR33
   gb.mem[0xFF20] = 0xFF; // NR41
   gb.mem[0xFF21] = 0x00; // NR42
   gb.mem[0xFF22] = 0x00; // NR43
   gb.mem[0xFF23] = 0xBF; // NR30
   gb.mem[0xFF24] = 0x77; // NR50
   gb.mem[0xFF25] = 0xF3; // NR51
   gb.mem[0xFF26] = 0xF1; // NR52
   gb.mem[0xFF40] = 0x91; // LCDC
   gb.mem[0xFF42] = 0x00; // SCY
   gb.mem[0xFF43] = 0x00; // SCX
   gb.mem[0xFF45] = 0x00; // LYC
   gb.mem[0xFF47] = 0xFC; // BGP
   gb.mem[0xFF48] = 0xFF; // OBP0
   gb.mem[0xFF49] = 0xFF; // OBP1
   gb.mem[0xFF4A] = 0x00; // WY
   gb.mem[0xFF4B] = 0x00; // WX
   gb.mem[0xFFFF] = 0x00; // IE
}
