// Seed: 1921571347
module module_0 (
    output wor id_0,
    output tri0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wor id_5,
    input tri1 id_6,
    output wor id_7,
    input supply0 id_8,
    output supply1 id_9,
    input wand id_10,
    output wor id_11,
    input tri id_12,
    input supply1 id_13,
    input supply1 id_14,
    input tri1 id_15,
    input tri1 id_16,
    output supply0 id_17,
    output wand id_18,
    output wor id_19,
    input supply1 id_20,
    input uwire id_21,
    output uwire id_22
);
  assign id_19 = 1;
  supply0 id_24 = 'b0;
  parameter id_25 = 1;
  wire id_26;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input wand id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wand id_5,
    output tri1 id_6,
    input tri1 id_7,
    output wor id_8,
    output logic id_9,
    input wor id_10,
    output tri0 id_11,
    input supply0 id_12
);
  wire id_14;
  ;
  always id_9 <= "";
  module_0 modCall_1 (
      id_8,
      id_8,
      id_12,
      id_7,
      id_3,
      id_8,
      id_4,
      id_5,
      id_4,
      id_6,
      id_10,
      id_1,
      id_4,
      id_3,
      id_0,
      id_4,
      id_4,
      id_1,
      id_5,
      id_1,
      id_0,
      id_12,
      id_6
  );
endmodule
