$date
  Tue May  2 21:29:19 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module top_tb $end
$var reg 1 ! fclk $end
$var reg 1 " led $end
$var reg 1 # endsim_main $end
$var reg 1 $ endsim_clk $end
$var reg 1 % endsim $end
$scope module blinky $end
$var reg 1 & fclk $end
$var reg 1 ' led $end
$var integer 32 ( cnt $end
$var reg 1 ) led_state $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
0#
0$
0%
1&
0'
b1 (
0)
#1000000
0!
0&
#2000000
1!
1&
b10 (
#3000000
0!
0&
#4000000
1!
1&
b11 (
#5000000
0!
0&
#6000000
1!
1&
b100 (
#7000000
0!
0&
#8000000
1!
1"
1&
1'
b0 (
1)
#9000000
0!
0&
#10000000
1!
1#
1%
1&
b1 (
#11000000
0!
0&
#12000000
