#Build: Fabric Compiler 2021.1-SP7.3, Build 94852, May 25 15:09 2022
#Install: D:\Softwares\PDS_2021.1-SP7.3-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: thesame
Generated by Fabric Compiler (version 2021.1-SP7.3 build 94852) at Mon Feb 27 21:41:32 2023
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v(line number: 3)] Analyzing module m_decoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v(line number: 3)] Analyzing module m_bps (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v(line number: 2)] Analyzing module video_pixel_counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v(line number: 3)] Analyzing module m_s2p (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v
I: Found Verilog include file D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/video_define.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v(line number: 34)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v(line number: 1)] Analyzing module top_uart_cmd_resolve (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v(line number: 3)] Analyzing module top_video_zone_display (library work)
E: Verilog-4005: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v(line number: 15)] Syntax error near =
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v successfully.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
I: Module "top_video_zone_display" is set as top module.
Program Error Out.
