/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  reg [12:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  reg [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [21:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_18z[1] | ~(celloutsig_1_16z);
  assign celloutsig_1_0z = in_data[178] | ~(in_data[144]);
  assign celloutsig_0_13z = in_data[38:29] / { 1'h1, celloutsig_0_5z[9:1] };
  assign celloutsig_0_16z = { celloutsig_0_3z, celloutsig_0_0z } / { 1'h1, celloutsig_0_7z[6:1] };
  assign celloutsig_1_4z = { in_data[144:125], celloutsig_1_2z, celloutsig_1_0z } / { 1'h1, in_data[159:143], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, in_data[96] };
  assign celloutsig_1_9z = { in_data[164:146], celloutsig_1_3z } >= { in_data[169:154], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_16z = { celloutsig_1_15z[4:3], celloutsig_1_8z, celloutsig_1_5z } <= celloutsig_1_7z;
  assign celloutsig_1_5z = celloutsig_1_4z[12:8] && { in_data[154], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_4z[9:6], celloutsig_1_3z, celloutsig_1_2z } && { in_data[133:130], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_4z[14:11], celloutsig_1_2z, celloutsig_1_9z } && { celloutsig_1_7z[3:1], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_14z = { in_data[150:147], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_13z } && { celloutsig_1_4z[10:1], celloutsig_1_5z };
  assign celloutsig_1_1z = { in_data[105:96], celloutsig_1_0z } < in_data[136:126];
  assign celloutsig_1_2z = { in_data[143:139], celloutsig_1_1z, celloutsig_1_0z } < { in_data[178:176], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_1z = - { in_data[62:53], celloutsig_0_0z };
  assign celloutsig_0_4z = - { celloutsig_0_2z[7], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_2z = ~ celloutsig_0_1z[10:1];
  assign celloutsig_0_3z = ~ in_data[70:65];
  assign celloutsig_0_0z = | in_data[53:49];
  assign celloutsig_0_17z = | { celloutsig_0_16z[3:2], celloutsig_0_13z };
  assign celloutsig_1_3z = | { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[153:140] };
  assign celloutsig_0_5z = { in_data[75:73], celloutsig_0_0z, celloutsig_0_4z } - { celloutsig_0_2z[8:7], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_7z = celloutsig_1_4z[9:6] - { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = { in_data[113], celloutsig_1_5z, celloutsig_1_8z } - { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_13z };
  assign celloutsig_1_10z = { celloutsig_1_7z[2], celloutsig_1_2z, celloutsig_1_0z } ~^ celloutsig_1_4z[17:15];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_7z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_7z = { celloutsig_0_5z[1], celloutsig_0_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_15z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_15z = { celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_1z };
  assign { out_data[130:128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
