Section,Key,Value
Essentials,Product Collection,Intel® Stratix® 10 TX FPGA
Essentials,Marketing Status,Launched
Essentials,Launch Date,Q1'18
Essentials,Lithography,14 nm
Resources,Logic Elements (LE),378000
Resources,Adaptive Logic Modules (ALM),128160
Resources,Adaptive Logic Module (ALM) Registers,512640
Resources,Fabric and I/O Phase-Locked Loops (PLLs),8
Resources,Maximum Embedded Memory,32 Mb
Resources,Digital Signal Processing (DSP) Blocks,648
Resources,Digital Signal Processing (DSP) Format,"Multiply and Accumulate, Variable Precision, Fixed Point (hard IP), Floating Point (hard IP)"
Resources,Hard Processor System (HPS),Quad-core 64-bit ARM* Cortex*-A53
Resources,Hard Memory Controllers,Yes
Resources,External Memory Interfaces (EMIF),"DDR4, DDR3, DDR2, DDR, QDR II, QDR II+, RLDRAM II, RLDRAM 3, HMC, MoSys"
I/O Specifications,Maximum User I/O Count†,392
I/O Specifications,I/O Standards Support,"3.0 V to 3.3 V LVTTL, 1.2 V to 3.3V LVCMOS,  SSTL, POD, HSTL, HSUL, Differential SSTL, Differential POD, Differential HSTL, Differential HSUL, LVDS, Mini-LVDS, RSDS, LVPECL"
I/O Specifications,Maximum LVDS Pairs,192
I/O Specifications,Maximum Non-Return to Zero (NRZ) Transceivers†,24
I/O Specifications,Maximum Non-Return to Zero (NRZ) Data Rate†,28.9 Gbps
I/O Specifications,Maximum Pulse-Amplitude Modulation (PAM4) Transceivers†,12
I/O Specifications,Maximum Pulse-Amplitude Modulation (PAM4) Data Rate†,57.8 Gbps
I/O Specifications,Transceiver Protocol Hard IP,10/25/100G Ethernet
Advanced Technologies,Hyper-Registers,Yes
Advanced Technologies,FPGA Bitstream Security,Yes
Package Specifications,Package Options,F1152
Supplemental Information,Additional Information,Product Table (Family Comparison)DatasheetAll FPGA Documentation
