# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 22:00:37 on Dec 07,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.reg_16
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10671
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# PC : 035c instr : 0000 execute0.ALU_RSData : 0000 execute0.ALUIn : ffff BT : 0 halt : 0 
# PC : 061e instr : 0000 execute0.ALU_RSData : 0000 execute0.ALUIn : 0000 BT : 0 halt : 0 
# PC : 079e instr : 0000 execute0.ALU_RSData : 0000 execute0.ALUIn : 0000 BT : 0 halt : 0 
# PC : 09b8 instr : 0000 execute0.ALU_RSData : 0000 execute0.ALUIn : 0000 BT : 0 halt : 0 
# PC : 0b56 instr : 0000 execute0.ALU_RSData : 0000 execute0.ALUIn : 0000 BT : 0 halt : 0 
# PC : 11ca instr : 0000 execute0.ALU_RSData : 0000 execute0.ALUIn : 0000 BT : 0 halt : 0 
# PC : 1bca instr : 0000 execute0.ALU_RSData : 0000 execute0.ALUIn : 0000 BT : 0 halt : 0 
# PC : 1f08 instr : 0000 execute0.ALU_RSData : 0000 execute0.ALUIn : 0001 BT : 0 halt : 0 
# PC : 1f18 instr : d5dc execute0.ALU_RSData : 0000 execute0.ALUIn : 0000 BT : 0 halt : 0 
# PC : 1f1c instr : d65b execute0.ALU_RSData : 0000 execute0.ALUIn : 0001 BT : 0 halt : 0 
# PC : 1f20 instr : e128 execute0.ALU_RSData : 0000 execute0.ALUIn : 0000 BT : 0 halt : 0 
# PC : 1f26 instr : d35c execute0.ALU_RSData : 0000 execute0.ALUIn : 0001 BT : 0 halt : 0 
# PC : 1f30 instr : da5a execute0.ALU_RSData : 0000 execute0.ALUIn : 0000 BT : 0 halt : 0 
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 92805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 22:00:37 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
