{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1439656060560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1439656060561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 16 00:27:40 2015 " "Processing started: Sun Aug 16 00:27:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1439656060561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1439656060561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1439656060561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1439656061199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spans.bdf 1 1 " "Found 1 design units, including 1 entities, in source file spans.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Spans " "Found entity 1: Spans" {  } { { "Spans.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/Spans.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656061296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439656061296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file freqs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FREQs " "Found entity 1: FREQs" {  } { { "FREQs.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FREQs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656061303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439656061303 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA2MCU.v(78) " "Verilog HDL warning at FPGA2MCU.v(78): extended using \"x\" or \"z\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1439656061311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga2mcu.v 7 7 " "Found 7 design units, including 7 entities, in source file fpga2mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAVE_ADDR " "Found entity 1: SAVE_ADDR" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656061312 ""} { "Info" "ISGN_ENTITY_NAME" "2 SELECT_ADDR " "Found entity 2: SELECT_ADDR" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656061312 ""} { "Info" "ISGN_ENTITY_NAME" "3 SELECT_CHANNEL " "Found entity 3: SELECT_CHANNEL" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656061312 ""} { "Info" "ISGN_ENTITY_NAME" "4 BUFF_SEND_DATA " "Found entity 4: BUFF_SEND_DATA" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656061312 ""} { "Info" "ISGN_ENTITY_NAME" "5 BUFF " "Found entity 5: BUFF" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656061312 ""} { "Info" "ISGN_ENTITY_NAME" "6 HighSpeedSync " "Found entity 6: HighSpeedSync" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656061312 ""} { "Info" "ISGN_ENTITY_NAME" "7 counter_8 " "Found entity 7: counter_8" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656061312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439656061312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ep2c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_ep2c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EP2C " "Found entity 1: FPGA_EP2C" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656061318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439656061318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_acc-one " "Found design unit 1: phase_acc-one" {  } { { "phase_addr.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/phase_addr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062401 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase_acc " "Found entity 1: phase_acc" {  } { { "phase_addr.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/phase_addr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439656062401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fre_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fre_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrewSave_16-one " "Found design unit 1: FrewSave_16-one" {  } { { "Fre_buffer.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/Fre_buffer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062407 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrewSave_16 " "Found entity 1: FrewSave_16" {  } { { "Fre_buffer.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/Fre_buffer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439656062407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divs.v 2 2 " "Found 2 design units, including 2 entities, in source file divs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divs " "Found entity 1: Divs" {  } { { "Divs.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/Divs.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062415 ""} { "Info" "ISGN_ENTITY_NAME" "2 Divs_20Hz " "Found entity 2: Divs_20Hz" {  } { { "Divs.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/Divs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439656062415 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "getFreq.v(56) " "Verilog HDL information at getFreq.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1439656062423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getfreq.v 5 5 " "Found 5 design units, including 5 entities, in source file getfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 getFreq " "Found entity 1: getFreq" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062425 ""} { "Info" "ISGN_ENTITY_NAME" "2 getFreq_cycle " "Found entity 2: getFreq_cycle" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062425 ""} { "Info" "ISGN_ENTITY_NAME" "3 getFreq_equal " "Found entity 3: getFreq_equal" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062425 ""} { "Info" "ISGN_ENTITY_NAME" "4 SELECT_REG " "Found entity 4: SELECT_REG" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062425 ""} { "Info" "ISGN_ENTITY_NAME" "5 INTSERVICE " "Found entity 5: INTSERVICE" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439656062425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_2.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_2 " "Found entity 1: pll_2" {  } { { "pll_2.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/pll_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439656062437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK " "Found entity 1: CLOCK" {  } { { "CLOCK.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/CLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439656062443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delayline.bdf 1 1 " "Found 1 design units, including 1 entities, in source file delayline.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DelayLine " "Found entity 1: DelayLine" {  } { { "DelayLine.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/DelayLine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439656062450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impulse_measure.v 4 4 " "Found 4 design units, including 4 entities, in source file impulse_measure.v" { { "Info" "ISGN_ENTITY_NAME" "1 impulse_measure " "Found entity 1: impulse_measure" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062458 ""} { "Info" "ISGN_ENTITY_NAME" "2 getImpulse_equal " "Found entity 2: getImpulse_equal" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062458 ""} { "Info" "ISGN_ENTITY_NAME" "3 getImpulse_cycle " "Found entity 3: getImpulse_cycle" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062458 ""} { "Info" "ISGN_ENTITY_NAME" "4 SELECT_REG_I " "Found entity 4: SELECT_REG_I" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439656062458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impulse.bdf 1 1 " "Found 1 design units, including 1 entities, in source file impulse.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 impulse " "Found entity 1: impulse" {  } { { "impulse.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439656062463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "span.v 2 2 " "Found 2 design units, including 2 entities, in source file span.v" { { "Info" "ISGN_ENTITY_NAME" "1 span " "Found entity 1: span" {  } { { "span.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/span.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062468 ""} { "Info" "ISGN_ENTITY_NAME" "2 getSpan_equal " "Found entity 2: getSpan_equal" {  } { { "span.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/span.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439656062468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INT_1_p getFreq.v(323) " "Verilog HDL Implicit Net warning at getFreq.v(323): created implicit net for \"INT_1_p\"" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 323 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439656062469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INT_2_p getFreq.v(324) " "Verilog HDL Implicit Net warning at getFreq.v(324): created implicit net for \"INT_2_p\"" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 324 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439656062469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EP2C " "Elaborating entity \"FPGA_EP2C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1439656062575 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BUF_1 " "Pin \"BUF_1\" is missing source" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 648 776 952 664 "BUF_1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1439656062583 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BUF_2 " "Pin \"BUF_2\" is missing source" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 672 776 952 688 "BUF_2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1439656062583 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BUF_3 " "Pin \"BUF_3\" is missing source" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 696 776 952 712 "BUF_3" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1439656062583 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BUF_4 " "Pin \"BUF_4\" is missing source" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 720 776 952 736 "BUF_4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1439656062584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREQs FREQs:inst1 " "Elaborating entity \"FREQs\" for hierarchy \"FREQs:inst1\"" {  } { { "FPGA_EP2C.bdf" "inst1" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 440 32 264 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062616 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "HighSpeedSync inst2 " "Block or symbol \"HighSpeedSync\" of instance \"inst2\" overlaps another block or symbol" {  } { { "FREQs.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FREQs.bdf" { { -80 608 856 32 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1439656062621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getFreq_equal FREQs:inst1\|getFreq_equal:inst16 " "Elaborating entity \"getFreq_equal\" for hierarchy \"FREQs:inst1\|getFreq_equal:inst16\"" {  } { { "FREQs.bdf" "inst16" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FREQs.bdf" { { 32 256 464 144 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getFreq_cycle FREQs:inst1\|getFreq_cycle:inst1 " "Elaborating entity \"getFreq_cycle\" for hierarchy \"FREQs:inst1\|getFreq_cycle:inst1\"" {  } { { "FREQs.bdf" "inst1" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FREQs.bdf" { { -48 256 464 32 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFF_SEND_DATA FREQs:inst1\|BUFF_SEND_DATA:inst12 " "Elaborating entity \"BUFF_SEND_DATA\" for hierarchy \"FREQs:inst1\|BUFF_SEND_DATA:inst12\"" {  } { { "FREQs.bdf" "inst12" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FREQs.bdf" { { 264 248 496 376 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062645 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DATA_OUT FPGA2MCU.v(72) " "Verilog HDL Always Construct warning at FPGA2MCU.v(72): inferring latch(es) for variable \"DATA_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439656062647 "|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FINISH FPGA2MCU.v(72) " "Verilog HDL Always Construct warning at FPGA2MCU.v(72): inferring latch(es) for variable \"FINISH\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439656062647 "|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FINISH FPGA2MCU.v(72) " "Inferred latch for \"FINISH\" at FPGA2MCU.v(72)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062648 "|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[0\] FPGA2MCU.v(72) " "Inferred latch for \"DATA_OUT\[0\]\" at FPGA2MCU.v(72)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062648 "|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[1\] FPGA2MCU.v(72) " "Inferred latch for \"DATA_OUT\[1\]\" at FPGA2MCU.v(72)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062648 "|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[2\] FPGA2MCU.v(72) " "Inferred latch for \"DATA_OUT\[2\]\" at FPGA2MCU.v(72)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062648 "|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[3\] FPGA2MCU.v(72) " "Inferred latch for \"DATA_OUT\[3\]\" at FPGA2MCU.v(72)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062648 "|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[4\] FPGA2MCU.v(72) " "Inferred latch for \"DATA_OUT\[4\]\" at FPGA2MCU.v(72)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062648 "|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[5\] FPGA2MCU.v(72) " "Inferred latch for \"DATA_OUT\[5\]\" at FPGA2MCU.v(72)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062649 "|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[6\] FPGA2MCU.v(72) " "Inferred latch for \"DATA_OUT\[6\]\" at FPGA2MCU.v(72)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062649 "|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[7\] FPGA2MCU.v(72) " "Inferred latch for \"DATA_OUT\[7\]\" at FPGA2MCU.v(72)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062649 "|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[8\] FPGA2MCU.v(72) " "Inferred latch for \"DATA_OUT\[8\]\" at FPGA2MCU.v(72)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062649 "|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[9\] FPGA2MCU.v(72) " "Inferred latch for \"DATA_OUT\[9\]\" at FPGA2MCU.v(72)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062649 "|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[10\] FPGA2MCU.v(72) " "Inferred latch for \"DATA_OUT\[10\]\" at FPGA2MCU.v(72)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062649 "|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[11\] FPGA2MCU.v(72) " "Inferred latch for \"DATA_OUT\[11\]\" at FPGA2MCU.v(72)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062649 "|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[12\] FPGA2MCU.v(72) " "Inferred latch for \"DATA_OUT\[12\]\" at FPGA2MCU.v(72)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062650 "|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[13\] FPGA2MCU.v(72) " "Inferred latch for \"DATA_OUT\[13\]\" at FPGA2MCU.v(72)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062650 "|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[14\] FPGA2MCU.v(72) " "Inferred latch for \"DATA_OUT\[14\]\" at FPGA2MCU.v(72)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062650 "|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[15\] FPGA2MCU.v(72) " "Inferred latch for \"DATA_OUT\[15\]\" at FPGA2MCU.v(72)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062650 "|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT_REG FREQs:inst1\|SELECT_REG:inst3 " "Elaborating entity \"SELECT_REG\" for hierarchy \"FREQs:inst1\|SELECT_REG:inst3\"" {  } { { "FREQs.bdf" "inst3" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FREQs.bdf" { { 280 -344 -104 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062654 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "getFreq.v(96) " "Verilog HDL Case Statement warning at getFreq.v(96): incomplete case statement has no default case item" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 96 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1439656062656 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "READ_EQU_BH_L getFreq.v(95) " "Verilog HDL Always Construct warning at getFreq.v(95): inferring latch(es) for variable \"READ_EQU_BH_L\", which holds its previous value in one or more paths through the always construct" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439656062657 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "READ_EQU_BH_H getFreq.v(95) " "Verilog HDL Always Construct warning at getFreq.v(95): inferring latch(es) for variable \"READ_EQU_BH_H\", which holds its previous value in one or more paths through the always construct" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439656062657 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "READ_EQU_TH_L getFreq.v(95) " "Verilog HDL Always Construct warning at getFreq.v(95): inferring latch(es) for variable \"READ_EQU_TH_L\", which holds its previous value in one or more paths through the always construct" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439656062657 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "READ_EQU_TH_H getFreq.v(95) " "Verilog HDL Always Construct warning at getFreq.v(95): inferring latch(es) for variable \"READ_EQU_TH_H\", which holds its previous value in one or more paths through the always construct" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439656062657 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "READ_EQU_BL_L getFreq.v(95) " "Verilog HDL Always Construct warning at getFreq.v(95): inferring latch(es) for variable \"READ_EQU_BL_L\", which holds its previous value in one or more paths through the always construct" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439656062657 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "READ_EQU_BL_H getFreq.v(95) " "Verilog HDL Always Construct warning at getFreq.v(95): inferring latch(es) for variable \"READ_EQU_BL_H\", which holds its previous value in one or more paths through the always construct" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439656062658 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "READ_EQU_TL_L getFreq.v(95) " "Verilog HDL Always Construct warning at getFreq.v(95): inferring latch(es) for variable \"READ_EQU_TL_L\", which holds its previous value in one or more paths through the always construct" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439656062658 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "READ_EQU_TL_H getFreq.v(95) " "Verilog HDL Always Construct warning at getFreq.v(95): inferring latch(es) for variable \"READ_EQU_TL_H\", which holds its previous value in one or more paths through the always construct" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439656062658 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "READ_EQU_B2_L getFreq.v(95) " "Verilog HDL Always Construct warning at getFreq.v(95): inferring latch(es) for variable \"READ_EQU_B2_L\", which holds its previous value in one or more paths through the always construct" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439656062658 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "READ_EQU_B2_H getFreq.v(95) " "Verilog HDL Always Construct warning at getFreq.v(95): inferring latch(es) for variable \"READ_EQU_B2_H\", which holds its previous value in one or more paths through the always construct" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439656062658 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRQ_REGISTER_1 getFreq.v(95) " "Verilog HDL Always Construct warning at getFreq.v(95): inferring latch(es) for variable \"IRQ_REGISTER_1\", which holds its previous value in one or more paths through the always construct" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439656062658 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRQ_REGISTER_2 getFreq.v(95) " "Verilog HDL Always Construct warning at getFreq.v(95): inferring latch(es) for variable \"IRQ_REGISTER_2\", which holds its previous value in one or more paths through the always construct" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439656062659 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRQ_REGISTER_2 getFreq.v(95) " "Inferred latch for \"IRQ_REGISTER_2\" at getFreq.v(95)" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062659 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRQ_REGISTER_1 getFreq.v(95) " "Inferred latch for \"IRQ_REGISTER_1\" at getFreq.v(95)" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062659 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_EQU_B2_H getFreq.v(95) " "Inferred latch for \"READ_EQU_B2_H\" at getFreq.v(95)" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062659 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_EQU_B2_L getFreq.v(95) " "Inferred latch for \"READ_EQU_B2_L\" at getFreq.v(95)" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062659 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_EQU_TL_H getFreq.v(95) " "Inferred latch for \"READ_EQU_TL_H\" at getFreq.v(95)" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062659 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_EQU_TL_L getFreq.v(95) " "Inferred latch for \"READ_EQU_TL_L\" at getFreq.v(95)" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062660 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_EQU_BL_H getFreq.v(95) " "Inferred latch for \"READ_EQU_BL_H\" at getFreq.v(95)" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062660 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_EQU_BL_L getFreq.v(95) " "Inferred latch for \"READ_EQU_BL_L\" at getFreq.v(95)" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062660 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_EQU_TH_H getFreq.v(95) " "Inferred latch for \"READ_EQU_TH_H\" at getFreq.v(95)" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062660 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_EQU_TH_L getFreq.v(95) " "Inferred latch for \"READ_EQU_TH_L\" at getFreq.v(95)" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062660 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_EQU_BH_H getFreq.v(95) " "Inferred latch for \"READ_EQU_BH_H\" at getFreq.v(95)" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062660 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_EQU_BH_L getFreq.v(95) " "Inferred latch for \"READ_EQU_BH_L\" at getFreq.v(95)" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656062661 "|FPGA_EP2C|FREQs:inst11|SELECT_REG:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HighSpeedSync FREQs:inst1\|HighSpeedSync:inst2 " "Elaborating entity \"HighSpeedSync\" for hierarchy \"FREQs:inst1\|HighSpeedSync:inst2\"" {  } { { "FREQs.bdf" "inst2" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FREQs.bdf" { { -80 608 856 32 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_8 FREQs:inst1\|counter_8:inst4 " "Elaborating entity \"counter_8\" for hierarchy \"FREQs:inst1\|counter_8:inst4\"" {  } { { "FREQs.bdf" "inst4" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FREQs.bdf" { { 888 -632 -432 968 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062690 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPGA2MCU.v(108) " "Verilog HDL assignment warning at FPGA2MCU.v(108): truncated value with size 32 to match size of target (8)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439656062692 "|FPGA_EP2C|FREQs:inst1|counter_8:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK CLOCK:inst10 " "Elaborating entity \"CLOCK\" for hierarchy \"CLOCK:inst10\"" {  } { { "FPGA_EP2C.bdf" "inst10" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 248 72 232 344 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062709 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll.v 1 1 " "Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "pll.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656062747 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1439656062747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL CLOCK:inst10\|PLL:inst2 " "Elaborating entity \"PLL\" for hierarchy \"CLOCK:inst10\|PLL:inst2\"" {  } { { "CLOCK.bdf" "inst2" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/CLOCK.bdf" { { 64 296 536 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CLOCK:inst10\|PLL:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"CLOCK:inst10\|PLL:inst2\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLOCK:inst10\|PLL:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"CLOCK:inst10\|PLL:inst2\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439656062861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLOCK:inst10\|PLL:inst2\|altpll:altpll_component " "Instantiated megafunction \"CLOCK:inst10\|PLL:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062862 ""}  } { { "pll.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1439656062862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_2 CLOCK:inst10\|pll_2:inst8 " "Elaborating entity \"pll_2\" for hierarchy \"CLOCK:inst10\|pll_2:inst8\"" {  } { { "CLOCK.bdf" "inst8" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/CLOCK.bdf" { { 232 296 544 384 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CLOCK:inst10\|pll_2:inst8\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"CLOCK:inst10\|pll_2:inst8\|altpll:altpll_component\"" {  } { { "pll_2.v" "altpll_component" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/pll_2.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLOCK:inst10\|pll_2:inst8\|altpll:altpll_component " "Elaborated megafunction instantiation \"CLOCK:inst10\|pll_2:inst8\|altpll:altpll_component\"" {  } { { "pll_2.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/pll_2.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439656062912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLOCK:inst10\|pll_2:inst8\|altpll:altpll_component " "Instantiated megafunction \"CLOCK:inst10\|pll_2:inst8\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 100 " "Parameter \"clk0_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656062913 ""}  } { { "pll_2.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/pll_2.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1439656062913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_2_altpll3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_2_altpll3.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_2_altpll3 " "Found entity 1: pll_2_altpll3" {  } { { "db/pll_2_altpll3.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/db/pll_2_altpll3.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439656063052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439656063052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_2_altpll3 CLOCK:inst10\|pll_2:inst8\|altpll:altpll_component\|pll_2_altpll3:auto_generated " "Elaborating entity \"pll_2_altpll3\" for hierarchy \"CLOCK:inst10\|pll_2:inst8\|altpll:altpll_component\|pll_2_altpll3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656063055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divs_20Hz CLOCK:inst10\|Divs_20Hz:inst " "Elaborating entity \"Divs_20Hz\" for hierarchy \"CLOCK:inst10\|Divs_20Hz:inst\"" {  } { { "CLOCK.bdf" "inst" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/CLOCK.bdf" { { 456 280 456 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656063061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Divs.v(30) " "Verilog HDL assignment warning at Divs.v(30): truncated value with size 32 to match size of target (27)" {  } { { "Divs.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/Divs.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439656063062 "|FPGA_EP2C|CLOCK:inst7|Divs_20Hz:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT_CHANNEL SELECT_CHANNEL:inst7 " "Elaborating entity \"SELECT_CHANNEL\" for hierarchy \"SELECT_CHANNEL:inst7\"" {  } { { "FPGA_EP2C.bdf" "inst7" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 632 -584 -424 744 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656063065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT_ADDR SELECT_ADDR:inst3 " "Elaborating entity \"SELECT_ADDR\" for hierarchy \"SELECT_ADDR:inst3\"" {  } { { "FPGA_EP2C.bdf" "inst3" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 16 608 840 96 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656063069 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "REG_FLAG FPGA2MCU.v(20) " "Verilog HDL Always Construct warning at FPGA2MCU.v(20): inferring latch(es) for variable \"REG_FLAG\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439656063071 "|FPGA_EP2C|SELECT_ADDR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_FLAG\[0\] FPGA2MCU.v(20) " "Inferred latch for \"REG_FLAG\[0\]\" at FPGA2MCU.v(20)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656063071 "|FPGA_EP2C|SELECT_ADDR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_FLAG\[1\] FPGA2MCU.v(20) " "Inferred latch for \"REG_FLAG\[1\]\" at FPGA2MCU.v(20)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656063071 "|FPGA_EP2C|SELECT_ADDR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_FLAG\[2\] FPGA2MCU.v(20) " "Inferred latch for \"REG_FLAG\[2\]\" at FPGA2MCU.v(20)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656063072 "|FPGA_EP2C|SELECT_ADDR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_FLAG\[3\] FPGA2MCU.v(20) " "Inferred latch for \"REG_FLAG\[3\]\" at FPGA2MCU.v(20)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439656063072 "|FPGA_EP2C|SELECT_ADDR:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAVE_ADDR SAVE_ADDR:inst " "Elaborating entity \"SAVE_ADDR\" for hierarchy \"SAVE_ADDR:inst\"" {  } { { "FPGA_EP2C.bdf" "inst" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 16 176 384 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656063074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Spans Spans:inst11 " "Elaborating entity \"Spans\" for hierarchy \"Spans:inst11\"" {  } { { "FPGA_EP2C.bdf" "inst11" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 816 40 256 976 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656063079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getSpan_equal Spans:inst11\|getSpan_equal:inst " "Elaborating entity \"getSpan_equal\" for hierarchy \"Spans:inst11\|getSpan_equal:inst\"" {  } { { "Spans.bdf" "inst" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/Spans.bdf" { { -24 792 992 88 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656063106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impulse impulse:inst9 " "Elaborating entity \"impulse\" for hierarchy \"impulse:inst9\"" {  } { { "FPGA_EP2C.bdf" "inst9" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 640 32 248 800 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656063255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getImpulse_equal impulse:inst9\|getImpulse_equal:inst3 " "Elaborating entity \"getImpulse_equal\" for hierarchy \"impulse:inst9\|getImpulse_equal:inst3\"" {  } { { "impulse.bdf" "inst3" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse.bdf" { { -136 312 528 -24 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656063265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getImpulse_cycle impulse:inst9\|getImpulse_cycle:inst " "Elaborating entity \"getImpulse_cycle\" for hierarchy \"impulse:inst9\|getImpulse_cycle:inst\"" {  } { { "impulse.bdf" "inst" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse.bdf" { { -232 312 520 -152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656063279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFF BUFF:inst6 " "Elaborating entity \"BUFF\" for hierarchy \"BUFF:inst6\"" {  } { { "FPGA_EP2C.bdf" "inst6" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 296 664 912 408 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656063308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[0\]_89 " "LATCH primitive \"Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[0\]_89\" is permanently disabled" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1439656063690 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK:inst10\|pll_2:inst8\|altpll:altpll_component\|pll_2_altpll3:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"CLOCK:inst10\|pll_2:inst8\|altpll:altpll_component\|pll_2_altpll3:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_2_altpll3.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/db/pll_2_altpll3.v" 77 -1 0 } } { "altpll.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "pll_2.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/pll_2.v" 90 0 0 } } { "CLOCK.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/CLOCK.bdf" { { 232 296 544 384 "inst8" "" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 248 72 232 344 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439656063692 "|FPGA_EP2C|CLOCK:inst10|pll_2:inst8|altpll:altpll_component|pll_2_altpll3:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1439656063692 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1439656063692 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[15\] AD_IN\[15\] " "Removed fan-out from the always-disabled I/O buffer \"Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[15\]\" to the node \"AD_IN\[15\]\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656065595 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[14\] AD_IN\[14\] " "Removed fan-out from the always-disabled I/O buffer \"Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[14\]\" to the node \"AD_IN\[14\]\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656065595 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[13\] AD_IN\[13\] " "Removed fan-out from the always-disabled I/O buffer \"Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[13\]\" to the node \"AD_IN\[13\]\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656065595 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[12\] AD_IN\[12\] " "Removed fan-out from the always-disabled I/O buffer \"Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[12\]\" to the node \"AD_IN\[12\]\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656065595 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[11\] AD_IN\[11\] " "Removed fan-out from the always-disabled I/O buffer \"Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[11\]\" to the node \"AD_IN\[11\]\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656065595 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[10\] AD_IN\[10\] " "Removed fan-out from the always-disabled I/O buffer \"Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[10\]\" to the node \"AD_IN\[10\]\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656065595 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[9\] AD_IN\[9\] " "Removed fan-out from the always-disabled I/O buffer \"Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[9\]\" to the node \"AD_IN\[9\]\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656065595 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[8\] AD_IN\[8\] " "Removed fan-out from the always-disabled I/O buffer \"Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[8\]\" to the node \"AD_IN\[8\]\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656065595 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[7\] AD_IN\[7\] " "Removed fan-out from the always-disabled I/O buffer \"Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[7\]\" to the node \"AD_IN\[7\]\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656065595 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[6\] AD_IN\[6\] " "Removed fan-out from the always-disabled I/O buffer \"Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[6\]\" to the node \"AD_IN\[6\]\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656065595 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[5\] AD_IN\[5\] " "Removed fan-out from the always-disabled I/O buffer \"Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[5\]\" to the node \"AD_IN\[5\]\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656065595 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[4\] AD_IN\[4\] " "Removed fan-out from the always-disabled I/O buffer \"Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[4\]\" to the node \"AD_IN\[4\]\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656065595 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[3\] AD_IN\[3\] " "Removed fan-out from the always-disabled I/O buffer \"Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[3\]\" to the node \"AD_IN\[3\]\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656065595 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[2\] AD_IN\[2\] " "Removed fan-out from the always-disabled I/O buffer \"Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[2\]\" to the node \"AD_IN\[2\]\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656065595 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[1\] AD_IN\[1\] " "Removed fan-out from the always-disabled I/O buffer \"Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[1\]\" to the node \"AD_IN\[1\]\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656065595 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[0\] AD_IN\[0\] " "Removed fan-out from the always-disabled I/O buffer \"Spans:inst11\|BUFF_SEND_DATA:inst15\|DATA_OUT\[0\]\" to the node \"AD_IN\[0\]\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 72 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439656065595 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1439656065595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_BH_H " "Latch FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_BH_H has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065684 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_TH_L " "Latch FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_TH_L has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065684 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_TH_H " "Latch FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_TH_H has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065685 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_BL_L " "Latch FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_BL_L has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065685 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_BL_H " "Latch FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_BL_H has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065685 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_TL_L " "Latch FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_TL_L has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065686 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_TL_H " "Latch FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_TL_H has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065686 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_B2_L " "Latch FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_B2_L has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065686 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_B2_H " "Latch FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_B2_H has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065687 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FREQs:inst1\|SELECT_REG:inst3\|IRQ_REGISTER_1 " "Latch FREQs:inst1\|SELECT_REG:inst3\|IRQ_REGISTER_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065687 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FREQs:inst1\|SELECT_REG:inst3\|IRQ_REGISTER_2 " "Latch FREQs:inst1\|SELECT_REG:inst3\|IRQ_REGISTER_2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065687 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_BH_L " "Latch FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_BH_L has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065687 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "impulse:inst9\|SELECT_REG:inst1\|READ_EQU_BH_H " "Latch impulse:inst9\|SELECT_REG:inst1\|READ_EQU_BH_H has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065688 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "impulse:inst9\|SELECT_REG:inst1\|READ_EQU_TH_L " "Latch impulse:inst9\|SELECT_REG:inst1\|READ_EQU_TH_L has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065688 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "impulse:inst9\|SELECT_REG:inst1\|READ_EQU_TH_H " "Latch impulse:inst9\|SELECT_REG:inst1\|READ_EQU_TH_H has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065688 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "impulse:inst9\|SELECT_REG:inst1\|READ_EQU_BL_L " "Latch impulse:inst9\|SELECT_REG:inst1\|READ_EQU_BL_L has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065689 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "impulse:inst9\|SELECT_REG:inst1\|READ_EQU_BL_H " "Latch impulse:inst9\|SELECT_REG:inst1\|READ_EQU_BL_H has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065689 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "impulse:inst9\|SELECT_REG:inst1\|READ_EQU_TL_H " "Latch impulse:inst9\|SELECT_REG:inst1\|READ_EQU_TL_H has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065689 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "impulse:inst9\|SELECT_REG:inst1\|READ_EQU_B2_L " "Latch impulse:inst9\|SELECT_REG:inst1\|READ_EQU_B2_L has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065690 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "impulse:inst9\|SELECT_REG:inst1\|READ_EQU_B2_H " "Latch impulse:inst9\|SELECT_REG:inst1\|READ_EQU_B2_H has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065690 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "impulse:inst9\|SELECT_REG:inst1\|IRQ_REGISTER_1 " "Latch impulse:inst9\|SELECT_REG:inst1\|IRQ_REGISTER_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065690 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "impulse:inst9\|SELECT_REG:inst1\|IRQ_REGISTER_2 " "Latch impulse:inst9\|SELECT_REG:inst1\|IRQ_REGISTER_2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065691 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "impulse:inst9\|SELECT_REG:inst1\|READ_EQU_TL_L " "Latch impulse:inst9\|SELECT_REG:inst1\|READ_EQU_TL_L has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065691 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "impulse:inst9\|SELECT_REG:inst1\|READ_EQU_BH_L " "Latch impulse:inst9\|SELECT_REG:inst1\|READ_EQU_BH_L has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065691 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Spans:inst11\|SELECT_REG:inst1\|READ_EQU_BH_L " "Latch Spans:inst11\|SELECT_REG:inst1\|READ_EQU_BH_L has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065692 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Spans:inst11\|SELECT_REG:inst1\|READ_EQU_BH_H " "Latch Spans:inst11\|SELECT_REG:inst1\|READ_EQU_BH_H has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065692 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Spans:inst11\|SELECT_REG:inst1\|READ_EQU_TH_L " "Latch Spans:inst11\|SELECT_REG:inst1\|READ_EQU_TH_L has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065692 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Spans:inst11\|SELECT_REG:inst1\|READ_EQU_TH_H " "Latch Spans:inst11\|SELECT_REG:inst1\|READ_EQU_TH_H has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Ports D and ENA on the latch are fed by the same signal SELECT_ADDR:inst3\|REG_FLAG\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1439656065693 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1439656065693 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BUF_1 GND " "Pin \"BUF_1\" is stuck at GND" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 648 776 952 664 "BUF_1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439656066132 "|FPGA_EP2C|BUF_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUF_2 GND " "Pin \"BUF_2\" is stuck at GND" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 672 776 952 688 "BUF_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439656066132 "|FPGA_EP2C|BUF_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUF_3 GND " "Pin \"BUF_3\" is stuck at GND" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 696 776 952 712 "BUF_3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439656066132 "|FPGA_EP2C|BUF_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUF_4 GND " "Pin \"BUF_4\" is stuck at GND" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 720 776 952 736 "BUF_4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439656066132 "|FPGA_EP2C|BUF_4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1439656066132 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1439656066529 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/output_files/FPGA_EP2C.map.smsg " "Generated suppressed messages file E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/output_files/FPGA_EP2C.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1439656067758 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1439656068555 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439656068555 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NWE " "No output dependent on input pin \"NWE\"" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 152 -64 112 168 "NWE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439656069012 "|FPGA_EP2C|NWE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1439656069012 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1810 " "Implemented 1810 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1439656069014 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1439656069014 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1439656069014 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1777 " "Implemented 1777 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1439656069014 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1439656069014 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1439656069014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1439656069130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 16 00:27:49 2015 " "Processing ended: Sun Aug 16 00:27:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1439656069130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1439656069130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1439656069130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1439656069130 ""}
