SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx16
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory /home/xl/ise_projects/Spartan6/sp601_eth_art/src/eth/TECH/xilinx/
SET_PREFERENCE workingdirectory /home/xl/ise_projects/Spartan6/sp601_eth_art/src/eth/TECH/xilinx/tmp/
SET_PREFERENCE subworkingdirectory /home/xl/ise_projects/Spartan6/sp601_eth_art/src/eth/TECH/xilinx/tmp/_cg/
SET_PREFERENCE transientdirectory /home/xl/ise_projects/Spartan6/sp601_eth_art/src/eth/TECH/xilinx/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name clkdiv2
SET_SIM_PARAMETER c_component_name clkdiv2
SET_SIM_PARAMETER c_inclk_sum_row0 "Input Clock   Freq (MHz)    Input Jitter (UI)"
SET_SIM_PARAMETER c_outclk_sum_row0a "Output    Output      Phase     Duty      Pk-to-Pk        Phase"
SET_SIM_PARAMETER c_outclk_sum_row0b "Clock    Freq (MHz) (degrees) Cycle (%) Jitter (ps)  Error (ps)"
SET_CORE_NAME Clocking Wizard
SET_CORE_VERSION 3.3
SET_CORE_VLNV xilinx.com:ip:clk_wiz:3.3
SET_CORE_CLASS com.xilinx.ip.clk_wiz_v3_3.clk_wiz_v3_3
SET_CORE_PATH /home/xl/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/clk_wiz_v3_3
SET_CORE_GUIPATH /home/xl/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/clk_wiz_v3_3/gui/clk_wiz_v3_3.tcl
SET_CORE_DATASHEET /home/xl/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/clk_wiz_v3_3/doc/clk_wiz_ds709.pdf
ADD_CORE_DOCUMENT </home/xl/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/clk_wiz_v3_3/doc/clk_wiz_gsg521.pdf><clk_wiz_gsg521.pdf>
ADD_CORE_DOCUMENT </home/xl/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/clk_wiz_v3_3/doc/clk_wiz_ds709.pdf><clk_wiz_ds709.pdf>
ADD_CORE_DOCUMENT </home/xl/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/clk_wiz_v3_3/doc/clk_wiz_v3_3_readme.txt><clk_wiz_v3_3_readme.txt>
ADD_CORE_DOCUMENT </home/xl/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/clk_wiz_v3_3/doc/clk_wiz_v3_3_vinfo.html><clk_wiz_v3_3_vinfo.html>
