{
    "DESIGN_NAME": "sa_global",
    "VERILOG_FILES":   "dir::*.v",
    "DESIGN_IS_CORE": 0,
    "ROUTING_CORES": "48",
    "CLOCK_PERIOD": "10",
    "CLOCK_PORT": "clk",
    "FP_SIZING": "relative",
    "PL_TARGET_DENSITY": "0.45",
    "FP_CORE_UTIL": "40",
    "FP_IO_MIN_DISTANCE": "1"
}
