

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_4e24aa2b91963f20d8274bc66d08b02f.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">at91sam7.h</div>  </div>
</div>
<div class="contents">
<a href="at91sam7_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00041"></a>00041 <span class="comment">/*</span>
<a name="l00042"></a>00042 <span class="comment"> * Copyright (C) 2006-2007 by egnite Software GmbH. All rights reserved.</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00045"></a>00045 <span class="comment"> * modification, are permitted provided that the following conditions</span>
<a name="l00046"></a>00046 <span class="comment"> * are met:</span>
<a name="l00047"></a>00047 <span class="comment"> *</span>
<a name="l00048"></a>00048 <span class="comment"> * 1. Redistributions of source code must retain the above copyright</span>
<a name="l00049"></a>00049 <span class="comment"> *    notice, this list of conditions and the following disclaimer.</span>
<a name="l00050"></a>00050 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<a name="l00051"></a>00051 <span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span>
<a name="l00052"></a>00052 <span class="comment"> *    documentation and/or other materials provided with the distribution.</span>
<a name="l00053"></a>00053 <span class="comment"> * 3. Neither the name of the copyright holders nor the names of</span>
<a name="l00054"></a>00054 <span class="comment"> *    contributors may be used to endorse or promote products derived</span>
<a name="l00055"></a>00055 <span class="comment"> *    from this software without specific prior written permission.</span>
<a name="l00056"></a>00056 <span class="comment"> *</span>
<a name="l00057"></a>00057 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY EGNITE SOFTWARE GMBH AND CONTRIBUTORS</span>
<a name="l00058"></a>00058 <span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00059"></a>00059 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span>
<a name="l00060"></a>00060 <span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL EGNITE</span>
<a name="l00061"></a>00061 <span class="comment"> * SOFTWARE GMBH OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<a name="l00062"></a>00062 <span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span>
<a name="l00063"></a>00063 <span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span>
<a name="l00064"></a>00064 <span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span>
<a name="l00065"></a>00065 <span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span>
<a name="l00066"></a>00066 <span class="comment"> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF</span>
<a name="l00067"></a>00067 <span class="comment"> * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span>
<a name="l00068"></a>00068 <span class="comment"> * SUCH DAMAGE.</span>
<a name="l00069"></a>00069 <span class="comment"> *</span>
<a name="l00070"></a>00070 <span class="comment"> * For additional information see http://www.ethernut.de/</span>
<a name="l00071"></a>00071 <span class="comment"> */</span>
<a name="l00072"></a>00072 
<a name="l00073"></a>00073 <span class="preprocessor">#ifndef AT91SAM7_H</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="preprocessor">#define AT91SAM7_H</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span>
<a name="l00076"></a>00076 <span class="preprocessor">#include &lt;<a class="code" href="compiler_8h.html" title="Additional support macros for compiler independance.">cfg/compiler.h</a>&gt;</span>
<a name="l00077"></a>00077 
<a name="l00078"></a>00078 <span class="preprocessor">#if CPU_ARM_SAM7X || CPU_ARM_SAM7S_LARGE</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_BASE      0x100000UL</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">    #define RAM_BASE        0x200000UL</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span>
<a name="l00082"></a>00082 <span class="preprocessor">    #define TC_BASE         0xFFFA0000      ///&lt; Timer/counter base address.</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">    #define UDP_BASE        0xFFFB0000      ///&lt; USB device port base address.</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_BASE        0xFFFB8000      ///&lt; Two-wire interface base address.</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">    #define USART0_BASE     0xFFFC0000      ///&lt; USART 0 base address.</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">    #define USART1_BASE     0xFFFC4000      ///&lt; USART 1 base address.</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">    #define PWMC_BASE       0xFFFCC000      ///&lt; PWM controller base address.</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_BASE        0xFFFD4000      ///&lt; Serial synchronous controller base address.</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">    #define ADC_BASE        0xFFFD8000      ///&lt; ADC base address.</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span>
<a name="l00091"></a>00091 <span class="preprocessor">    #define AIC_BASE        0xFFFFF000      ///&lt; AIC base address.</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">    #define DBGU_BASE       0xFFFFF200      ///&lt; DBGU base address.</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">    #define PIOA_BASE       0xFFFFF400      ///&lt; PIO A base address.</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_BASE        0xFFFFFC00      ///&lt; PMC base address.</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">    #define RSTC_BASE       0xFFFFFD00      ///&lt; Resect controller register base address.</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">    #define RTT_BASE        0xFFFFFD20      ///&lt; Realtime timer base address.</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">    #define PIT_BASE        0xFFFFFD30      ///&lt; Periodic interval timer base address.</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">    #define WDT_BASE        0xFFFFFD40      ///&lt; Watch Dog register base address.</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">    #define VREG_BASE       0xFFFFFD60      ///&lt; Voltage regulator mode controller base address.</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">    #define MC_BASE         0xFFFFFF00      ///&lt; Memory controller base.</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span>
<a name="l00102"></a>00102 <span class="preprocessor">    #if CPU_ARM_SAM7X</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">        #define CAN_BASE        0xFFFD0000      ///&lt; PWM controller base address.</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">        #define EMAC_BASE       0xFFFDC000      ///&lt; Ethernet MAC address.</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">        #define SPI0_BASE       0xFFFE0000      ///&lt; SPI0 base address.</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">        #define SPI1_BASE       0xFFFE4000      ///&lt; SPI1 base address.</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">        #define PIOB_BASE       0xFFFFF600      ///&lt; PIO base address.</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span>
<a name="l00110"></a>00110 <span class="preprocessor">    #if CPU_ARM_SAM7S_LARGE</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">        #define SPI_BASE        0xFFFE0000      ///&lt; SPI0 base address.</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span>
<a name="l00114"></a>00114 <span class="preprocessor">    #define PIO_HAS_MULTIDRIVER        1</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">    #define PIO_HAS_PULLUP             1</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">    #define PIO_HAS_PERIPHERALSELECT   1</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">    #define PIO_HAS_OUTPUTWRITEENABLE  1</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span>
<a name="l00119"></a>00119 <span class="preprocessor">    #define DBGU_HAS_PDC               1</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_HAS_PDC                1</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_HAS_PDC                1</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">    #define USART_HAS_PDC              1</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span>
<a name="l00124"></a>00124     <span class="comment">/* PDC registers */</span>
<a name="l00125"></a>00125 <span class="preprocessor">    #define PERIPH_RPR_OFF  0x100  ///&lt; Receive Pointer Register.</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">    #define PERIPH_RCR_OFF  0x104  ///&lt; Receive Counter Register.</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">    #define PERIPH_TPR_OFF  0x108  ///&lt; Transmit Pointer Register.</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">    #define PERIPH_TCR_OFF  0x10C  ///&lt; Transmit Counter Register.</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">    #define PERIPH_RNPR_OFF 0x110  ///&lt; Receive Next Pointer Register.</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">    #define PERIPH_RNCR_OFF 0x114  ///&lt; Receive Next Counter Register.</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">    #define PERIPH_TNPR_OFF 0x118  ///&lt; Transmit Next Pointer Register.</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">    #define PERIPH_TNCR_OFF 0x11C  ///&lt; Transmit Next Counter Register.</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">    #define PERIPH_PTCR_OFF 0x120  ///&lt; PDC Transfer Control Register.</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">    #define PERIPH_PTSR_OFF 0x124  ///&lt; PDC Transfer Status Register.</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span>
<a name="l00136"></a>00136 <span class="preprocessor">    #define PDC_RXTEN  0</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">    #define PDC_RXTDIS 1</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">    #define PDC_TXTEN  8</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">    #define PDC_TXTDIS 9</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span>
<a name="l00141"></a>00141 <span class="preprocessor">#else</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">    #error No base address register definition for selected ARM CPU</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00144"></a>00144 <span class="preprocessor">#endif</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span>
<a name="l00146"></a>00146 <span class="preprocessor">#if CPU_ARM_AT91SAM7S64</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_MEM_SIZE          0x10000UL ///&lt; Internal flash memory size</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_PAGE_SIZE_BYTES         128 ///&lt; Size of cpu flash memory page in bytes</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_BANKS_NUM                 1 ///&lt; Number of flash banks</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_SECTORS_NUM              16 ///&lt; Number of flash sector</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_PAGE_PER_SECTOR          32 ///&lt; Number of page for sector</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span>
<a name="l00153"></a>00153 <span class="preprocessor">#elif CPU_ARM_AT91SAM7S128 || CPU_ARM_AT91SAM7X128</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_MEM_SIZE          0x20000UL ///&lt; Internal flash memory size</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_PAGE_SIZE_BYTES         256 ///&lt; Size of cpu flash memory page in bytes</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_BANKS_NUM                 1 ///&lt; Number of flash banks</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_SECTORS_NUM               8 ///&lt; Number of flash sector</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_PAGE_PER_SECTOR          64 ///&lt; Number of page for sector</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span>
<a name="l00160"></a>00160 <span class="preprocessor">#elif CPU_ARM_AT91SAM7S256 || CPU_ARM_AT91SAM7X256</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_MEM_SIZE          0x40000UL ///&lt; Internal flash memory size</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_PAGE_SIZE_BYTES         256 ///&lt; Size of cpu flash memory page in bytes</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_BANKS_NUM                 1 ///&lt; Number of flash banks</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_SECTORS_NUM              16 ///&lt; Number of flash sector</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_PAGE_PER_SECTOR          64 ///&lt; Number of page for sector</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span>
<a name="l00167"></a>00167 <span class="preprocessor">#elif CPU_ARM_AT91SAM7S512 || CPU_ARM_AT91SAM7X512</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_MEM_SIZE          0x80000UL ///&lt; Internal flash memory size</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_PAGE_SIZE_BYTES         256 ///&lt; Size of cpu flash memory page in bytes</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_BANKS_NUM                 2 ///&lt; Number of flash banks</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_SECTORS_NUM              32 ///&lt; Number of flash sector</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">    #define FLASH_PAGE_PER_SECTOR          64 ///&lt; Number of page for sector</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span>
<a name="l00174"></a>00174 <span class="preprocessor">#else</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">    #error Memory size definition for selected ARM CPU</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span>
<a name="l00178"></a>00178 <span class="preprocessor">#include &quot;<a class="code" href="at91__aic_8h.html">at91_aic.h</a>&quot;</span>
<a name="l00179"></a>00179 <span class="preprocessor">#include &quot;<a class="code" href="at91__pit_8h.html">at91_pit.h</a>&quot;</span>
<a name="l00180"></a>00180 <span class="preprocessor">#include &quot;<a class="code" href="at91__pmc_8h.html">at91_pmc.h</a>&quot;</span>
<a name="l00181"></a>00181 <span class="preprocessor">#include &quot;<a class="code" href="at91__mc_8h.html">at91_mc.h</a>&quot;</span>
<a name="l00182"></a>00182 <span class="preprocessor">#include &quot;<a class="code" href="at91__wdt_8h.html">at91_wdt.h</a>&quot;</span>
<a name="l00183"></a>00183 <span class="preprocessor">#include &quot;<a class="code" href="at91__rstc_8h.html">at91_rstc.h</a>&quot;</span>
<a name="l00184"></a>00184 <span class="preprocessor">#include &quot;<a class="code" href="at91__pio_8h.html">at91_pio.h</a>&quot;</span>
<a name="l00185"></a>00185 <span class="preprocessor">#include &quot;<a class="code" href="at91__us_8h.html">at91_us.h</a>&quot;</span>
<a name="l00186"></a>00186 <span class="preprocessor">#include &quot;<a class="code" href="at91__dbgu_8h.html">at91_dbgu.h</a>&quot;</span>
<a name="l00187"></a>00187 <span class="preprocessor">#include &quot;<a class="code" href="at91__tc_8h.html">at91_tc.h</a>&quot;</span>
<a name="l00188"></a>00188 <span class="preprocessor">#include &quot;<a class="code" href="at91__adc_8h.html">at91_adc.h</a>&quot;</span>
<a name="l00189"></a>00189 <span class="preprocessor">#include &quot;<a class="code" href="at91__pwm_8h.html">at91_pwm.h</a>&quot;</span>
<a name="l00190"></a>00190 <span class="preprocessor">#include &quot;<a class="code" href="at91__spi_8h.html">at91_spi.h</a>&quot;</span>
<a name="l00191"></a>00191 <span class="preprocessor">#include &quot;<a class="code" href="at91__twi_8h.html">at91_twi.h</a>&quot;</span>
<a name="l00192"></a>00192 <span class="preprocessor">#include &quot;<a class="code" href="at91__ssc_8h.html">at91_ssc.h</a>&quot;</span>
<a name="l00193"></a>00193 <span class="preprocessor">#include &quot;<a class="code" href="at91__emac_8h.html">at91_emac.h</a>&quot;</span>
<a name="l00194"></a>00194 <span class="comment">//TODO: add other peripherals</span>
<a name="l00195"></a>00195 
<a name="l00200"></a>00200 <span class="preprocessor">#if CPU_ARM_SAM7X || CPU_ARM_SAM7S_LARGE</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">    #define FIQ_ID      0       ///&lt; Fast interrupt ID.</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">    #define SYSC_ID     1       ///&lt; System controller interrupt.</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">    #define US0_ID      6       ///&lt; USART 0 ID.</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">    #define US1_ID      7       ///&lt; USART 1 ID.</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_ID      8       ///&lt; Synchronous serial controller ID.</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_ID      9       ///&lt; Two-wire interface ID.</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">    #define PWMC_ID     10      ///&lt; PWM controller ID.</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">    #define UDP_ID      11      ///&lt; USB device port ID.</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">    #define TC0_ID      12      ///&lt; Timer 0 ID.</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">    #define TC1_ID      13      ///&lt; Timer 1 ID.</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">    #define TC2_ID      14      ///&lt; Timer 2 ID.</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span>
<a name="l00213"></a>00213 <span class="preprocessor">    #define IRQ0_ID     30      ///&lt; External interrupt 0 ID.</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">    #define IRQ1_ID     31      ///&lt; External interrupt 1 ID.</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span>
<a name="l00216"></a>00216 <span class="preprocessor">    #if CPU_ARM_SAM7X</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span><span class="preprocessor">        #define PIOA_ID     2       ///&lt; Parallel A I/O controller ID.</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="preprocessor">        #define PIOB_ID     3       ///&lt; Parallel B I/O controller ID.</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">        #define SPI0_ID     4       ///&lt; Serial peripheral interface 0 ID.</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">        #define SPI1_ID     5       ///&lt; Serial peripheral interface 1 ID.</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">        #define CAN_ID      15      ///&lt; CAN controller ID.</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">        #define EMAC_ID     16      ///&lt; Ethernet MAC ID.</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">        #define ADC_ID      17      ///&lt; Analog to digital converter ID.</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span>        <span class="comment">/* 18-29 Reserved */</span>
<a name="l00225"></a>00225 
<a name="l00226"></a>00226 <span class="preprocessor">    #endif</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span>
<a name="l00228"></a>00228 <span class="preprocessor">    #if CPU_ARM_SAM7S_LARGE</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">        #define PIOA_ID     2       ///&lt; Parallel I/O controller ID.</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span>        <span class="comment">/* ID 3 is reserved */</span>
<a name="l00231"></a>00231 <span class="preprocessor">        #define ADC_ID      4       ///&lt; Analog to digital converter ID.</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">        #define SPI_ID      5       ///&lt; Serial peripheral interface ID.</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">        #define SPI0_ID     SPI_ID  ///&lt; Alias</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span>
<a name="l00236"></a>00236 <span class="preprocessor">#else</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">    #error No peripheral ID and interrupts definition for selected ARM CPU</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span>
<a name="l00239"></a>00239 <span class="preprocessor">#endif</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00241"></a>00241 
<a name="l00246"></a>00246 <span class="preprocessor">#if CPU_ARM_SAM7S_LARGE</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="preprocessor">    #define RXD0        5</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">    #define TXD0        6</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">    #define RXD1       21</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">    #define TXD1       22</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="preprocessor">    #define DTXD       10</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">    #define DRXD        9</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_ARM_SAM7X</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">    #define RXD0        0 // PA0</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">    #define TXD0        1 // PA1</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">    #define RXD1        5 // PA5</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">    #define TXD1        6 // PA6</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">    #define DTXD       28 // PA28</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">    #define DRXD       27 // PA27</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="preprocessor">    #error No USART &amp; debug pin names definition for selected ARM CPU</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00264"></a>00264 
<a name="l00269"></a>00269 <span class="preprocessor">#if CPU_ARM_SAM7S_LARGE</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_NPCS0      11  // Same as NSS pin.</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_MISO       12</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_MOSI       13</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_SPCK       14</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span>
<a name="l00275"></a>00275 <span class="preprocessor">#elif CPU_ARM_SAM7X</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_NPCS0  12 // Same as NSS pin. PA12</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_NPCS1  13 // PA13</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_NPCS2  14 // PA14</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_NPCS3  15 // PA15</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_MISO   16 // PA16</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_MOSI   17 // PA17</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_SPCK   18 // PA18</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span>
<a name="l00284"></a>00284 <span class="preprocessor">    #define SPI1_NPCS0  21 // Same as NSS pin. PA21</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">    #define SPI1_NPCS1  25 // PA25</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">    #define SPI1_NPCS2  26 // PA26</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">    #define SPI1_NPCS3  29 // PA29</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">    #define SPI1_MISO   24 // PA24</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">    #define SPI1_MOSI   23 // PA23</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">    #define SPI1_SPCK   22 // PA22</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span>
<a name="l00292"></a>00292 <span class="preprocessor">#else</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">    #error No SPI pins name definition for selected ARM CPU</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span>
<a name="l00295"></a>00295 <span class="preprocessor">#endif</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00297"></a>00297 
<a name="l00302"></a>00302 <span class="preprocessor">#if CPU_ARM_SAM7S_LARGE</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span>
<a name="l00304"></a>00304 <span class="preprocessor">    #define SSC_TF     15 // PA15</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_TK     16 // PA16</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_TD     17 // PA17</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RD     18 // PA18</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RK     19 // PA19</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RF     20 // PA20</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span>
<a name="l00311"></a>00311 <span class="preprocessor">#elif CPU_ARM_SAM7X</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span>
<a name="l00313"></a>00313 <span class="preprocessor">    #define SSC_TF     21 // PA21</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_TK     22 // PA22</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_TD     23 // PA23</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RD     24 // PA24</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RK     25 // PA25</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RF     26 // PA26</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span>
<a name="l00320"></a>00320 <span class="preprocessor">#else</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="preprocessor">    #error No SSC pins name definition for selected ARM CPU</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span>
<a name="l00323"></a>00323 <span class="preprocessor">#endif</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00325"></a>00325 
<a name="l00330"></a>00330 <span class="preprocessor">#if CPU_ARM_SAM7X</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="preprocessor">    #define TIOA0  23 // PB23</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="preprocessor">    #define TIOB0  24 // PB24</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="preprocessor">    #define TIOA1  25 // PB25</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="preprocessor">    #define TIOB1  26 // PB26</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span><span class="preprocessor">    #define TIOA2  27 // PB27</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span><span class="preprocessor">    #define TIOB2  28 // PB28</span>
<a name="l00337"></a>00337 <span class="preprocessor"></span>
<a name="l00338"></a>00338 <span class="preprocessor">    #define TIO_PIO_PDR     PIOB_PDR</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span><span class="preprocessor">    #define TIO_PIO_ABSR    PIOB_ASR</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span>
<a name="l00341"></a>00341 <span class="preprocessor">#elif CPU_ARM_SAM7S_LARGE</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor">    #define TIOA0  0 // PA0</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="preprocessor">    #define TIOB0  1 // PA1</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span><span class="preprocessor">    #define TIOA1  15 // PA15</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="preprocessor">    #define TIOB1  16 // PA16</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span><span class="preprocessor">    #define TIOA2  26 // PA26</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="preprocessor">    #define TIOB2  27 // PA27</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span>
<a name="l00349"></a>00349 <span class="preprocessor">    #define TIO_PIO_PDR     PIOA_PDR</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="preprocessor">    #define TIO_PIO_ABSR    PIOA_BSR</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span>
<a name="l00352"></a>00352 <span class="preprocessor">#else</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="preprocessor">    #error No Timer Counter names of pins definition for selected ARM CPU</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span>
<a name="l00355"></a>00355 <span class="preprocessor">#endif</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00357"></a>00357 
<a name="l00358"></a>00358 
<a name="l00363"></a>00363 <span class="preprocessor">#if CPU_ARM_SAM7X</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">    #define PWM0  19 // PB19</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="preprocessor">    #define PWM1  20 // PB20</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span><span class="preprocessor">    #define PWM2  21 // PB21</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">    #define PWM3  22 // PB22</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span>
<a name="l00369"></a>00369 <span class="preprocessor">    #define PWM_PIO_PDR     PIOB_PDR</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span><span class="preprocessor">    #define PWM_PIO_PER     PIOB_PER</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span><span class="preprocessor">    #define PWM_PIO_CODR    PIOB_CODR</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span><span class="preprocessor">    #define PWM_PIO_OER     PIOB_OER</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">    #define PWM_PIO_ABSR    PIOB_ASR</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span>
<a name="l00375"></a>00375 <span class="preprocessor">#elif CPU_ARM_SAM7S_LARGE</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="preprocessor">    #define PWM0  11 // PA11</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">    #define PWM1  12 // PA12</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="preprocessor">    #define PWM2  13 // PA13</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="preprocessor">    #define PWM3  14 // PA14</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span>
<a name="l00381"></a>00381 <span class="preprocessor">    #define PWM_PIO_PDR     PIOA_PDR</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="preprocessor">    #define PWM_PIO_PER     PIOA_PER</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span><span class="preprocessor">    #define PWM_PIO_CODR    PIOA_CODR</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">    #define PWM_PIO_OER     PIOA_OER</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">    #define PWM_PIO_ABSR    PIOA_BSR</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span>
<a name="l00387"></a>00387 <span class="preprocessor">#else</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span><span class="preprocessor">    #error No PWM names of pins definition for selected ARM CPU</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span>
<a name="l00390"></a>00390 <span class="preprocessor">#endif</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00392"></a>00392 
<a name="l00397"></a>00397 <span class="preprocessor">#if CPU_ARM_SAM7X</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="preprocessor">    #define TWD  10</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="preprocessor">    #define TWCK 11</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span>
<a name="l00401"></a>00401 <span class="preprocessor">#elif CPU_ARM_SAM7S_LARGE</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="preprocessor">    #define TWD  3    //PA3</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="preprocessor">    #define TWCK 4    //PA4</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span>
<a name="l00405"></a>00405 <span class="preprocessor">#else</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">    #error No TWI names of pins definition for selected ARM CPU</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span>
<a name="l00413"></a>00413 <span class="preprocessor">#if CPU_ARM_SAM7X</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span><span class="preprocessor">    #define ADTRG   18 // PB18</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span><span class="preprocessor">    #define AD0     23 // PB27</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span><span class="preprocessor">    #define AD1     24 // PB28</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">    #define AD2     25 // PB29</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">    #define AD3     26 // PB30</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span>
<a name="l00420"></a>00420 <span class="preprocessor">#elif CPU_ARM_SAM7S_LARGE</span>
<a name="l00421"></a>00421 <span class="preprocessor"></span><span class="preprocessor">    #define ADTRG   18 // PA8</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span><span class="preprocessor">    #define AD0      0 // PA17</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span><span class="preprocessor">    #define AD1      1 // PA18</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span><span class="preprocessor">    #define AD2     15 // PA19</span>
<a name="l00425"></a>00425 <span class="preprocessor"></span><span class="preprocessor">    #define AD3     16 // PA20</span>
<a name="l00426"></a>00426 <span class="preprocessor"></span>
<a name="l00427"></a>00427 <span class="preprocessor">#else</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">    #error No ADC names of pins definition for selected ARM CPU</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span>
<a name="l00430"></a>00430 <span class="preprocessor">#endif</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00432"></a>00432 
<a name="l00433"></a>00433 <span class="preprocessor">#endif </span><span class="comment">/* AT91SAM7_H */</span>
</pre></div></div>
</div>


