<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone V";
         type = "String";
      }
   }
   element Draw_DMA
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element Draw_Resampler
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element Draw_Scaler
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSEMA5F31C6" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface
   name="dma_master"
   internal="Draw_DMA.avalon_dma_master"
   type="avalon"
   dir="start" />
 <interface
   name="dma_regs"
   internal="Draw_DMA.avalon_dma_control_slave"
   type="avalon"
   dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface
   name="video_foreground"
   internal="Draw_Resampler.avalon_rgb_source"
   type="avalon_streaming"
   dir="start" />
 <module
   name="Draw_DMA"
   kind="altera_up_avalon_video_dma_controller"
   version="15.0"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="addr_mode" value="Consecutive" />
  <parameter name="back_start_address" value="0" />
  <parameter name="color_bits" value="8" />
  <parameter name="color_planes" value="4" />
  <parameter name="dma_enabled" value="true" />
  <parameter name="height" value="480" />
  <parameter name="mode">From Memory to Stream</parameter>
  <parameter name="start_address" value="0" />
  <parameter name="width" value="640" />
 </module>
 <module
   name="Draw_Resampler"
   kind="altera_up_avalon_video_rgb_resampler"
   version="15.0"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="alpha" value="1023" />
  <parameter name="input_type" value="32-bit RGBA" />
  <parameter name="output_type" value="40-bit RGBA" />
 </module>
 <module
   name="Draw_Scaler"
   kind="altera_up_avalon_video_scaler"
   version="15.0"
   enabled="0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="color_bits" value="4" />
  <parameter name="color_planes" value="4" />
  <parameter name="height_in" value="120" />
  <parameter name="height_scaling" value="4" />
  <parameter name="width_in" value="160" />
  <parameter name="width_scaling" value="4" />
 </module>
 <module name="clk_0" kind="clock_source" version="15.0" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <connection
   kind="avalon_streaming"
   version="15.0"
   start="Draw_DMA.avalon_pixel_source"
   end="Draw_Resampler.avalon_rgb_sink" />
 <connection kind="clock" version="15.0" start="clk_0.clk" end="Draw_DMA.clk" />
 <connection kind="clock" version="15.0" start="clk_0.clk" end="Draw_Scaler.clk" />
 <connection
   kind="clock"
   version="15.0"
   start="clk_0.clk"
   end="Draw_Resampler.clk" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_0.clk_reset"
   end="Draw_DMA.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_0.clk_reset"
   end="Draw_Scaler.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_0.clk_reset"
   end="Draw_Resampler.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
