<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>OSS-7: Open Source Stack for DASH7 Alliance Protocol: BUS</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OSS-7: Open Source Stack for DASH7 Alliance Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">BUS<div class="ingroups"><a class="el" href="group___e_m___library.html">EM_Library</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>BUS RAM and register bit/field read/write API </p><pre class="fragment"></pre><p>.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga5db07d1f35d501e6de6891eaeae88ec7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s.html#ga5db07d1f35d501e6de6891eaeae88ec7">BUS_RamBitWrite</a> (volatile uint32_t *addr, unsigned int bit, unsigned int val)</td></tr>
<tr class="memdesc:ga5db07d1f35d501e6de6891eaeae88ec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a single-bit write operation on a 32-bit word in RAM.  <a href="#ga5db07d1f35d501e6de6891eaeae88ec7">More...</a><br /></td></tr>
<tr class="separator:ga5db07d1f35d501e6de6891eaeae88ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e7633614955dd90f180acb07f83c8d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s.html#ga00e7633614955dd90f180acb07f83c8d">BUS_RamBitRead</a> (volatile const uint32_t *addr, unsigned int bit)</td></tr>
<tr class="memdesc:ga00e7633614955dd90f180acb07f83c8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a single-bit read operation on a 32-bit word in RAM.  <a href="#ga00e7633614955dd90f180acb07f83c8d">More...</a><br /></td></tr>
<tr class="separator:ga00e7633614955dd90f180acb07f83c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8574f14855448ecae32c5a9dd0c7164"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s.html#gaf8574f14855448ecae32c5a9dd0c7164">BUS_RegBitWrite</a> (volatile uint32_t *addr, unsigned int bit, unsigned int val)</td></tr>
<tr class="memdesc:gaf8574f14855448ecae32c5a9dd0c7164"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a single-bit write operation on a peripheral register.  <a href="#gaf8574f14855448ecae32c5a9dd0c7164">More...</a><br /></td></tr>
<tr class="separator:gaf8574f14855448ecae32c5a9dd0c7164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca6b55014161f4c51c9daf4f707eeb7c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s.html#gaca6b55014161f4c51c9daf4f707eeb7c">BUS_RegBitRead</a> (volatile const uint32_t *addr, unsigned int bit)</td></tr>
<tr class="memdesc:gaca6b55014161f4c51c9daf4f707eeb7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a single-bit read operation on a peripheral register.  <a href="#gaca6b55014161f4c51c9daf4f707eeb7c">More...</a><br /></td></tr>
<tr class="separator:gaca6b55014161f4c51c9daf4f707eeb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8225a5d4acac280abb182dc118e8df77"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s.html#ga8225a5d4acac280abb182dc118e8df77">BUS_RegMaskedSet</a> (volatile uint32_t *addr, uint32_t mask)</td></tr>
<tr class="memdesc:ga8225a5d4acac280abb182dc118e8df77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a masked set operation on peripheral register address.  <a href="#ga8225a5d4acac280abb182dc118e8df77">More...</a><br /></td></tr>
<tr class="separator:ga8225a5d4acac280abb182dc118e8df77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad226bfe478c81d51681539d935241758"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s.html#gad226bfe478c81d51681539d935241758">BUS_RegMaskedClear</a> (volatile uint32_t *addr, uint32_t mask)</td></tr>
<tr class="memdesc:gad226bfe478c81d51681539d935241758"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a masked clear operation on peripheral register address.  <a href="#gad226bfe478c81d51681539d935241758">More...</a><br /></td></tr>
<tr class="separator:gad226bfe478c81d51681539d935241758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e878ccba24fcbf97b5bcb8b53356e76"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s.html#ga9e878ccba24fcbf97b5bcb8b53356e76">BUS_RegMaskedWrite</a> (volatile uint32_t *addr, uint32_t mask, uint32_t val)</td></tr>
<tr class="memdesc:ga9e878ccba24fcbf97b5bcb8b53356e76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform peripheral register masked clear and value write.  <a href="#ga9e878ccba24fcbf97b5bcb8b53356e76">More...</a><br /></td></tr>
<tr class="separator:ga9e878ccba24fcbf97b5bcb8b53356e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec23c86f9b844b9e0e102ebff0b96ff4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s.html#gaec23c86f9b844b9e0e102ebff0b96ff4">BUS_RegMaskedRead</a> (volatile const uint32_t *addr, uint32_t mask)</td></tr>
<tr class="memdesc:gaec23c86f9b844b9e0e102ebff0b96ff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a peripheral register masked read.  <a href="#gaec23c86f9b844b9e0e102ebff0b96ff4">More...</a><br /></td></tr>
<tr class="separator:gaec23c86f9b844b9e0e102ebff0b96ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>BUS RAM and register bit/field read/write API </p><pre class="fragment"></pre><p>. </p>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga00e7633614955dd90f180acb07f83c8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE unsigned int BUS_RamBitRead </td>
          <td>(</td>
          <td class="paramtype">volatile const uint32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>bit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Perform a single-bit read operation on a 32-bit word in RAM. </p>
<p>This function uses Cortex-M bit-banding hardware to perform an atomic read operation on a single register bit. Please refer to the reference manual for further details about bit-banding.</p>
<dl class="section note"><dt>Note</dt><dd>This function is atomic on Cortex-M cores with bit-banding support. RAM bit-banding is performed using the memory alias region at BITBAND_RAM_BASE.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>RAM address</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bit</td><td>Bit position to read, 0-31</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The requested bit shifted to bit position 0 in the return value </dd></dl>

</div>
</div>
<a class="anchor" id="ga5db07d1f35d501e6de6891eaeae88ec7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void BUS_RamBitWrite </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Perform a single-bit write operation on a 32-bit word in RAM. </p>
<p>This function uses Cortex-M bit-banding hardware to perform an atomic read-modify-write operation on a single bit write on a 32-bit word in RAM. Please refer to the reference manual for further details about bit-banding.</p>
<dl class="section note"><dt>Note</dt><dd>This function is atomic on Cortex-M cores with bit-banding support. Bit- banding is a multicycle read-modify-write bus operation. RAM bit-banding is performed using the memory alias region at BITBAND_RAM_BASE.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address of 32-bit word in RAM</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bit</td><td>Bit position to write, 0-31</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">val</td><td>Value to set bit to, 0 or 1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaca6b55014161f4c51c9daf4f707eeb7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE unsigned int BUS_RegBitRead </td>
          <td>(</td>
          <td class="paramtype">volatile const uint32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>bit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Perform a single-bit read operation on a peripheral register. </p>
<p>This function uses Cortex-M bit-banding hardware to perform an atomic read operation on a single register bit. Please refer to the reference manual for further details about bit-banding.</p>
<dl class="section note"><dt>Note</dt><dd>This function is atomic on Cortex-M cores with bit-banding support. Peripheral register bit-banding is performed using the memory alias region at BITBAND_PER_BASE.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Peripheral register address</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bit</td><td>Bit position to read, 0-31</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The requested bit shifted to bit position 0 in the return value </dd></dl>

</div>
</div>
<a class="anchor" id="gaf8574f14855448ecae32c5a9dd0c7164"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void BUS_RegBitWrite </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Perform a single-bit write operation on a peripheral register. </p>
<p>This function uses Cortex-M bit-banding hardware to perform an atomic read-modify-write operation on a single register bit. Please refer to the reference manual for further details about bit-banding.</p>
<dl class="section note"><dt>Note</dt><dd>This function is atomic on Cortex-M cores with bit-banding support. Bit- banding is a multicycle read-modify-write bus operation. Peripheral register bit-banding is performed using the memory alias region at BITBAND_PER_BASE.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Peripheral register address</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bit</td><td>Bit position to write, 0-31</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">val</td><td>Value to set bit to, 0 or 1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gad226bfe478c81d51681539d935241758"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void BUS_RegMaskedClear </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Perform a masked clear operation on peripheral register address. </p>
<p>Peripheral register masked clear provides a single-cycle and atomic clear operation of a bit-mask in a peripheral register. All 1's in the mask are set to 0 in the register. All 0's in the mask are not changed in the register. RAMs and special peripherals are not supported. Please refer to the reference manual for further details about peripheral register field clear.</p>
<dl class="section note"><dt>Note</dt><dd>This function is single-cycle and atomic on cores with peripheral bit set and clear support. It uses the memory alias region at PER_BITCLR_MEM_BASE.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Peripheral register address</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask to clear </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaec23c86f9b844b9e0e102ebff0b96ff4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t BUS_RegMaskedRead </td>
          <td>(</td>
          <td class="paramtype">volatile const uint32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Perform a peripheral register masked read. </p>
<p>Read an unshifted and masked value from a peripheral register.</p>
<dl class="section note"><dt>Note</dt><dd>This operation is not hardware accelerated.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Peripheral register address</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Peripheral register mask</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unshifted and masked register value </dd></dl>

</div>
</div>
<a class="anchor" id="ga8225a5d4acac280abb182dc118e8df77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void BUS_RegMaskedSet </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Perform a masked set operation on peripheral register address. </p>
<p>Peripheral register masked set provides a single-cycle and atomic set operation of a bit-mask in a peripheral register. All 1's in the mask are set to 1 in the register. All 0's in the mask are not changed in the register. RAMs and special peripherals are not supported. Please refer to the reference manual for further details about peripheral register field set.</p>
<dl class="section note"><dt>Note</dt><dd>This function is single-cycle and atomic on cores with peripheral bit set and clear support. It uses the memory alias region at PER_BITSET_MEM_BASE.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Peripheral register address</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask to set </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga9e878ccba24fcbf97b5bcb8b53356e76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void BUS_RegMaskedWrite </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Perform peripheral register masked clear and value write. </p>
<p>This function first clears the mask in the peripheral register, then writes the value. Typically the mask is a bit-field in the register, and the value val is within the mask.</p>
<dl class="section note"><dt>Note</dt><dd>This operation is not atomic. Note that the mask is first set to 0 before the val is set.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Peripheral register address</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Peripheral register mask</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">val</td><td>Peripheral register value. The value must be shifted to the correct bit position in the register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon May 2 2016 21:25:36 for OSS-7: Open Source Stack for DASH7 Alliance Protocol by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
