{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 15:08:59 2016 " "Info: Processing started: Tue Oct 18 15:08:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off P_Mux -c P_Mux --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off P_Mux -c P_Mux --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[13\] HEX0\[6\] 13.477 ns Longest " "Info: Longest tpd from source pin \"SW\[13\]\" to destination pin \"HEX0\[6\]\" is 13.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[13\] 1 PIN PIN_T7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 8; PIN Node = 'SW\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "P_Mux.bdf" "" { Schematic "L:/DGD/Lab1/P_Mux/P_Mux.bdf" { { 120 40 208 136 "SW\[13..10\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.784 ns) + CELL(0.438 ns) 6.054 ns MUX_2B4_to_1B4:inst\|MUX_2_to_1:inst3\|inst2~0 2 COMB LCCOMB_X1_Y12_N24 10 " "Info: 2: + IC(4.784 ns) + CELL(0.438 ns) = 6.054 ns; Loc. = LCCOMB_X1_Y12_N24; Fanout = 10; COMB Node = 'MUX_2B4_to_1B4:inst\|MUX_2_to_1:inst3\|inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.222 ns" { SW[13] MUX_2B4_to_1B4:inst|MUX_2_to_1:inst3|inst2~0 } "NODE_NAME" } } { "MUX_2_to_1.bdf" "" { Schematic "L:/DGD/Lab1/P_Mux/MUX_2_to_1.bdf" { { 112 288 352 160 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.437 ns) 6.824 ns BCD7seg:inst2\|HEX\[6\]~0 3 COMB LCCOMB_X1_Y12_N12 2 " "Info: 3: + IC(0.333 ns) + CELL(0.437 ns) = 6.824 ns; Loc. = LCCOMB_X1_Y12_N12; Fanout = 2; COMB Node = 'BCD7seg:inst2\|HEX\[6\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { MUX_2B4_to_1B4:inst|MUX_2_to_1:inst3|inst2~0 BCD7seg:inst2|HEX[6]~0 } "NODE_NAME" } } { "bcd7seg.vhd" "" { Text "L:/DGD/Lab1/P_Mux/bcd7seg.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.271 ns) 7.750 ns BCD7seg:inst2\|HEX\[6\]~2 4 COMB LCCOMB_X2_Y12_N24 1 " "Info: 4: + IC(0.655 ns) + CELL(0.271 ns) = 7.750 ns; Loc. = LCCOMB_X2_Y12_N24; Fanout = 1; COMB Node = 'BCD7seg:inst2\|HEX\[6\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { BCD7seg:inst2|HEX[6]~0 BCD7seg:inst2|HEX[6]~2 } "NODE_NAME" } } { "bcd7seg.vhd" "" { Text "L:/DGD/Lab1/P_Mux/bcd7seg.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.939 ns) + CELL(2.788 ns) 13.477 ns HEX0\[6\] 5 PIN PIN_V13 0 " "Info: 5: + IC(2.939 ns) + CELL(2.788 ns) = 13.477 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'HEX0\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.727 ns" { BCD7seg:inst2|HEX[6]~2 HEX0[6] } "NODE_NAME" } } { "P_Mux.bdf" "" { Schematic "L:/DGD/Lab1/P_Mux/P_Mux.bdf" { { 104 616 792 120 "HEX0\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.766 ns ( 35.36 % ) " "Info: Total cell delay = 4.766 ns ( 35.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.711 ns ( 64.64 % ) " "Info: Total interconnect delay = 8.711 ns ( 64.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.477 ns" { SW[13] MUX_2B4_to_1B4:inst|MUX_2_to_1:inst3|inst2~0 BCD7seg:inst2|HEX[6]~0 BCD7seg:inst2|HEX[6]~2 HEX0[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.477 ns" { SW[13] {} SW[13]~combout {} MUX_2B4_to_1B4:inst|MUX_2_to_1:inst3|inst2~0 {} BCD7seg:inst2|HEX[6]~0 {} BCD7seg:inst2|HEX[6]~2 {} HEX0[6] {} } { 0.000ns 0.000ns 4.784ns 0.333ns 0.655ns 2.939ns } { 0.000ns 0.832ns 0.438ns 0.437ns 0.271ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 15:09:02 2016 " "Info: Processing ended: Tue Oct 18 15:09:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
