{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 2008, "design__instance__area": 20081.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 24, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.002921285107731819, "power__switching__total": 0.0017339758342131972, "power__leakage__total": 2.2724252701777914e-08, "power__total": 0.004655283875763416, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.11903099676159037, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.12433447678906617, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.492012888801502, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.9511017798096835, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.492013, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.627961, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 24, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.12656530348668882, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.13476863062534758, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.351838124149361, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.36596859911721724, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.069197, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 0.365969, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 24, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.11484595544075356, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.11831531922410063, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.27888930842984594, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.148381422459968, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.278889, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.070612, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 24, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.112874254804407, "clock__skew__worst_setup": 0.116303428513126, "timing__hold__ws": 0.27450442695892474, "timing__setup__ws": 0.26975755726058676, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.274504, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 0.269758, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 161.3 172.02", "design__core__bbox": "5.52 10.88 155.48 160.48", "design__io": 65, "design__die__area": 27746.8, "design__core__area": 22434, "design__instance__count__stdcell": 2008, "design__instance__area__stdcell": 20081.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.895148, "design__instance__utilization__stdcell": 0.895148, "design__instance__count__class:inverter": 29, "design__instance__count__class:sequential_cell": 335, "design__instance__count__class:multi_input_combinational_cell": 788, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 672, "design__instance__count__class:tap_cell": 313, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 63, "design__io__hpwl": 3505523, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 62740.9, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 433, "design__instance__count__class:clock_buffer": 31, "design__instance__count__class:clock_inverter": 26, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 281, "antenna__violating__nets": 10, "antenna__violating__pins": 10, "route__antenna_violation__count": 10, "antenna_diodes_count": 53, "design__instance__count__class:antenna_cell": 53, "route__net": 1656, "route__net__special": 2, "route__drc_errors__iter:1": 1740, "route__wirelength__iter:1": 76707, "route__drc_errors__iter:2": 1047, "route__wirelength__iter:2": 76145, "route__drc_errors__iter:3": 892, "route__wirelength__iter:3": 75778, "route__drc_errors__iter:4": 124, "route__wirelength__iter:4": 75664, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 75672, "route__drc_errors": 0, "route__wirelength": 75672, "route__vias": 13775, "route__vias__singlecut": 13775, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 367.74, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 24, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.11676131225700687, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.12160033046899485, "timing__hold__ws__corner:min_tt_025C_1v80": 0.48810751266847774, "timing__setup__ws__corner:min_tt_025C_1v80": 4.138296489285959, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.488108, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.644903, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 24, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.12322875013641865, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.13070665753027105, "timing__hold__ws__corner:min_ss_100C_1v60": 0.38752890882060004, "timing__setup__ws__corner:min_ss_100C_1v60": 0.44834626169578357, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.062207, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 5.595454, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 24, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.112874254804407, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.116303428513126, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.27450442695892474, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.172709518242019, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.274504, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9.08193, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 24, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.1247046806670975, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.1274206748402028, "timing__hold__ws__corner:max_tt_025C_1v80": 0.4975424657543372, "timing__setup__ws__corner:max_tt_025C_1v80": 3.803287126219816, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.497542, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.612637, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 24, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.1336471943164573, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.13756572659269548, "timing__hold__ws__corner:max_ss_100C_1v60": 0.31874592756305264, "timing__setup__ws__corner:max_ss_100C_1v60": 0.26975755726058676, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.078274, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 0.269758, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 24, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.12005823064417695, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.12160477136121896, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.28273700847510974, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.130264802631761, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.282737, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9.06003, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 26, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.50553, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.64599, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.294465, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.285029, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 0.15553, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.285029, "design_powergrid__voltage__worst": 0.285029, "design_powergrid__voltage__worst__net:VPWR": 1.50553, "design_powergrid__drop__worst": 0.294465, "design_powergrid__drop__worst__net:VPWR": 0.294465, "design_powergrid__voltage__worst__net:VGND": 0.285029, "design_powergrid__drop__worst__net:VGND": 0.285029, "ir__voltage__worst": 1.51, "ir__drop__avg": 0.154, "ir__drop__worst": 0.294, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}