#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Thu Mar 30 09:00:49 2023
# Process ID: 16352
# Current directory: /home/nakashim/proj-arm64/fpga/ZCU102-step4000
# Command line: vivado -stack 10000 ZCU102_8st.xpr
# Log file: /home/nakashim/proj-arm64/fpga/ZCU102-step4000/vivado.log
# Journal file: /home/nakashim/proj-arm64/fpga/ZCU102-step4000/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/nakashim/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project ZCU102_8st.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/opt/xilinx/Vivado/localVivadoBoardFiles'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_2_emax6_0_0

open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8762.363 ; gain = 145.008 ; free physical = 115537 ; free virtual = 130294
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv comparch:user:emax6:1.0 [get_ips  design_2_emax6_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_200M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_300MHz
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- comparch:user:emax6:1.0 - emax6_0
Successfully read diagram <design_2> from BD file </home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/design_2.bd>
Upgrading '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-1972] Upgraded design_2_emax6_0_0 from emax6_v1_0 1.0 to emax6_v1_0 1.0
Wrote  : </home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/design_2.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_emax6_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/design_2.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /emax6_0/axi_s(0) and /axi_smc/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /emax6_0/axi_s(0) and /axi_smc/M00_AXI(16)
WARNING: [BD 41-927] Following properties on pin /emax6_0/ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_2_clk_wiz_0_0_clk_out1 
Wrote  : </home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/design_2.bd> 
VHDL Output written to : /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/synth/design_2.v
VHDL Output written to : /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
Exporting to file /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0.hwh
Generated Block Design Tcl file /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/design_2_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [Device 21-403] Loading part xcvu440-flga2892-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [IP_Flow 19-3420] Updated fpga_bram128 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block emax6_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_300MHz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
Exporting to file /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/synth/design_2.hwdef
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 11065.082 ; gain = 390.246 ; free physical = 113748 ; free virtual = 128669
export_ip_user_files -of_objects [get_files /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/design_2.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/design_2.bd] -directory /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.ip_user_files/sim_scripts -ip_user_files_dir /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.ip_user_files -ipstatic_source_dir /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.cache/compile_simlib/modelsim} {questa=/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.cache/compile_simlib/questa} {ies=/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.cache/compile_simlib/ies} {xcelium=/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.cache/compile_simlib/xcelium} {vcs=/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.cache/compile_simlib/vcs} {riviera=/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Mar 30 09:02:53 2023] Launched synth_1...
Run output will be captured here: /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/synth_1/runme.log
[Thu Mar 30 09:02:53 2023] Launched impl_1...
Run output will be captured here: /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 10:21:23 2023...
