{
    "BENCHMARKS": {
        "sasc": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/sasc/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "simple_pic": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/simple_pic/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "usb1_1_phy": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/usb1_1_phy/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "simon_bit_serial": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/simon_bit_serial/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "simple_gpio": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/simple_gpio/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "simple_spi": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/simple_spi/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "ss_pcm": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/ss_pcm/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "pcm_clk_i"
            }
        },
        "wbif_68k": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/wbif_68k/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "generic_fifo_dc": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/generic_fifo_dc/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "rd_clk",
                "Clock2": "wr_clk"
            }
        },
        "generic_fifo_dc_gray": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/generic_fifo_dc_gray/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "rd_clk",
                "Clock2": "wr_clk"
            }
        },
        "generic_fifo_sc_a": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/generic_fifo_sc_a/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "generic_fifo_sc_b": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/generic_fifo_sc_b/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "stereovision3": {
            "design":"RTL_Benchmark/Verilog/VTR_design/stereovision3/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "tm3_clk_v0",
                "Clock2": "tm3_clk_v2"
            }
        },
        "counter120bitx5": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/counter120bitx5/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk1",
                "Clock2": "clk2",
                "Clock3": "clk3",
                "Clock4": "clk4",
                "Clock5": "clk5"
            }
        },
        "counter_16bit": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/counter_16bit/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "shift_reg_8192": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/shift_reg_8192/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "Xilinx_RAMs": {
            "design":"RTL_Benchmark/Verilog/RS/Xilinx_RAMs/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clkA",
                "Clock2": "clkB"
            }
        },
        "i2c_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/i2c_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "counter_32bit": {
            "design":"RTL_Benchmark/Verilog/ql_design/counter_32bit/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "mult_8bit": {
            "design":"RTL_Benchmark/Verilog/ql_design/mult_8bit/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "multiplier_8bit": {
            "design":"RTL_Benchmark/Verilog/ql_design/multiplier_8bit/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "ode": {
            "design":"RTL_Benchmark/Verilog/ql_design/ode/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "spi_master_top": {
            "design":"RTL_Benchmark/Verilog/ql_design/spi_master_top/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i"
            }
        },
        "ch_intrinsics": {
            "design":"RTL_Benchmark/Verilog/VTR_design/ch_intrinsics/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sap_hardwired_processor": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/sap_hardwired_processor/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sap": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/sap/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sap_microprogrammed_processor": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/sap_microprogrammed_processor/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }
    }
}
