{
    "DESIGN_NAME": "tailors",
    "VERILOG_FILES": ["dir::tailors.sv"],
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "clk",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 1750 1750"
  }