<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3339" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3339{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3339{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3339{left:570px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3339{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_3339{left:152px;bottom:1083px;letter-spacing:0.14px;word-spacing:0.01px;}
#t6_3339{left:70px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_3339{left:70px;bottom:1042px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t8_3339{left:70px;bottom:1025px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t9_3339{left:70px;bottom:1001px;letter-spacing:-0.22px;word-spacing:-0.8px;}
#ta_3339{left:70px;bottom:984px;letter-spacing:-0.23px;word-spacing:-0.42px;}
#tb_3339{left:70px;bottom:967px;letter-spacing:-0.23px;word-spacing:-0.45px;}
#tc_3339{left:70px;bottom:908px;letter-spacing:0.13px;}
#td_3339{left:152px;bottom:908px;letter-spacing:0.15px;word-spacing:0.01px;}
#te_3339{left:70px;bottom:885px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_3339{left:70px;bottom:868px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tg_3339{left:70px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_3339{left:70px;bottom:593px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ti_3339{left:70px;bottom:576px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_3339{left:70px;bottom:518px;letter-spacing:0.13px;}
#tk_3339{left:152px;bottom:518px;letter-spacing:0.14px;word-spacing:0.01px;}
#tl_3339{left:70px;bottom:494px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_3339{left:70px;bottom:477px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#tn_3339{left:70px;bottom:460px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#to_3339{left:70px;bottom:436px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#tp_3339{left:70px;bottom:419px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tq_3339{left:70px;bottom:402px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_3339{left:70px;bottom:385px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ts_3339{left:70px;bottom:368px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tt_3339{left:70px;bottom:352px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tu_3339{left:70px;bottom:335px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_3339{left:70px;bottom:310px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tw_3339{left:70px;bottom:294px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tx_3339{left:70px;bottom:277px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_3339{left:70px;bottom:260px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tz_3339{left:70px;bottom:243px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t10_3339{left:70px;bottom:175px;letter-spacing:0.16px;}
#t11_3339{left:151px;bottom:175px;letter-spacing:0.19px;word-spacing:-0.03px;}
#t12_3339{left:70px;bottom:150px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_3339{left:70px;bottom:133px;letter-spacing:-0.13px;word-spacing:-1.09px;}
#t14_3339{left:70px;bottom:116px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t15_3339{left:237px;bottom:637px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t16_3339{left:329px;bottom:637px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t17_3339{left:268px;bottom:809px;letter-spacing:0.13px;}
#t18_3339{left:529px;bottom:809px;letter-spacing:-0.25px;word-spacing:0.99px;}
#t19_3339{left:589px;bottom:809px;letter-spacing:5.31px;}
#t1a_3339{left:644px;bottom:809px;letter-spacing:4.01px;}
#t1b_3339{left:700px;bottom:809px;}
#t1c_3339{left:235px;bottom:780px;letter-spacing:0.14px;}
#t1d_3339{left:215px;bottom:715px;letter-spacing:0.03px;word-spacing:0.06px;}
#t1e_3339{left:215px;bottom:699px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1f_3339{left:515px;bottom:809px;letter-spacing:0.13px;}
#t1g_3339{left:501px;bottom:809px;letter-spacing:0.04px;}
#t1h_3339{left:216px;bottom:731px;letter-spacing:0.04px;word-spacing:-0.12px;}
#t1i_3339{left:606px;bottom:780px;letter-spacing:0.11px;}
#t1j_3339{left:551px;bottom:778px;letter-spacing:0.09px;}
#t1k_3339{left:656px;bottom:787px;letter-spacing:0.11px;}
#t1l_3339{left:674px;bottom:773px;letter-spacing:0.1px;}
#t1m_3339{left:485px;bottom:809px;letter-spacing:0.04px;}
#t1n_3339{left:440px;bottom:775px;letter-spacing:0.13px;}
#t1o_3339{left:430px;bottom:786px;letter-spacing:0.11px;}
#t1p_3339{left:357px;bottom:787px;letter-spacing:0.11px;}
#t1q_3339{left:363px;bottom:775px;letter-spacing:0.11px;}
#t1r_3339{left:474px;bottom:809px;letter-spacing:0.13px;}
#t1s_3339{left:430px;bottom:809px;letter-spacing:0.04px;}
#t1t_3339{left:416px;bottom:809px;letter-spacing:0.04px;}
#t1u_3339{left:325px;bottom:809px;letter-spacing:0.13px;}
#t1v_3339{left:311px;bottom:809px;letter-spacing:0.13px;}
#t1w_3339{left:609px;bottom:676px;letter-spacing:0.11px;}

.s1_3339{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3339{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3339{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3339{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3339{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3339{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3339{font-size:9px;font-family:Arial_b5v;color:#000;}
.s8_3339{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3339" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3339Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3339" style="-webkit-user-select: none;"><object width="935" height="1210" data="3339/3339.svg" type="image/svg+xml" id="pdf3339" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3339" class="t s1_3339">Vol. 3A </span><span id="t2_3339" class="t s1_3339">10-5 </span>
<span id="t3_3339" class="t s2_3339">PROCESSOR MANAGEMENT AND INITIALIZATION </span>
<span id="t4_3339" class="t s3_3339">10.1.2 </span><span id="t5_3339" class="t s3_3339">Processor Built-In Self-Test (BIST) </span>
<span id="t6_3339" class="t s4_3339">Hardware may request that the BIST be performed at power-up. The EAX register is cleared (0H) if the processor </span>
<span id="t7_3339" class="t s4_3339">passes the BIST. A nonzero value in the EAX register after the BIST indicates that a processor fault was detected. </span>
<span id="t8_3339" class="t s4_3339">If the BIST is not requested, the contents of the EAX register after a hardware reset is 0H. </span>
<span id="t9_3339" class="t s4_3339">The overhead for performing a BIST varies between processor families. For example, the BIST takes approximately </span>
<span id="ta_3339" class="t s4_3339">30 million processor clock periods to execute on the Pentium 4 processor. This clock count is model-specific; Intel </span>
<span id="tb_3339" class="t s4_3339">reserves the right to change the number of periods for any Intel 64 or IA-32 processor, without notification. </span>
<span id="tc_3339" class="t s3_3339">10.1.3 </span><span id="td_3339" class="t s3_3339">Model and Stepping Information </span>
<span id="te_3339" class="t s4_3339">Following a hardware reset, the EDX register contains component identification and revision information (see </span>
<span id="tf_3339" class="t s4_3339">Figure 10-2). For example, the model, family, and processor type returned for the first processor in the Intel </span>
<span id="tg_3339" class="t s4_3339">Pentium 4 family is as follows: model (0000B), family (1111B), and processor type (00B). </span>
<span id="th_3339" class="t s4_3339">The stepping ID field contains a unique identifier for the processor’s stepping ID or revision level. The extended </span>
<span id="ti_3339" class="t s4_3339">family and extended model fields were added to the IA-32 architecture in the Pentium 4 processors. </span>
<span id="tj_3339" class="t s3_3339">10.1.4 </span><span id="tk_3339" class="t s3_3339">First Instruction Executed </span>
<span id="tl_3339" class="t s4_3339">The first instruction that is fetched and executed following a hardware reset is located at physical address </span>
<span id="tm_3339" class="t s4_3339">FFFFFFF0H. This address is 16 bytes below the processor’s uppermost physical address. The EPROM containing the </span>
<span id="tn_3339" class="t s4_3339">software-initialization code must be located at this address. </span>
<span id="to_3339" class="t s4_3339">The address FFFFFFF0H is beyond the 1-MByte addressable range of the processor while in real-address mode. The </span>
<span id="tp_3339" class="t s4_3339">processor is initialized to this starting address as follows. The CS register has two parts: the visible segment </span>
<span id="tq_3339" class="t s4_3339">selector part and the hidden base address part. In real-address mode, the base address is normally formed by </span>
<span id="tr_3339" class="t s4_3339">shifting the 16-bit segment selector value 4 bits to the left to produce a 20-bit base address. However, during a </span>
<span id="ts_3339" class="t s4_3339">hardware reset, the segment selector in the CS register is loaded with F000H and the base address is loaded with </span>
<span id="tt_3339" class="t s4_3339">FFFF0000H. The starting address is thus formed by adding the base address to the value in the EIP register (that </span>
<span id="tu_3339" class="t s4_3339">is, FFFF0000 + FFF0H = FFFFFFF0H). </span>
<span id="tv_3339" class="t s4_3339">The first time the CS register is loaded with a new value after a hardware reset, the processor will follow the normal </span>
<span id="tw_3339" class="t s4_3339">rule for address translation in real-address mode (that is, [CS base address = CS segment selector * 16]). To </span>
<span id="tx_3339" class="t s4_3339">ensure that the base address in the CS register remains unchanged until the EPROM based software-initialization </span>
<span id="ty_3339" class="t s4_3339">code is completed, the code must not contain a far jump or far call or allow an interrupt to occur (which would </span>
<span id="tz_3339" class="t s4_3339">cause the CS selector value to be changed). </span>
<span id="t10_3339" class="t s5_3339">10.2 </span><span id="t11_3339" class="t s5_3339">X87 FPU INITIALIZATION </span>
<span id="t12_3339" class="t s4_3339">Software-initialization code can determine the whether the processor contains an x87 FPU by using the CPUID </span>
<span id="t13_3339" class="t s4_3339">instruction. The code must then initialize the x87 FPU and set flags in control register CR0 to reflect the state of the </span>
<span id="t14_3339" class="t s4_3339">x87 FPU environment. </span>
<span id="t15_3339" class="t s6_3339">Figure 10-2. </span><span id="t16_3339" class="t s6_3339">Version Information in the EDX Register after Reset </span>
<span id="t17_3339" class="t s7_3339">31 </span><span id="t18_3339" class="t s7_3339">12 11 </span><span id="t19_3339" class="t s7_3339">87 </span><span id="t1a_3339" class="t s7_3339">43 </span><span id="t1b_3339" class="t s7_3339">0 </span>
<span id="t1c_3339" class="t s8_3339">EDX </span>
<span id="t1d_3339" class="t s8_3339">Family (1111B for the Pentium 4 Processor Family) </span>
<span id="t1e_3339" class="t s8_3339">Model (Beginning with 0000B) </span>
<span id="t1f_3339" class="t s7_3339">13 </span><span id="t1g_3339" class="t s7_3339">14 </span>
<span id="t1h_3339" class="t s8_3339">Processor Type </span>
<span id="t1i_3339" class="t s8_3339">Model </span><span id="t1j_3339" class="t s8_3339">Family </span>
<span id="t1k_3339" class="t s8_3339">Stepping </span>
<span id="t1l_3339" class="t s8_3339">ID </span>
<span id="t1m_3339" class="t s7_3339">15 </span>
<span id="t1n_3339" class="t s8_3339">Model </span>
<span id="t1o_3339" class="t s8_3339">Extended </span>
<span id="t1p_3339" class="t s8_3339">Extended </span>
<span id="t1q_3339" class="t s8_3339">Family </span>
<span id="t1r_3339" class="t s7_3339">16 </span><span id="t1s_3339" class="t s7_3339">19 </span><span id="t1t_3339" class="t s7_3339">20 </span><span id="t1u_3339" class="t s7_3339">27 </span><span id="t1v_3339" class="t s7_3339">28 </span>
<span id="t1w_3339" class="t s8_3339">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
