Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Verilog/Clk_div/test_clkdiv_isim_beh.exe -prj D:/Verilog/Clk_div/test_clkdiv_beh.prj work.test_clkdiv work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Verilog/Clk_div/clk_div.v" into library work
Analyzing Verilog file "D:/Verilog/Clk_div/test_clkdiv.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clk_div
Compiling module test_clkdiv
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/Verilog/Clk_div/test_clkdiv_isim_beh.exe
Fuse Memory Usage: 27812 KB
Fuse CPU Usage: 624 ms
