{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730934849133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730934849134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 18:14:08 2024 " "Processing started: Wed Nov  6 18:14:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730934849134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1730934849134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta debug -c debug " "Command: quartus_sta debug -c debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1730934849134 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1730934849297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1730934849516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1730934849517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730934849546 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730934849546 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "40 " "The Timing Analyzer is analyzing 40 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1730934849792 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "debug.sdc " "Synopsys Design Constraints File file not found: 'debug.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1730934849827 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1730934849827 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730934849830 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name icount\[0\] icount\[0\] " "create_clock -period 1.000 -name icount\[0\] icount\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730934849830 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[0\] SW\[0\] " "create_clock -period 1.000 -name SW\[0\] SW\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730934849830 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730934849830 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_ALU_32\|Mux1~3  from: dataa  to: combout " "Cell: My_ALU_32\|Mux1~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934849835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_ALU_32\|Mux1~3  from: datab  to: combout " "Cell: My_ALU_32\|Mux1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934849835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_ALU_32\|Mux1~3  from: datad  to: combout " "Cell: My_ALU_32\|Mux1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934849835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_Instruction_Memory\|Mux12~0  from: datad  to: combout " "Cell: My_Instruction_Memory\|Mux12~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934849835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_Instruction_Memory\|Mux15~0  from: datad  to: combout " "Cell: My_Instruction_Memory\|Mux15~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934849835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_Instruction_Memory\|Mux16~0  from: datad  to: combout " "Cell: My_Instruction_Memory\|Mux16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934849835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_Instruction_Memory\|Mux17~0  from: datad  to: combout " "Cell: My_Instruction_Memory\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934849835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_Instruction_Memory\|Mux17~1  from: datad  to: combout " "Cell: My_Instruction_Memory\|Mux17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934849835 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1730934849835 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1730934849838 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730934849839 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1730934849841 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1730934849858 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1730934849888 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730934849909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.366 " "Worst-case setup slack is -21.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934849911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934849911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.366            -665.061 icount\[0\]  " "  -21.366            -665.061 icount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934849911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.456            -132.753 SW\[0\]  " "  -18.456            -132.753 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934849911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.949           -3964.684 KEY\[0\]  " "  -16.949           -3964.684 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934849911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730934849911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.572 " "Worst-case hold slack is -1.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934849937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934849937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.572              -3.217 SW\[0\]  " "   -1.572              -3.217 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934849937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676               0.000 KEY\[0\]  " "    0.676               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934849937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 icount\[0\]  " "    0.819               0.000 icount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934849937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730934849937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730934849940 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730934849950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934849952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934849952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -620.320 KEY\[0\]  " "   -3.000            -620.320 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934849952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[0\]  " "   -3.000              -3.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934849952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.575            -205.811 icount\[0\]  " "   -1.575            -205.811 icount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934849952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730934849952 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730934849998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1730934850024 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1730934851050 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_ALU_32\|Mux1~3  from: dataa  to: combout " "Cell: My_ALU_32\|Mux1~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934851176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_ALU_32\|Mux1~3  from: datab  to: combout " "Cell: My_ALU_32\|Mux1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934851176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_ALU_32\|Mux1~3  from: datad  to: combout " "Cell: My_ALU_32\|Mux1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934851176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_Instruction_Memory\|Mux12~0  from: datad  to: combout " "Cell: My_Instruction_Memory\|Mux12~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934851176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_Instruction_Memory\|Mux15~0  from: datad  to: combout " "Cell: My_Instruction_Memory\|Mux15~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934851176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_Instruction_Memory\|Mux16~0  from: datad  to: combout " "Cell: My_Instruction_Memory\|Mux16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934851176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_Instruction_Memory\|Mux17~0  from: datad  to: combout " "Cell: My_Instruction_Memory\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934851176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_Instruction_Memory\|Mux17~1  from: datad  to: combout " "Cell: My_Instruction_Memory\|Mux17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934851176 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1730934851176 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730934851176 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730934851216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.787 " "Worst-case setup slack is -19.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.787            -613.822 icount\[0\]  " "  -19.787            -613.822 icount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.039            -122.271 SW\[0\]  " "  -17.039            -122.271 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.541           -3632.181 KEY\[0\]  " "  -15.541           -3632.181 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730934851217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.424 " "Worst-case hold slack is -1.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.424              -2.798 SW\[0\]  " "   -1.424              -2.798 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 KEY\[0\]  " "    0.624               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 icount\[0\]  " "    0.775               0.000 icount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730934851240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730934851243 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730934851246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -620.320 KEY\[0\]  " "   -3.000            -620.320 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[0\]  " "   -3.000              -3.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.371            -181.488 icount\[0\]  " "   -1.371            -181.488 icount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730934851249 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730934851284 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_ALU_32\|Mux1~3  from: dataa  to: combout " "Cell: My_ALU_32\|Mux1~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934851418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_ALU_32\|Mux1~3  from: datab  to: combout " "Cell: My_ALU_32\|Mux1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934851418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_ALU_32\|Mux1~3  from: datad  to: combout " "Cell: My_ALU_32\|Mux1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934851418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_Instruction_Memory\|Mux12~0  from: datad  to: combout " "Cell: My_Instruction_Memory\|Mux12~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934851418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_Instruction_Memory\|Mux15~0  from: datad  to: combout " "Cell: My_Instruction_Memory\|Mux15~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934851418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_Instruction_Memory\|Mux16~0  from: datad  to: combout " "Cell: My_Instruction_Memory\|Mux16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934851418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_Instruction_Memory\|Mux17~0  from: datad  to: combout " "Cell: My_Instruction_Memory\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934851418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: My_Instruction_Memory\|Mux17~1  from: datad  to: combout " "Cell: My_Instruction_Memory\|Mux17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730934851418 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1730934851418 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730934851419 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730934851436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.974 " "Worst-case setup slack is -8.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.974            -278.514 icount\[0\]  " "   -8.974            -278.514 icount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.819             -56.255 SW\[0\]  " "   -7.819             -56.255 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.685           -1563.738 KEY\[0\]  " "   -6.685           -1563.738 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730934851438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.993 " "Worst-case hold slack is -0.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.993              -2.639 SW\[0\]  " "   -0.993              -2.639 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 icount\[0\]  " "    0.212               0.000 icount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 KEY\[0\]  " "    0.264               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730934851461 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730934851464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730934851466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -490.483 KEY\[0\]  " "   -3.000            -490.483 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[0\]  " "   -3.000              -3.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.455             -43.403 icount\[0\]  " "   -0.455             -43.403 icount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730934851467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730934851467 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730934852174 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730934852180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730934852227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 18:14:12 2024 " "Processing ended: Wed Nov  6 18:14:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730934852227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730934852227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730934852227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1730934852227 ""}
