-------------------------------------------------------------------------------
reset=1, clk_enable=1
i_word=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, active=x, reg_write=x
reg_a_read_index= x, reg_b_read_index= x
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= x
muldiv=x, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=xxxxxxxx, hi_out=xxxxxxxx
pc=xxxxxxxx, state=x
-------------------------------------------------------------------------------
reset=1, clk_enable=1
i_word=10001100000000100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00000, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000000100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00000, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000000100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00000, state=1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000000110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 3
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 3
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00004, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000000110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 3
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 3
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00004, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000000110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 3
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 3
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00004, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000000110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 3
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 3
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00004, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000001000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 4
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 4
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00008, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000001000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 4
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 4
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00008, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000001000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 4
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 4
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00008, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000001000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 4
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 4
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00008, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000001010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 5
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 5
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0000c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000001010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 5
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 5
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0000c, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000001010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 5
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 5
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0000c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000001010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 5
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 5
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0000c, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000001100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 6
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 6
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00010, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000001100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 6
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 6
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00010, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000001100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 6
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 6
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00010, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000001100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 6
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 6
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00010, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000001110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 7
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 7
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00014, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000001110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 7
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 7
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00014, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000001110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 7
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 7
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00014, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000001110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 7
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 7
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00014, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000010000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 8
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 8
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00018, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000010000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 8
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 8
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00018, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000010000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 8
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 8
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00018, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000010000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 8
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 8
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00018, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000010010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 9
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 9
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0001c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000010010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 9
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 9
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0001c, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000010010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 9
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 9
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0001c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000010010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 9
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index= 9
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0001c, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000010100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=10
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=10
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00020, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000010100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=10
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=10
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00020, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000010100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=10
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=10
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00020, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000010100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=10
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=10
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00020, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000010110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=11
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=11
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00024, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000010110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=11
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=11
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00024, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000010110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=11
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=11
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00024, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000010110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=11
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=11
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00024, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000011000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=12
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=12
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00028, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000011000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=12
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=12
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00028, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000011000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=12
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=12
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00028, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000011000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=12
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=12
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00028, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000011010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=13
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=13
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0002c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000011010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=13
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=13
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0002c, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000011010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=13
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=13
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0002c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000011010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=13
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=13
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0002c, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000011100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=14
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=14
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00030, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000011100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=14
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=14
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00030, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000011100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=14
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=14
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00030, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000011100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=14
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=14
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00030, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000011110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=15
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=15
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00034, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000011110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=15
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=15
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00034, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000011110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=15
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=15
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00034, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000011110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=15
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=15
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00034, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000100000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=16
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=16
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00038, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000100000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=16
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=16
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00038, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000100000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=16
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=16
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00038, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000100000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=16
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=16
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00038, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000100010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=17
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=17
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0003c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000100010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=17
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=17
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0003c, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000100010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=17
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=17
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0003c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000100010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=17
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=17
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0003c, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000100100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=18
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=18
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00040, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000100100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=18
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=18
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00040, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000100100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=18
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=18
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00040, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000100100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=18
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=18
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00040, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000100110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=19
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=19
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00044, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000100110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=19
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=19
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00044, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000100110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=19
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=19
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00044, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000100110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=19
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=19
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00044, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000101000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=20
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=20
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00048, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000101000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=20
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=20
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00048, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000101000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=20
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=20
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00048, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000101000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=20
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=20
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00048, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000101010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=21
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=21
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0004c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000101010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=21
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=21
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0004c, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000101010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=21
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=21
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0004c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000101010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=21
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=21
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0004c, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000101100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=22
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=22
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00050, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000101100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=22
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=22
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00050, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000101100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=22
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=22
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00050, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000101100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=22
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=22
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00050, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000101110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=23
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=23
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00054, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000101110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=23
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=23
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00054, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000101110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=23
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=23
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00054, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000101110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=23
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=23
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00054, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000110000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=24
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=24
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00058, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000110000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=24
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=24
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00058, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000110000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=24
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=24
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00058, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000110000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=24
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=24
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00058, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000110010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=25
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=25
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0005c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000110010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=25
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=25
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0005c, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000110010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=25
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=25
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0005c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000110010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=25
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=25
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0005c, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000110100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=26
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=26
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00060, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000110100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=26
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=26
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00060, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000110100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=26
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=26
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00060, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000110100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=26
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=26
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00060, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000110110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=27
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=27
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00064, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000110110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=27
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=27
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00064, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000110110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=27
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=27
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00064, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000110110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=27
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=27
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00064, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000111000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=28
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=28
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00068, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000111000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=28
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=28
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00068, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000111000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=28
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=28
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00068, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000111000000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=28
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=28
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00068, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000111010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=29
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=29
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0006c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000111010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=29
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=29
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0006c, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000111010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=29
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=29
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0006c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000111010000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=29
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=29
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0006c, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000111100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=30
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=30
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00070, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000111100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=30
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=30
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00070, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000111100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=30
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=30
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00070, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000111100000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=30
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=30
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00070, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000111110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=31
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=31
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00074, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000111110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=31
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=31
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00074, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000111110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=31
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=31
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00074, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100000111110000000000000000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index=31
reg_a_read_data=00000000, reg_b_read_data=78563412
reg_write_data=78563412, result=xxxxxxxx, reg_write_index=31
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00074, state=1
data_writedata = xxxxxxxx, data_address = 00000000, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100010000100000000000000000, active=1, reg_write=1
reg_a_read_index= 2, reg_b_read_index= 2
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00078, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100010000100000000000000000, active=1, reg_write=1
reg_a_read_index= 2, reg_b_read_index= 2
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00078, state=1
data_writedata = xxxxxxxx, data_address = 78563410, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100010000100000000000000000, active=1, reg_write=1
reg_a_read_index= 2, reg_b_read_index= 2
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00078, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100010000100000000000000000, active=1, reg_write=1
reg_a_read_index= 2, reg_b_read_index= 2
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00078, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100011000110001000100010001, active=1, reg_write=1
reg_a_read_index= 3, reg_b_read_index= 3
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 3
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0007c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100011000110001000100010001, active=1, reg_write=1
reg_a_read_index= 3, reg_b_read_index= 3
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 3
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0007c, state=1
data_writedata = xxxxxxxx, data_address = 78564520, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100011000110001000100010001, active=1, reg_write=1
reg_a_read_index= 3, reg_b_read_index= 3
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 3
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0007c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100011000110001000100010001, active=1, reg_write=1
reg_a_read_index= 3, reg_b_read_index= 3
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 3
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0007c, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100100001000010001000100010, active=1, reg_write=1
reg_a_read_index= 4, reg_b_read_index= 4
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 4
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00080, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100100001000010001000100010, active=1, reg_write=1
reg_a_read_index= 4, reg_b_read_index= 4
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 4
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00080, state=1
data_writedata = xxxxxxxx, data_address = 78565634, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100100001000010001000100010, active=1, reg_write=1
reg_a_read_index= 4, reg_b_read_index= 4
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 4
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00080, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100100001000010001000100010, active=1, reg_write=1
reg_a_read_index= 4, reg_b_read_index= 4
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 4
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00080, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100101001010011001100110011, active=1, reg_write=1
reg_a_read_index= 5, reg_b_read_index= 5
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 5
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00084, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100101001010011001100110011, active=1, reg_write=1
reg_a_read_index= 5, reg_b_read_index= 5
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 5
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00084, state=1
data_writedata = xxxxxxxx, data_address = 78566744, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100101001010011001100110011, active=1, reg_write=1
reg_a_read_index= 5, reg_b_read_index= 5
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 5
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00084, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100101001010011001100110011, active=1, reg_write=1
reg_a_read_index= 5, reg_b_read_index= 5
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 5
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00084, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100110001100100010001000100, active=1, reg_write=1
reg_a_read_index= 6, reg_b_read_index= 6
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 6
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00088, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100110001100100010001000100, active=1, reg_write=1
reg_a_read_index= 6, reg_b_read_index= 6
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 6
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00088, state=1
data_writedata = xxxxxxxx, data_address = 78567854, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100110001100100010001000100, active=1, reg_write=1
reg_a_read_index= 6, reg_b_read_index= 6
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 6
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00088, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100110001100100010001000100, active=1, reg_write=1
reg_a_read_index= 6, reg_b_read_index= 6
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 6
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00088, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100111001110101010101010101, active=1, reg_write=1
reg_a_read_index= 7, reg_b_read_index= 7
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 7
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0008c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100111001110101010101010101, active=1, reg_write=1
reg_a_read_index= 7, reg_b_read_index= 7
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 7
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0008c, state=1
data_writedata = xxxxxxxx, data_address = 78568964, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100111001110101010101010101, active=1, reg_write=1
reg_a_read_index= 7, reg_b_read_index= 7
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 7
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0008c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001100111001110101010101010101, active=1, reg_write=1
reg_a_read_index= 7, reg_b_read_index= 7
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 7
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0008c, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101000010000110011001100110, active=1, reg_write=1
reg_a_read_index= 8, reg_b_read_index= 8
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 8
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00090, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101000010000110011001100110, active=1, reg_write=1
reg_a_read_index= 8, reg_b_read_index= 8
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 8
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00090, state=1
data_writedata = xxxxxxxx, data_address = 78569a78, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101000010000110011001100110, active=1, reg_write=1
reg_a_read_index= 8, reg_b_read_index= 8
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 8
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00090, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101000010000110011001100110, active=1, reg_write=1
reg_a_read_index= 8, reg_b_read_index= 8
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 8
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00090, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101001010010111011101110111, active=1, reg_write=1
reg_a_read_index= 9, reg_b_read_index= 9
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 9
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00094, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101001010010111011101110111, active=1, reg_write=1
reg_a_read_index= 9, reg_b_read_index= 9
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 9
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00094, state=1
data_writedata = xxxxxxxx, data_address = 7856ab88, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101001010010111011101110111, active=1, reg_write=1
reg_a_read_index= 9, reg_b_read_index= 9
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 9
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00094, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101001010010111011101110111, active=1, reg_write=1
reg_a_read_index= 9, reg_b_read_index= 9
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 9
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00094, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101010010101000100010001000, active=1, reg_write=1
reg_a_read_index=10, reg_b_read_index=10
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=10
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00098, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101010010101000100010001000, active=1, reg_write=1
reg_a_read_index=10, reg_b_read_index=10
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=10
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00098, state=1
data_writedata = xxxxxxxx, data_address = 7855bc98, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101010010101000100010001000, active=1, reg_write=1
reg_a_read_index=10, reg_b_read_index=10
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=10
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00098, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101010010101000100010001000, active=1, reg_write=1
reg_a_read_index=10, reg_b_read_index=10
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=10
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00098, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101011010111001100110011001, active=1, reg_write=1
reg_a_read_index=11, reg_b_read_index=11
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=11
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0009c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101011010111001100110011001, active=1, reg_write=1
reg_a_read_index=11, reg_b_read_index=11
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=11
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0009c, state=1
data_writedata = xxxxxxxx, data_address = 7855cda8, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101011010111001100110011001, active=1, reg_write=1
reg_a_read_index=11, reg_b_read_index=11
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=11
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0009c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101011010111001100110011001, active=1, reg_write=1
reg_a_read_index=11, reg_b_read_index=11
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=11
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0009c, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101100011001010101010101010, active=1, reg_write=1
reg_a_read_index=12, reg_b_read_index=12
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=12
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000a0, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101100011001010101010101010, active=1, reg_write=1
reg_a_read_index=12, reg_b_read_index=12
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=12
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000a0, state=1
data_writedata = xxxxxxxx, data_address = 7855debc, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101100011001010101010101010, active=1, reg_write=1
reg_a_read_index=12, reg_b_read_index=12
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=12
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000a0, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101100011001010101010101010, active=1, reg_write=1
reg_a_read_index=12, reg_b_read_index=12
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=12
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000a0, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101101011011011101110111011, active=1, reg_write=1
reg_a_read_index=13, reg_b_read_index=13
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=13
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000a4, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101101011011011101110111011, active=1, reg_write=1
reg_a_read_index=13, reg_b_read_index=13
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=13
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000a4, state=1
data_writedata = xxxxxxxx, data_address = 7855efcc, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101101011011011101110111011, active=1, reg_write=1
reg_a_read_index=13, reg_b_read_index=13
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=13
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000a4, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101101011011011101110111011, active=1, reg_write=1
reg_a_read_index=13, reg_b_read_index=13
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=13
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000a4, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101110011101100110011001100, active=1, reg_write=1
reg_a_read_index=14, reg_b_read_index=14
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=14
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000a8, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101110011101100110011001100, active=1, reg_write=1
reg_a_read_index=14, reg_b_read_index=14
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=14
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000a8, state=1
data_writedata = xxxxxxxx, data_address = 785600dc, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101110011101100110011001100, active=1, reg_write=1
reg_a_read_index=14, reg_b_read_index=14
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=14
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000a8, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101110011101100110011001100, active=1, reg_write=1
reg_a_read_index=14, reg_b_read_index=14
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=14
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000a8, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101111011111101110111011101, active=1, reg_write=1
reg_a_read_index=15, reg_b_read_index=15
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=15
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000ac, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101111011111101110111011101, active=1, reg_write=1
reg_a_read_index=15, reg_b_read_index=15
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=15
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000ac, state=1
data_writedata = xxxxxxxx, data_address = 785611ec, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101111011111101110111011101, active=1, reg_write=1
reg_a_read_index=15, reg_b_read_index=15
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=15
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000ac, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001101111011111101110111011101, active=1, reg_write=1
reg_a_read_index=15, reg_b_read_index=15
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=15
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000ac, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110000100001110111011101110, active=1, reg_write=1
reg_a_read_index=16, reg_b_read_index=16
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=16
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000b0, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110000100001110111011101110, active=1, reg_write=1
reg_a_read_index=16, reg_b_read_index=16
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=16
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000b0, state=1
data_writedata = xxxxxxxx, data_address = 78562300, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110000100001110111011101110, active=1, reg_write=1
reg_a_read_index=16, reg_b_read_index=16
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=16
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000b0, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110000100001110111011101110, active=1, reg_write=1
reg_a_read_index=16, reg_b_read_index=16
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=16
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000b0, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110001100011111111111111111, active=1, reg_write=1
reg_a_read_index=17, reg_b_read_index=17
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=17
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000b4, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110001100011111111111111111, active=1, reg_write=1
reg_a_read_index=17, reg_b_read_index=17
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=17
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000b4, state=1
data_writedata = xxxxxxxx, data_address = 78563410, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110001100011111111111111111, active=1, reg_write=1
reg_a_read_index=17, reg_b_read_index=17
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=17
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000b4, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110001100011111111111111111, active=1, reg_write=1
reg_a_read_index=17, reg_b_read_index=17
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=17
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000b4, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110010100100001000100010000, active=1, reg_write=1
reg_a_read_index=18, reg_b_read_index=18
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=18
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000b8, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110010100100001000100010000, active=1, reg_write=1
reg_a_read_index=18, reg_b_read_index=18
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=18
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000b8, state=1
data_writedata = xxxxxxxx, data_address = 78564520, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110010100100001000100010000, active=1, reg_write=1
reg_a_read_index=18, reg_b_read_index=18
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=18
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000b8, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110010100100001000100010000, active=1, reg_write=1
reg_a_read_index=18, reg_b_read_index=18
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=18
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000b8, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110011100110010001000100001, active=1, reg_write=1
reg_a_read_index=19, reg_b_read_index=19
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=19
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000bc, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110011100110010001000100001, active=1, reg_write=1
reg_a_read_index=19, reg_b_read_index=19
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=19
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000bc, state=1
data_writedata = xxxxxxxx, data_address = 78565630, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110011100110010001000100001, active=1, reg_write=1
reg_a_read_index=19, reg_b_read_index=19
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=19
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000bc, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110011100110010001000100001, active=1, reg_write=1
reg_a_read_index=19, reg_b_read_index=19
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=19
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000bc, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110100101000011001100110010, active=1, reg_write=1
reg_a_read_index=20, reg_b_read_index=20
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=20
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000c0, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110100101000011001100110010, active=1, reg_write=1
reg_a_read_index=20, reg_b_read_index=20
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=20
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000c0, state=1
data_writedata = xxxxxxxx, data_address = 78566744, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110100101000011001100110010, active=1, reg_write=1
reg_a_read_index=20, reg_b_read_index=20
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=20
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000c0, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110100101000011001100110010, active=1, reg_write=1
reg_a_read_index=20, reg_b_read_index=20
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=20
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000c0, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110101101010100010001000011, active=1, reg_write=1
reg_a_read_index=21, reg_b_read_index=21
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=21
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000c4, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110101101010100010001000011, active=1, reg_write=1
reg_a_read_index=21, reg_b_read_index=21
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=21
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000c4, state=1
data_writedata = xxxxxxxx, data_address = 78567854, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110101101010100010001000011, active=1, reg_write=1
reg_a_read_index=21, reg_b_read_index=21
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=21
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000c4, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110101101010100010001000011, active=1, reg_write=1
reg_a_read_index=21, reg_b_read_index=21
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=21
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000c4, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110110101100101010101010100, active=1, reg_write=1
reg_a_read_index=22, reg_b_read_index=22
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=22
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000c8, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110110101100101010101010100, active=1, reg_write=1
reg_a_read_index=22, reg_b_read_index=22
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=22
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000c8, state=1
data_writedata = xxxxxxxx, data_address = 78568964, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110110101100101010101010100, active=1, reg_write=1
reg_a_read_index=22, reg_b_read_index=22
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=22
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000c8, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110110101100101010101010100, active=1, reg_write=1
reg_a_read_index=22, reg_b_read_index=22
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=22
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000c8, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110111101110110011001100101, active=1, reg_write=1
reg_a_read_index=23, reg_b_read_index=23
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=23
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000cc, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110111101110110011001100101, active=1, reg_write=1
reg_a_read_index=23, reg_b_read_index=23
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=23
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000cc, state=1
data_writedata = xxxxxxxx, data_address = 78569a74, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110111101110110011001100101, active=1, reg_write=1
reg_a_read_index=23, reg_b_read_index=23
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=23
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000cc, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001110111101110110011001100101, active=1, reg_write=1
reg_a_read_index=23, reg_b_read_index=23
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=23
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000cc, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111000110000111011101110110, active=1, reg_write=1
reg_a_read_index=24, reg_b_read_index=24
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=24
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000d0, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111000110000111011101110110, active=1, reg_write=1
reg_a_read_index=24, reg_b_read_index=24
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=24
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000d0, state=1
data_writedata = xxxxxxxx, data_address = 7856ab88, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111000110000111011101110110, active=1, reg_write=1
reg_a_read_index=24, reg_b_read_index=24
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=24
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000d0, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111000110000111011101110110, active=1, reg_write=1
reg_a_read_index=24, reg_b_read_index=24
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=24
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000d0, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111001110011000100010000111, active=1, reg_write=1
reg_a_read_index=25, reg_b_read_index=25
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=25
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000d4, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111001110011000100010000111, active=1, reg_write=1
reg_a_read_index=25, reg_b_read_index=25
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=25
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000d4, state=1
data_writedata = xxxxxxxx, data_address = 7855bc98, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111001110011000100010000111, active=1, reg_write=1
reg_a_read_index=25, reg_b_read_index=25
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=25
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000d4, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111001110011000100010000111, active=1, reg_write=1
reg_a_read_index=25, reg_b_read_index=25
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=25
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000d4, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111010110101001100110011000, active=1, reg_write=1
reg_a_read_index=26, reg_b_read_index=26
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=26
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000d8, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111010110101001100110011000, active=1, reg_write=1
reg_a_read_index=26, reg_b_read_index=26
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=26
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000d8, state=1
data_writedata = xxxxxxxx, data_address = 7855cda8, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111010110101001100110011000, active=1, reg_write=1
reg_a_read_index=26, reg_b_read_index=26
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=26
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000d8, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111010110101001100110011000, active=1, reg_write=1
reg_a_read_index=26, reg_b_read_index=26
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=26
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000d8, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111011110111010101010101001, active=1, reg_write=1
reg_a_read_index=27, reg_b_read_index=27
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=27
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000dc, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111011110111010101010101001, active=1, reg_write=1
reg_a_read_index=27, reg_b_read_index=27
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=27
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000dc, state=1
data_writedata = xxxxxxxx, data_address = 7855deb8, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111011110111010101010101001, active=1, reg_write=1
reg_a_read_index=27, reg_b_read_index=27
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=27
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000dc, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111011110111010101010101001, active=1, reg_write=1
reg_a_read_index=27, reg_b_read_index=27
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=27
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000dc, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111100111001011101110111010, active=1, reg_write=1
reg_a_read_index=28, reg_b_read_index=28
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=28
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000e0, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111100111001011101110111010, active=1, reg_write=1
reg_a_read_index=28, reg_b_read_index=28
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=28
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000e0, state=1
data_writedata = xxxxxxxx, data_address = 7855efcc, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111100111001011101110111010, active=1, reg_write=1
reg_a_read_index=28, reg_b_read_index=28
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=28
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000e0, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111100111001011101110111010, active=1, reg_write=1
reg_a_read_index=28, reg_b_read_index=28
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=28
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000e0, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111101111011100110011001011, active=1, reg_write=1
reg_a_read_index=29, reg_b_read_index=29
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=29
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000e4, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111101111011100110011001011, active=1, reg_write=1
reg_a_read_index=29, reg_b_read_index=29
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=29
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000e4, state=1
data_writedata = xxxxxxxx, data_address = 785600dc, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111101111011100110011001011, active=1, reg_write=1
reg_a_read_index=29, reg_b_read_index=29
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=29
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000e4, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111101111011100110011001011, active=1, reg_write=1
reg_a_read_index=29, reg_b_read_index=29
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=29
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000e4, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111110111101101110111011100, active=1, reg_write=1
reg_a_read_index=30, reg_b_read_index=30
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=30
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000e8, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111110111101101110111011100, active=1, reg_write=1
reg_a_read_index=30, reg_b_read_index=30
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=30
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000e8, state=1
data_writedata = xxxxxxxx, data_address = 785611ec, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111110111101101110111011100, active=1, reg_write=1
reg_a_read_index=30, reg_b_read_index=30
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=30
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000e8, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111110111101101110111011100, active=1, reg_write=1
reg_a_read_index=30, reg_b_read_index=30
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=30
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000e8, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111111111111110111011101101, active=1, reg_write=1
reg_a_read_index=31, reg_b_read_index=31
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=31
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000ec, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111111111111110111011101101, active=1, reg_write=1
reg_a_read_index=31, reg_b_read_index=31
reg_a_read_data=78563412, reg_b_read_data=78563412
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=31
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000ec, state=1
data_writedata = xxxxxxxx, data_address = 785622fc, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111111111111110111011101101, active=1, reg_write=1
reg_a_read_index=31, reg_b_read_index=31
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=31
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000ec, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10001111111111111110111011101101, active=1, reg_write=1
reg_a_read_index=31, reg_b_read_index=31
reg_a_read_data=xxxxxxxx, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index=31
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000ec, state=1
data_writedata = xxxxxxxx, data_address = xxxxxxxX, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000f0, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000f0, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000f0, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000f0, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000f4, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000f4, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000f4, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000f4, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000f8, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000f8, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000f8, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000f8, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000fc, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000fc, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000fc, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc000fc, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00100, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00100, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00100, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00100, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00104, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00104, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00104, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00104, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00108, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00108, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00108, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00108, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0010c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0010c, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0010c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0010c, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00110, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00110, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00110, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00110, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00114, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00114, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00114, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00114, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00118, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00118, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00118, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00118, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0011c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0011c, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0011c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0011c, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00120, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00120, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00120, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00120, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00124, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00124, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00124, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00124, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00128, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00128, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00128, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00128, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0012c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0012c, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0012c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0012c, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00130, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00130, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00130, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00130, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00134, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00134, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00134, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00134, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00138, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00138, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00138, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00138, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0013c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0013c, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0013c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0013c, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00140, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00140, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00140, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00140, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00144, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00144, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00144, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00144, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00148, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00148, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00148, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00148, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0014c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0014c, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0014c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0014c, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00150, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00150, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00150, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00150, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00154, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00154, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00154, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00154, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00158, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00158, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00158, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00158, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0015c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0015c, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0015c, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc0015c, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00160, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00160, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00160, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00160, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00164, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00164, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00164, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=10101100000000100000010010000000, active=1, reg_write=0
reg_a_read_index= 0, reg_b_read_index= 2
reg_a_read_data=00000000, reg_b_read_data=xxxxxxxx
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 2
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00164, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 1
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=1, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
data_writedata = xxxxxxxx, data_address = 00000480, data_write = 0
ram[xxxxxxxx] = xxxxxxxx, 00000480, write is 0
ram[00000001] = xxxxxxxx, 00000480, write is 0
ram[00000002] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000003] = xxxxxxxx, 00000480, write is 0
ram[00000004] = eeee68ac, 00000480, write is 0
ram[00000005] = xxxxxxxx, 00000480, write is 0
ram[00000006] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000007] = xxxxxxxx, 00000480, write is 0
ram[00000008] = cba87ae0, 00000480, write is 0
ram[00000009] = xxxxxxxx, 00000480, write is 0
ram[0000000a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000000b] = xxxxxxxx, 00000480, write is 0
ram[0000000c] = a8628d14, 00000480, write is 0
ram[0000000d] = xxxxxxxx, 00000480, write is 0
ram[0000000e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000000f] = xxxxxxxx, 00000480, write is 0
ram[00000010] = 851c9f48, 00000480, write is 0
ram[00000011] = xxxxxxxx, 00000480, write is 0
ram[00000012] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000013] = xxxxxxxx, 00000480, write is 0
ram[00000014] = 61d6b17c, 00000480, write is 0
ram[00000015] = xxxxxxxx, 00000480, write is 0
ram[00000016] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000017] = xxxxxxxx, 00000480, write is 0
ram[00000018] = 3e90c3b0, 00000480, write is 0
ram[00000019] = xxxxxxxx, 00000480, write is 0
ram[0000001a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000001b] = xxxxxxxx, 00000480, write is 0
ram[0000001c] = 1b4ad5e4, 00000480, write is 0
ram[0000001d] = xxxxxxxx, 00000480, write is 0
ram[0000001e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000001f] = xxxxxxxx, 00000480, write is 0
ram[00000020] = f804e818, 00000480, write is 0
ram[00000021] = xxxxxxxx, 00000480, write is 0
ram[00000022] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000023] = xxxxxxxx, 00000480, write is 0
ram[00000024] = d4befa4c, 00000480, write is 0
ram[00000025] = xxxxxxxx, 00000480, write is 0
ram[00000026] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000027] = xxxxxxxx, 00000480, write is 0
ram[00000028] = b1790c80, 00000480, write is 0
ram[00000029] = xxxxxxxx, 00000480, write is 0
ram[0000002a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000002b] = xxxxxxxx, 00000480, write is 0
ram[0000002c] = 8e331eb4, 00000480, write is 0
ram[0000002d] = xxxxxxxx, 00000480, write is 0
ram[0000002e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000002f] = xxxxxxxx, 00000480, write is 0
ram[00000030] = 6aed30e8, 00000480, write is 0
ram[00000031] = xxxxxxxx, 00000480, write is 0
ram[00000032] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000033] = xxxxxxxx, 00000480, write is 0
ram[00000034] = 47a7431c, 00000480, write is 0
ram[00000035] = xxxxxxxx, 00000480, write is 0
ram[00000036] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000037] = xxxxxxxx, 00000480, write is 0
ram[00000038] = 24615550, 00000480, write is 0
ram[00000039] = xxxxxxxx, 00000480, write is 0
ram[0000003a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000003b] = xxxxxxxx, 00000480, write is 0
ram[0000003c] = 011b6784, 00000480, write is 0
ram[0000003d] = xxxxxxxx, 00000480, write is 0
ram[0000003e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000003f] = xxxxxxxx, 00000480, write is 0
ram[00000040] = ddd579b8, 00000480, write is 0
ram[00000041] = xxxxxxxx, 00000480, write is 0
ram[00000042] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000043] = xxxxxxxx, 00000480, write is 0
ram[00000044] = ba8f8bec, 00000480, write is 0
ram[00000045] = xxxxxxxx, 00000480, write is 0
ram[00000046] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000047] = xxxxxxxx, 00000480, write is 0
ram[00000048] = 97499e20, 00000480, write is 0
ram[00000049] = xxxxxxxx, 00000480, write is 0
ram[0000004a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000004b] = xxxxxxxx, 00000480, write is 0
ram[0000004c] = 7403b054, 00000480, write is 0
ram[0000004d] = xxxxxxxx, 00000480, write is 0
ram[0000004e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000004f] = xxxxxxxx, 00000480, write is 0
ram[00000050] = 50bdc288, 00000480, write is 0
ram[00000051] = xxxxxxxx, 00000480, write is 0
ram[00000052] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000053] = xxxxxxxx, 00000480, write is 0
ram[00000054] = 2d77d4bc, 00000480, write is 0
ram[00000055] = xxxxxxxx, 00000480, write is 0
ram[00000056] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000057] = xxxxxxxx, 00000480, write is 0
ram[00000058] = 0a31e6f0, 00000480, write is 0
ram[00000059] = xxxxxxxx, 00000480, write is 0
ram[0000005a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000005b] = xxxxxxxx, 00000480, write is 0
ram[0000005c] = e6ebf924, 00000480, write is 0
ram[0000005d] = xxxxxxxx, 00000480, write is 0
ram[0000005e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000005f] = xxxxxxxx, 00000480, write is 0
ram[00000060] = c3a60b58, 00000480, write is 0
ram[00000061] = xxxxxxxx, 00000480, write is 0
ram[00000062] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000063] = xxxxxxxx, 00000480, write is 0
ram[00000064] = a0601d8c, 00000480, write is 0
ram[00000065] = xxxxxxxx, 00000480, write is 0
ram[00000066] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000067] = xxxxxxxx, 00000480, write is 0
ram[00000068] = 7d1a2fc0, 00000480, write is 0
ram[00000069] = xxxxxxxx, 00000480, write is 0
ram[0000006a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000006b] = xxxxxxxx, 00000480, write is 0
ram[0000006c] = 59d441f4, 00000480, write is 0
ram[0000006d] = xxxxxxxx, 00000480, write is 0
ram[0000006e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000006f] = xxxxxxxx, 00000480, write is 0
ram[00000070] = 368e5428, 00000480, write is 0
ram[00000071] = xxxxxxxx, 00000480, write is 0
ram[00000072] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000073] = xxxxxxxx, 00000480, write is 0
ram[00000074] = 1348665c, 00000480, write is 0
ram[00000075] = xxxxxxxx, 00000480, write is 0
ram[00000076] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000077] = xxxxxxxx, 00000480, write is 0
ram[00000078] = xxxxxxxx, 00000480, write is 0
ram[00000079] = xxxxxxxx, 00000480, write is 0
ram[0000007a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000007b] = xxxxxxxx, 00000480, write is 0
ram[0000007c] = xxxxxxxx, 00000480, write is 0
ram[0000007d] = xxxxxxxx, 00000480, write is 0
ram[0000007e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000007f] = xxxxxxxx, 00000480, write is 0
ram[00000080] = xxxxxxxx, 00000480, write is 0
ram[00000081] = xxxxxxxx, 00000480, write is 0
ram[00000082] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000083] = xxxxxxxx, 00000480, write is 0
ram[00000084] = xxxxxxxx, 00000480, write is 0
ram[00000085] = xxxxxxxx, 00000480, write is 0
ram[00000086] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000087] = xxxxxxxx, 00000480, write is 0
ram[00000088] = xxxxxxxx, 00000480, write is 0
ram[00000089] = xxxxxxxx, 00000480, write is 0
ram[0000008a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000008b] = xxxxxxxx, 00000480, write is 0
ram[0000008c] = xxxxxxxx, 00000480, write is 0
ram[0000008d] = xxxxxxxx, 00000480, write is 0
ram[0000008e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000008f] = xxxxxxxx, 00000480, write is 0
ram[00000090] = xxxxxxxx, 00000480, write is 0
ram[00000091] = xxxxxxxx, 00000480, write is 0
ram[00000092] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000093] = xxxxxxxx, 00000480, write is 0
ram[00000094] = xxxxxxxx, 00000480, write is 0
ram[00000095] = xxxxxxxx, 00000480, write is 0
ram[00000096] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000097] = xxxxxxxx, 00000480, write is 0
ram[00000098] = xxxxxxxx, 00000480, write is 0
ram[00000099] = xxxxxxxx, 00000480, write is 0
ram[0000009a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000009b] = xxxxxxxx, 00000480, write is 0
ram[0000009c] = xxxxxxxx, 00000480, write is 0
ram[0000009d] = xxxxxxxx, 00000480, write is 0
ram[0000009e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000009f] = xxxxxxxx, 00000480, write is 0
ram[000000a0] = xxxxxxxx, 00000480, write is 0
ram[000000a1] = xxxxxxxx, 00000480, write is 0
ram[000000a2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000a3] = xxxxxxxx, 00000480, write is 0
ram[000000a4] = xxxxxxxx, 00000480, write is 0
ram[000000a5] = xxxxxxxx, 00000480, write is 0
ram[000000a6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000a7] = xxxxxxxx, 00000480, write is 0
ram[000000a8] = xxxxxxxx, 00000480, write is 0
ram[000000a9] = xxxxxxxx, 00000480, write is 0
ram[000000aa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000ab] = xxxxxxxx, 00000480, write is 0
ram[000000ac] = xxxxxxxx, 00000480, write is 0
ram[000000ad] = xxxxxxxx, 00000480, write is 0
ram[000000ae] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000af] = xxxxxxxx, 00000480, write is 0
ram[000000b0] = xxxxxxxx, 00000480, write is 0
ram[000000b1] = xxxxxxxx, 00000480, write is 0
ram[000000b2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000b3] = xxxxxxxx, 00000480, write is 0
ram[000000b4] = xxxxxxxx, 00000480, write is 0
ram[000000b5] = xxxxxxxx, 00000480, write is 0
ram[000000b6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000b7] = xxxxxxxx, 00000480, write is 0
ram[000000b8] = xxxxxxxx, 00000480, write is 0
ram[000000b9] = xxxxxxxx, 00000480, write is 0
ram[000000ba] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000bb] = xxxxxxxx, 00000480, write is 0
ram[000000bc] = xxxxxxxx, 00000480, write is 0
ram[000000bd] = xxxxxxxx, 00000480, write is 0
ram[000000be] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000bf] = xxxxxxxx, 00000480, write is 0
ram[000000c0] = xxxxxxxx, 00000480, write is 0
ram[000000c1] = xxxxxxxx, 00000480, write is 0
ram[000000c2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000c3] = xxxxxxxx, 00000480, write is 0
ram[000000c4] = xxxxxxxx, 00000480, write is 0
ram[000000c5] = xxxxxxxx, 00000480, write is 0
ram[000000c6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000c7] = xxxxxxxx, 00000480, write is 0
ram[000000c8] = xxxxxxxx, 00000480, write is 0
ram[000000c9] = xxxxxxxx, 00000480, write is 0
ram[000000ca] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000cb] = xxxxxxxx, 00000480, write is 0
ram[000000cc] = xxxxxxxx, 00000480, write is 0
ram[000000cd] = xxxxxxxx, 00000480, write is 0
ram[000000ce] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000cf] = xxxxxxxx, 00000480, write is 0
ram[000000d0] = xxxxxxxx, 00000480, write is 0
ram[000000d1] = xxxxxxxx, 00000480, write is 0
ram[000000d2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000d3] = xxxxxxxx, 00000480, write is 0
ram[000000d4] = xxxxxxxx, 00000480, write is 0
ram[000000d5] = xxxxxxxx, 00000480, write is 0
ram[000000d6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000d7] = xxxxxxxx, 00000480, write is 0
ram[000000d8] = xxxxxxxx, 00000480, write is 0
ram[000000d9] = xxxxxxxx, 00000480, write is 0
ram[000000da] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000db] = xxxxxxxx, 00000480, write is 0
ram[000000dc] = xxxxxxxx, 00000480, write is 0
ram[000000dd] = xxxxxxxx, 00000480, write is 0
ram[000000de] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000df] = xxxxxxxx, 00000480, write is 0
ram[000000e0] = xxxxxxxx, 00000480, write is 0
ram[000000e1] = xxxxxxxx, 00000480, write is 0
ram[000000e2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000e3] = xxxxxxxx, 00000480, write is 0
ram[000000e4] = xxxxxxxx, 00000480, write is 0
ram[000000e5] = xxxxxxxx, 00000480, write is 0
ram[000000e6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000e7] = xxxxxxxx, 00000480, write is 0
ram[000000e8] = xxxxxxxx, 00000480, write is 0
ram[000000e9] = xxxxxxxx, 00000480, write is 0
ram[000000ea] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000eb] = xxxxxxxx, 00000480, write is 0
ram[000000ec] = xxxxxxxx, 00000480, write is 0
ram[000000ed] = xxxxxxxx, 00000480, write is 0
ram[000000ee] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000ef] = xxxxxxxx, 00000480, write is 0
ram[000000f0] = xxxxxxxx, 00000480, write is 0
ram[000000f1] = xxxxxxxx, 00000480, write is 0
ram[000000f2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000f3] = xxxxxxxx, 00000480, write is 0
ram[000000f4] = xxxxxxxx, 00000480, write is 0
ram[000000f5] = xxxxxxxx, 00000480, write is 0
ram[000000f6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000f7] = xxxxxxxx, 00000480, write is 0
ram[000000f8] = xxxxxxxx, 00000480, write is 0
ram[000000f9] = xxxxxxxx, 00000480, write is 0
ram[000000fa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000fb] = xxxxxxxx, 00000480, write is 0
ram[000000fc] = xxxxxxxx, 00000480, write is 0
ram[000000fd] = xxxxxxxx, 00000480, write is 0
ram[000000fe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000000ff] = xxxxxxxx, 00000480, write is 0
ram[00000100] = xxxxxxxx, 00000480, write is 0
ram[00000101] = xxxxxxxx, 00000480, write is 0
ram[00000102] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000103] = xxxxxxxx, 00000480, write is 0
ram[00000104] = xxxxxxxx, 00000480, write is 0
ram[00000105] = xxxxxxxx, 00000480, write is 0
ram[00000106] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000107] = xxxxxxxx, 00000480, write is 0
ram[00000108] = xxxxxxxx, 00000480, write is 0
ram[00000109] = xxxxxxxx, 00000480, write is 0
ram[0000010a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000010b] = xxxxxxxx, 00000480, write is 0
ram[0000010c] = xxxxxxxx, 00000480, write is 0
ram[0000010d] = xxxxxxxx, 00000480, write is 0
ram[0000010e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000010f] = xxxxxxxx, 00000480, write is 0
ram[00000110] = xxxxxxxx, 00000480, write is 0
ram[00000111] = xxxxxxxx, 00000480, write is 0
ram[00000112] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000113] = xxxxxxxx, 00000480, write is 0
ram[00000114] = xxxxxxxx, 00000480, write is 0
ram[00000115] = xxxxxxxx, 00000480, write is 0
ram[00000116] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000117] = xxxxxxxx, 00000480, write is 0
ram[00000118] = xxxxxxxx, 00000480, write is 0
ram[00000119] = xxxxxxxx, 00000480, write is 0
ram[0000011a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000011b] = xxxxxxxx, 00000480, write is 0
ram[0000011c] = xxxxxxxx, 00000480, write is 0
ram[0000011d] = xxxxxxxx, 00000480, write is 0
ram[0000011e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000011f] = xxxxxxxx, 00000480, write is 0
ram[00000120] = xxxxxxxx, 00000480, write is 0
ram[00000121] = xxxxxxxx, 00000480, write is 0
ram[00000122] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000123] = xxxxxxxx, 00000480, write is 0
ram[00000124] = xxxxxxxx, 00000480, write is 0
ram[00000125] = xxxxxxxx, 00000480, write is 0
ram[00000126] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000127] = xxxxxxxx, 00000480, write is 0
ram[00000128] = xxxxxxxx, 00000480, write is 0
ram[00000129] = xxxxxxxx, 00000480, write is 0
ram[0000012a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000012b] = xxxxxxxx, 00000480, write is 0
ram[0000012c] = xxxxxxxx, 00000480, write is 0
ram[0000012d] = xxxxxxxx, 00000480, write is 0
ram[0000012e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000012f] = xxxxxxxx, 00000480, write is 0
ram[00000130] = xxxxxxxx, 00000480, write is 0
ram[00000131] = xxxxxxxx, 00000480, write is 0
ram[00000132] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000133] = xxxxxxxx, 00000480, write is 0
ram[00000134] = xxxxxxxx, 00000480, write is 0
ram[00000135] = xxxxxxxx, 00000480, write is 0
ram[00000136] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000137] = xxxxxxxx, 00000480, write is 0
ram[00000138] = xxxxxxxx, 00000480, write is 0
ram[00000139] = xxxxxxxx, 00000480, write is 0
ram[0000013a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000013b] = xxxxxxxx, 00000480, write is 0
ram[0000013c] = xxxxxxxx, 00000480, write is 0
ram[0000013d] = xxxxxxxx, 00000480, write is 0
ram[0000013e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000013f] = xxxxxxxx, 00000480, write is 0
ram[00000140] = xxxxxxxx, 00000480, write is 0
ram[00000141] = xxxxxxxx, 00000480, write is 0
ram[00000142] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000143] = xxxxxxxx, 00000480, write is 0
ram[00000144] = xxxxxxxx, 00000480, write is 0
ram[00000145] = xxxxxxxx, 00000480, write is 0
ram[00000146] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000147] = xxxxxxxx, 00000480, write is 0
ram[00000148] = xxxxxxxx, 00000480, write is 0
ram[00000149] = xxxxxxxx, 00000480, write is 0
ram[0000014a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000014b] = xxxxxxxx, 00000480, write is 0
ram[0000014c] = xxxxxxxx, 00000480, write is 0
ram[0000014d] = xxxxxxxx, 00000480, write is 0
ram[0000014e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000014f] = xxxxxxxx, 00000480, write is 0
ram[00000150] = xxxxxxxx, 00000480, write is 0
ram[00000151] = xxxxxxxx, 00000480, write is 0
ram[00000152] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000153] = xxxxxxxx, 00000480, write is 0
ram[00000154] = xxxxxxxx, 00000480, write is 0
ram[00000155] = xxxxxxxx, 00000480, write is 0
ram[00000156] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000157] = xxxxxxxx, 00000480, write is 0
ram[00000158] = xxxxxxxx, 00000480, write is 0
ram[00000159] = xxxxxxxx, 00000480, write is 0
ram[0000015a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000015b] = xxxxxxxx, 00000480, write is 0
ram[0000015c] = xxxxxxxx, 00000480, write is 0
ram[0000015d] = xxxxxxxx, 00000480, write is 0
ram[0000015e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000015f] = xxxxxxxx, 00000480, write is 0
ram[00000160] = xxxxxxxx, 00000480, write is 0
ram[00000161] = xxxxxxxx, 00000480, write is 0
ram[00000162] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000163] = xxxxxxxx, 00000480, write is 0
ram[00000164] = xxxxxxxx, 00000480, write is 0
ram[00000165] = xxxxxxxx, 00000480, write is 0
ram[00000166] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000167] = xxxxxxxx, 00000480, write is 0
ram[00000168] = xxxxxxxx, 00000480, write is 0
ram[00000169] = xxxxxxxx, 00000480, write is 0
ram[0000016a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000016b] = xxxxxxxx, 00000480, write is 0
ram[0000016c] = xxxxxxxx, 00000480, write is 0
ram[0000016d] = xxxxxxxx, 00000480, write is 0
ram[0000016e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000016f] = xxxxxxxx, 00000480, write is 0
ram[00000170] = xxxxxxxx, 00000480, write is 0
ram[00000171] = xxxxxxxx, 00000480, write is 0
ram[00000172] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000173] = xxxxxxxx, 00000480, write is 0
ram[00000174] = xxxxxxxx, 00000480, write is 0
ram[00000175] = xxxxxxxx, 00000480, write is 0
ram[00000176] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000177] = xxxxxxxx, 00000480, write is 0
ram[00000178] = xxxxxxxx, 00000480, write is 0
ram[00000179] = xxxxxxxx, 00000480, write is 0
ram[0000017a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000017b] = xxxxxxxx, 00000480, write is 0
ram[0000017c] = xxxxxxxx, 00000480, write is 0
ram[0000017d] = xxxxxxxx, 00000480, write is 0
ram[0000017e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000017f] = xxxxxxxx, 00000480, write is 0
ram[00000180] = xxxxxxxx, 00000480, write is 0
ram[00000181] = xxxxxxxx, 00000480, write is 0
ram[00000182] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000183] = xxxxxxxx, 00000480, write is 0
ram[00000184] = xxxxxxxx, 00000480, write is 0
ram[00000185] = xxxxxxxx, 00000480, write is 0
ram[00000186] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000187] = xxxxxxxx, 00000480, write is 0
ram[00000188] = xxxxxxxx, 00000480, write is 0
ram[00000189] = xxxxxxxx, 00000480, write is 0
ram[0000018a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000018b] = xxxxxxxx, 00000480, write is 0
ram[0000018c] = xxxxxxxx, 00000480, write is 0
ram[0000018d] = xxxxxxxx, 00000480, write is 0
ram[0000018e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000018f] = xxxxxxxx, 00000480, write is 0
ram[00000190] = xxxxxxxx, 00000480, write is 0
ram[00000191] = xxxxxxxx, 00000480, write is 0
ram[00000192] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000193] = xxxxxxxx, 00000480, write is 0
ram[00000194] = xxxxxxxx, 00000480, write is 0
ram[00000195] = xxxxxxxx, 00000480, write is 0
ram[00000196] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000197] = xxxxxxxx, 00000480, write is 0
ram[00000198] = xxxxxxxx, 00000480, write is 0
ram[00000199] = xxxxxxxx, 00000480, write is 0
ram[0000019a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000019b] = xxxxxxxx, 00000480, write is 0
ram[0000019c] = xxxxxxxx, 00000480, write is 0
ram[0000019d] = xxxxxxxx, 00000480, write is 0
ram[0000019e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000019f] = xxxxxxxx, 00000480, write is 0
ram[000001a0] = xxxxxxxx, 00000480, write is 0
ram[000001a1] = xxxxxxxx, 00000480, write is 0
ram[000001a2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001a3] = xxxxxxxx, 00000480, write is 0
ram[000001a4] = xxxxxxxx, 00000480, write is 0
ram[000001a5] = xxxxxxxx, 00000480, write is 0
ram[000001a6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001a7] = xxxxxxxx, 00000480, write is 0
ram[000001a8] = xxxxxxxx, 00000480, write is 0
ram[000001a9] = xxxxxxxx, 00000480, write is 0
ram[000001aa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001ab] = xxxxxxxx, 00000480, write is 0
ram[000001ac] = xxxxxxxx, 00000480, write is 0
ram[000001ad] = xxxxxxxx, 00000480, write is 0
ram[000001ae] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001af] = xxxxxxxx, 00000480, write is 0
ram[000001b0] = xxxxxxxx, 00000480, write is 0
ram[000001b1] = xxxxxxxx, 00000480, write is 0
ram[000001b2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001b3] = xxxxxxxx, 00000480, write is 0
ram[000001b4] = xxxxxxxx, 00000480, write is 0
ram[000001b5] = xxxxxxxx, 00000480, write is 0
ram[000001b6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001b7] = xxxxxxxx, 00000480, write is 0
ram[000001b8] = xxxxxxxx, 00000480, write is 0
ram[000001b9] = xxxxxxxx, 00000480, write is 0
ram[000001ba] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001bb] = xxxxxxxx, 00000480, write is 0
ram[000001bc] = xxxxxxxx, 00000480, write is 0
ram[000001bd] = xxxxxxxx, 00000480, write is 0
ram[000001be] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001bf] = xxxxxxxx, 00000480, write is 0
ram[000001c0] = xxxxxxxx, 00000480, write is 0
ram[000001c1] = xxxxxxxx, 00000480, write is 0
ram[000001c2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001c3] = xxxxxxxx, 00000480, write is 0
ram[000001c4] = xxxxxxxx, 00000480, write is 0
ram[000001c5] = xxxxxxxx, 00000480, write is 0
ram[000001c6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001c7] = xxxxxxxx, 00000480, write is 0
ram[000001c8] = xxxxxxxx, 00000480, write is 0
ram[000001c9] = xxxxxxxx, 00000480, write is 0
ram[000001ca] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001cb] = xxxxxxxx, 00000480, write is 0
ram[000001cc] = xxxxxxxx, 00000480, write is 0
ram[000001cd] = xxxxxxxx, 00000480, write is 0
ram[000001ce] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001cf] = xxxxxxxx, 00000480, write is 0
ram[000001d0] = xxxxxxxx, 00000480, write is 0
ram[000001d1] = xxxxxxxx, 00000480, write is 0
ram[000001d2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001d3] = xxxxxxxx, 00000480, write is 0
ram[000001d4] = xxxxxxxx, 00000480, write is 0
ram[000001d5] = xxxxxxxx, 00000480, write is 0
ram[000001d6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001d7] = xxxxxxxx, 00000480, write is 0
ram[000001d8] = xxxxxxxx, 00000480, write is 0
ram[000001d9] = xxxxxxxx, 00000480, write is 0
ram[000001da] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001db] = xxxxxxxx, 00000480, write is 0
ram[000001dc] = xxxxxxxx, 00000480, write is 0
ram[000001dd] = xxxxxxxx, 00000480, write is 0
ram[000001de] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001df] = xxxxxxxx, 00000480, write is 0
ram[000001e0] = xxxxxxxx, 00000480, write is 0
ram[000001e1] = xxxxxxxx, 00000480, write is 0
ram[000001e2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001e3] = xxxxxxxx, 00000480, write is 0
ram[000001e4] = xxxxxxxx, 00000480, write is 0
ram[000001e5] = xxxxxxxx, 00000480, write is 0
ram[000001e6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001e7] = xxxxxxxx, 00000480, write is 0
ram[000001e8] = xxxxxxxx, 00000480, write is 0
ram[000001e9] = xxxxxxxx, 00000480, write is 0
ram[000001ea] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001eb] = xxxxxxxx, 00000480, write is 0
ram[000001ec] = xxxxxxxx, 00000480, write is 0
ram[000001ed] = xxxxxxxx, 00000480, write is 0
ram[000001ee] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001ef] = xxxxxxxx, 00000480, write is 0
ram[000001f0] = xxxxxxxx, 00000480, write is 0
ram[000001f1] = xxxxxxxx, 00000480, write is 0
ram[000001f2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001f3] = xxxxxxxx, 00000480, write is 0
ram[000001f4] = xxxxxxxx, 00000480, write is 0
ram[000001f5] = xxxxxxxx, 00000480, write is 0
ram[000001f6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001f7] = xxxxxxxx, 00000480, write is 0
ram[000001f8] = xxxxxxxx, 00000480, write is 0
ram[000001f9] = xxxxxxxx, 00000480, write is 0
ram[000001fa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001fb] = xxxxxxxx, 00000480, write is 0
ram[000001fc] = xxxxxxxx, 00000480, write is 0
ram[000001fd] = xxxxxxxx, 00000480, write is 0
ram[000001fe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000001ff] = xxxxxxxx, 00000480, write is 0
ram[00000200] = xxxxxxxx, 00000480, write is 0
ram[00000201] = xxxxxxxx, 00000480, write is 0
ram[00000202] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000203] = xxxxxxxx, 00000480, write is 0
ram[00000204] = xxxxxxxx, 00000480, write is 0
ram[00000205] = xxxxxxxx, 00000480, write is 0
ram[00000206] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000207] = xxxxxxxx, 00000480, write is 0
ram[00000208] = xxxxxxxx, 00000480, write is 0
ram[00000209] = xxxxxxxx, 00000480, write is 0
ram[0000020a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000020b] = xxxxxxxx, 00000480, write is 0
ram[0000020c] = xxxxxxxx, 00000480, write is 0
ram[0000020d] = xxxxxxxx, 00000480, write is 0
ram[0000020e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000020f] = xxxxxxxx, 00000480, write is 0
ram[00000210] = xxxxxxxx, 00000480, write is 0
ram[00000211] = xxxxxxxx, 00000480, write is 0
ram[00000212] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000213] = xxxxxxxx, 00000480, write is 0
ram[00000214] = xxxxxxxx, 00000480, write is 0
ram[00000215] = xxxxxxxx, 00000480, write is 0
ram[00000216] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000217] = xxxxxxxx, 00000480, write is 0
ram[00000218] = xxxxxxxx, 00000480, write is 0
ram[00000219] = xxxxxxxx, 00000480, write is 0
ram[0000021a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000021b] = xxxxxxxx, 00000480, write is 0
ram[0000021c] = xxxxxxxx, 00000480, write is 0
ram[0000021d] = xxxxxxxx, 00000480, write is 0
ram[0000021e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000021f] = xxxxxxxx, 00000480, write is 0
ram[00000220] = xxxxxxxx, 00000480, write is 0
ram[00000221] = xxxxxxxx, 00000480, write is 0
ram[00000222] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000223] = xxxxxxxx, 00000480, write is 0
ram[00000224] = xxxxxxxx, 00000480, write is 0
ram[00000225] = xxxxxxxx, 00000480, write is 0
ram[00000226] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000227] = xxxxxxxx, 00000480, write is 0
ram[00000228] = xxxxxxxx, 00000480, write is 0
ram[00000229] = xxxxxxxx, 00000480, write is 0
ram[0000022a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000022b] = xxxxxxxx, 00000480, write is 0
ram[0000022c] = xxxxxxxx, 00000480, write is 0
ram[0000022d] = xxxxxxxx, 00000480, write is 0
ram[0000022e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000022f] = xxxxxxxx, 00000480, write is 0
ram[00000230] = xxxxxxxx, 00000480, write is 0
ram[00000231] = xxxxxxxx, 00000480, write is 0
ram[00000232] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000233] = xxxxxxxx, 00000480, write is 0
ram[00000234] = xxxxxxxx, 00000480, write is 0
ram[00000235] = xxxxxxxx, 00000480, write is 0
ram[00000236] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000237] = xxxxxxxx, 00000480, write is 0
ram[00000238] = xxxxxxxx, 00000480, write is 0
ram[00000239] = xxxxxxxx, 00000480, write is 0
ram[0000023a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000023b] = xxxxxxxx, 00000480, write is 0
ram[0000023c] = xxxxxxxx, 00000480, write is 0
ram[0000023d] = xxxxxxxx, 00000480, write is 0
ram[0000023e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000023f] = xxxxxxxx, 00000480, write is 0
ram[00000240] = xxxxxxxx, 00000480, write is 0
ram[00000241] = xxxxxxxx, 00000480, write is 0
ram[00000242] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000243] = xxxxxxxx, 00000480, write is 0
ram[00000244] = xxxxxxxx, 00000480, write is 0
ram[00000245] = xxxxxxxx, 00000480, write is 0
ram[00000246] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000247] = xxxxxxxx, 00000480, write is 0
ram[00000248] = xxxxxxxx, 00000480, write is 0
ram[00000249] = xxxxxxxx, 00000480, write is 0
ram[0000024a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000024b] = xxxxxxxx, 00000480, write is 0
ram[0000024c] = xxxxxxxx, 00000480, write is 0
ram[0000024d] = xxxxxxxx, 00000480, write is 0
ram[0000024e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000024f] = xxxxxxxx, 00000480, write is 0
ram[00000250] = xxxxxxxx, 00000480, write is 0
ram[00000251] = xxxxxxxx, 00000480, write is 0
ram[00000252] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000253] = xxxxxxxx, 00000480, write is 0
ram[00000254] = xxxxxxxx, 00000480, write is 0
ram[00000255] = xxxxxxxx, 00000480, write is 0
ram[00000256] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000257] = xxxxxxxx, 00000480, write is 0
ram[00000258] = xxxxxxxx, 00000480, write is 0
ram[00000259] = xxxxxxxx, 00000480, write is 0
ram[0000025a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000025b] = xxxxxxxx, 00000480, write is 0
ram[0000025c] = xxxxxxxx, 00000480, write is 0
ram[0000025d] = xxxxxxxx, 00000480, write is 0
ram[0000025e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000025f] = xxxxxxxx, 00000480, write is 0
ram[00000260] = xxxxxxxx, 00000480, write is 0
ram[00000261] = xxxxxxxx, 00000480, write is 0
ram[00000262] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000263] = xxxxxxxx, 00000480, write is 0
ram[00000264] = xxxxxxxx, 00000480, write is 0
ram[00000265] = xxxxxxxx, 00000480, write is 0
ram[00000266] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000267] = xxxxxxxx, 00000480, write is 0
ram[00000268] = xxxxxxxx, 00000480, write is 0
ram[00000269] = xxxxxxxx, 00000480, write is 0
ram[0000026a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000026b] = xxxxxxxx, 00000480, write is 0
ram[0000026c] = xxxxxxxx, 00000480, write is 0
ram[0000026d] = xxxxxxxx, 00000480, write is 0
ram[0000026e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000026f] = xxxxxxxx, 00000480, write is 0
ram[00000270] = xxxxxxxx, 00000480, write is 0
ram[00000271] = xxxxxxxx, 00000480, write is 0
ram[00000272] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000273] = xxxxxxxx, 00000480, write is 0
ram[00000274] = xxxxxxxx, 00000480, write is 0
ram[00000275] = xxxxxxxx, 00000480, write is 0
ram[00000276] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000277] = xxxxxxxx, 00000480, write is 0
ram[00000278] = xxxxxxxx, 00000480, write is 0
ram[00000279] = xxxxxxxx, 00000480, write is 0
ram[0000027a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000027b] = xxxxxxxx, 00000480, write is 0
ram[0000027c] = xxxxxxxx, 00000480, write is 0
ram[0000027d] = xxxxxxxx, 00000480, write is 0
ram[0000027e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000027f] = xxxxxxxx, 00000480, write is 0
ram[00000280] = xxxxxxxx, 00000480, write is 0
ram[00000281] = xxxxxxxx, 00000480, write is 0
ram[00000282] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000283] = xxxxxxxx, 00000480, write is 0
ram[00000284] = xxxxxxxx, 00000480, write is 0
ram[00000285] = xxxxxxxx, 00000480, write is 0
ram[00000286] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000287] = xxxxxxxx, 00000480, write is 0
ram[00000288] = xxxxxxxx, 00000480, write is 0
ram[00000289] = xxxxxxxx, 00000480, write is 0
ram[0000028a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000028b] = xxxxxxxx, 00000480, write is 0
ram[0000028c] = xxxxxxxx, 00000480, write is 0
ram[0000028d] = xxxxxxxx, 00000480, write is 0
ram[0000028e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000028f] = xxxxxxxx, 00000480, write is 0
ram[00000290] = xxxxxxxx, 00000480, write is 0
ram[00000291] = xxxxxxxx, 00000480, write is 0
ram[00000292] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000293] = xxxxxxxx, 00000480, write is 0
ram[00000294] = xxxxxxxx, 00000480, write is 0
ram[00000295] = xxxxxxxx, 00000480, write is 0
ram[00000296] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000297] = xxxxxxxx, 00000480, write is 0
ram[00000298] = xxxxxxxx, 00000480, write is 0
ram[00000299] = xxxxxxxx, 00000480, write is 0
ram[0000029a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000029b] = xxxxxxxx, 00000480, write is 0
ram[0000029c] = xxxxxxxx, 00000480, write is 0
ram[0000029d] = xxxxxxxx, 00000480, write is 0
ram[0000029e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000029f] = xxxxxxxx, 00000480, write is 0
ram[000002a0] = xxxxxxxx, 00000480, write is 0
ram[000002a1] = xxxxxxxx, 00000480, write is 0
ram[000002a2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002a3] = xxxxxxxx, 00000480, write is 0
ram[000002a4] = xxxxxxxx, 00000480, write is 0
ram[000002a5] = xxxxxxxx, 00000480, write is 0
ram[000002a6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002a7] = xxxxxxxx, 00000480, write is 0
ram[000002a8] = xxxxxxxx, 00000480, write is 0
ram[000002a9] = xxxxxxxx, 00000480, write is 0
ram[000002aa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002ab] = xxxxxxxx, 00000480, write is 0
ram[000002ac] = xxxxxxxx, 00000480, write is 0
ram[000002ad] = xxxxxxxx, 00000480, write is 0
ram[000002ae] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002af] = xxxxxxxx, 00000480, write is 0
ram[000002b0] = xxxxxxxx, 00000480, write is 0
ram[000002b1] = xxxxxxxx, 00000480, write is 0
ram[000002b2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002b3] = xxxxxxxx, 00000480, write is 0
ram[000002b4] = xxxxxxxx, 00000480, write is 0
ram[000002b5] = xxxxxxxx, 00000480, write is 0
ram[000002b6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002b7] = xxxxxxxx, 00000480, write is 0
ram[000002b8] = xxxxxxxx, 00000480, write is 0
ram[000002b9] = xxxxxxxx, 00000480, write is 0
ram[000002ba] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002bb] = xxxxxxxx, 00000480, write is 0
ram[000002bc] = xxxxxxxx, 00000480, write is 0
ram[000002bd] = xxxxxxxx, 00000480, write is 0
ram[000002be] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002bf] = xxxxxxxx, 00000480, write is 0
ram[000002c0] = xxxxxxxx, 00000480, write is 0
ram[000002c1] = xxxxxxxx, 00000480, write is 0
ram[000002c2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002c3] = xxxxxxxx, 00000480, write is 0
ram[000002c4] = xxxxxxxx, 00000480, write is 0
ram[000002c5] = xxxxxxxx, 00000480, write is 0
ram[000002c6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002c7] = xxxxxxxx, 00000480, write is 0
ram[000002c8] = xxxxxxxx, 00000480, write is 0
ram[000002c9] = xxxxxxxx, 00000480, write is 0
ram[000002ca] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002cb] = xxxxxxxx, 00000480, write is 0
ram[000002cc] = xxxxxxxx, 00000480, write is 0
ram[000002cd] = xxxxxxxx, 00000480, write is 0
ram[000002ce] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002cf] = xxxxxxxx, 00000480, write is 0
ram[000002d0] = xxxxxxxx, 00000480, write is 0
ram[000002d1] = xxxxxxxx, 00000480, write is 0
ram[000002d2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002d3] = xxxxxxxx, 00000480, write is 0
ram[000002d4] = xxxxxxxx, 00000480, write is 0
ram[000002d5] = xxxxxxxx, 00000480, write is 0
ram[000002d6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002d7] = xxxxxxxx, 00000480, write is 0
ram[000002d8] = xxxxxxxx, 00000480, write is 0
ram[000002d9] = xxxxxxxx, 00000480, write is 0
ram[000002da] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002db] = xxxxxxxx, 00000480, write is 0
ram[000002dc] = xxxxxxxx, 00000480, write is 0
ram[000002dd] = xxxxxxxx, 00000480, write is 0
ram[000002de] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002df] = xxxxxxxx, 00000480, write is 0
ram[000002e0] = xxxxxxxx, 00000480, write is 0
ram[000002e1] = xxxxxxxx, 00000480, write is 0
ram[000002e2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002e3] = xxxxxxxx, 00000480, write is 0
ram[000002e4] = xxxxxxxx, 00000480, write is 0
ram[000002e5] = xxxxxxxx, 00000480, write is 0
ram[000002e6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002e7] = xxxxxxxx, 00000480, write is 0
ram[000002e8] = xxxxxxxx, 00000480, write is 0
ram[000002e9] = xxxxxxxx, 00000480, write is 0
ram[000002ea] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002eb] = xxxxxxxx, 00000480, write is 0
ram[000002ec] = xxxxxxxx, 00000480, write is 0
ram[000002ed] = xxxxxxxx, 00000480, write is 0
ram[000002ee] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002ef] = xxxxxxxx, 00000480, write is 0
ram[000002f0] = xxxxxxxx, 00000480, write is 0
ram[000002f1] = xxxxxxxx, 00000480, write is 0
ram[000002f2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002f3] = xxxxxxxx, 00000480, write is 0
ram[000002f4] = xxxxxxxx, 00000480, write is 0
ram[000002f5] = xxxxxxxx, 00000480, write is 0
ram[000002f6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002f7] = xxxxxxxx, 00000480, write is 0
ram[000002f8] = xxxxxxxx, 00000480, write is 0
ram[000002f9] = xxxxxxxx, 00000480, write is 0
ram[000002fa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002fb] = xxxxxxxx, 00000480, write is 0
ram[000002fc] = xxxxxxxx, 00000480, write is 0
ram[000002fd] = xxxxxxxx, 00000480, write is 0
ram[000002fe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000002ff] = xxxxxxxx, 00000480, write is 0
ram[00000300] = xxxxxxxx, 00000480, write is 0
ram[00000301] = xxxxxxxx, 00000480, write is 0
ram[00000302] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000303] = xxxxxxxx, 00000480, write is 0
ram[00000304] = xxxxxxxx, 00000480, write is 0
ram[00000305] = xxxxxxxx, 00000480, write is 0
ram[00000306] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000307] = xxxxxxxx, 00000480, write is 0
ram[00000308] = xxxxxxxx, 00000480, write is 0
ram[00000309] = xxxxxxxx, 00000480, write is 0
ram[0000030a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000030b] = xxxxxxxx, 00000480, write is 0
ram[0000030c] = xxxxxxxx, 00000480, write is 0
ram[0000030d] = xxxxxxxx, 00000480, write is 0
ram[0000030e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000030f] = xxxxxxxx, 00000480, write is 0
ram[00000310] = xxxxxxxx, 00000480, write is 0
ram[00000311] = xxxxxxxx, 00000480, write is 0
ram[00000312] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000313] = xxxxxxxx, 00000480, write is 0
ram[00000314] = xxxxxxxx, 00000480, write is 0
ram[00000315] = xxxxxxxx, 00000480, write is 0
ram[00000316] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000317] = xxxxxxxx, 00000480, write is 0
ram[00000318] = xxxxxxxx, 00000480, write is 0
ram[00000319] = xxxxxxxx, 00000480, write is 0
ram[0000031a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000031b] = xxxxxxxx, 00000480, write is 0
ram[0000031c] = xxxxxxxx, 00000480, write is 0
ram[0000031d] = xxxxxxxx, 00000480, write is 0
ram[0000031e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000031f] = xxxxxxxx, 00000480, write is 0
ram[00000320] = xxxxxxxx, 00000480, write is 0
ram[00000321] = xxxxxxxx, 00000480, write is 0
ram[00000322] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000323] = xxxxxxxx, 00000480, write is 0
ram[00000324] = xxxxxxxx, 00000480, write is 0
ram[00000325] = xxxxxxxx, 00000480, write is 0
ram[00000326] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000327] = xxxxxxxx, 00000480, write is 0
ram[00000328] = xxxxxxxx, 00000480, write is 0
ram[00000329] = xxxxxxxx, 00000480, write is 0
ram[0000032a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000032b] = xxxxxxxx, 00000480, write is 0
ram[0000032c] = xxxxxxxx, 00000480, write is 0
ram[0000032d] = xxxxxxxx, 00000480, write is 0
ram[0000032e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000032f] = xxxxxxxx, 00000480, write is 0
ram[00000330] = xxxxxxxx, 00000480, write is 0
ram[00000331] = xxxxxxxx, 00000480, write is 0
ram[00000332] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000333] = xxxxxxxx, 00000480, write is 0
ram[00000334] = xxxxxxxx, 00000480, write is 0
ram[00000335] = xxxxxxxx, 00000480, write is 0
ram[00000336] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000337] = xxxxxxxx, 00000480, write is 0
ram[00000338] = xxxxxxxx, 00000480, write is 0
ram[00000339] = xxxxxxxx, 00000480, write is 0
ram[0000033a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000033b] = xxxxxxxx, 00000480, write is 0
ram[0000033c] = xxxxxxxx, 00000480, write is 0
ram[0000033d] = xxxxxxxx, 00000480, write is 0
ram[0000033e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000033f] = xxxxxxxx, 00000480, write is 0
ram[00000340] = xxxxxxxx, 00000480, write is 0
ram[00000341] = xxxxxxxx, 00000480, write is 0
ram[00000342] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000343] = xxxxxxxx, 00000480, write is 0
ram[00000344] = xxxxxxxx, 00000480, write is 0
ram[00000345] = xxxxxxxx, 00000480, write is 0
ram[00000346] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000347] = xxxxxxxx, 00000480, write is 0
ram[00000348] = xxxxxxxx, 00000480, write is 0
ram[00000349] = xxxxxxxx, 00000480, write is 0
ram[0000034a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000034b] = xxxxxxxx, 00000480, write is 0
ram[0000034c] = xxxxxxxx, 00000480, write is 0
ram[0000034d] = xxxxxxxx, 00000480, write is 0
ram[0000034e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000034f] = xxxxxxxx, 00000480, write is 0
ram[00000350] = xxxxxxxx, 00000480, write is 0
ram[00000351] = xxxxxxxx, 00000480, write is 0
ram[00000352] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000353] = xxxxxxxx, 00000480, write is 0
ram[00000354] = xxxxxxxx, 00000480, write is 0
ram[00000355] = xxxxxxxx, 00000480, write is 0
ram[00000356] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000357] = xxxxxxxx, 00000480, write is 0
ram[00000358] = xxxxxxxx, 00000480, write is 0
ram[00000359] = xxxxxxxx, 00000480, write is 0
ram[0000035a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000035b] = xxxxxxxx, 00000480, write is 0
ram[0000035c] = xxxxxxxx, 00000480, write is 0
ram[0000035d] = xxxxxxxx, 00000480, write is 0
ram[0000035e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000035f] = xxxxxxxx, 00000480, write is 0
ram[00000360] = xxxxxxxx, 00000480, write is 0
ram[00000361] = xxxxxxxx, 00000480, write is 0
ram[00000362] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000363] = xxxxxxxx, 00000480, write is 0
ram[00000364] = xxxxxxxx, 00000480, write is 0
ram[00000365] = xxxxxxxx, 00000480, write is 0
ram[00000366] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000367] = xxxxxxxx, 00000480, write is 0
ram[00000368] = xxxxxxxx, 00000480, write is 0
ram[00000369] = xxxxxxxx, 00000480, write is 0
ram[0000036a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000036b] = xxxxxxxx, 00000480, write is 0
ram[0000036c] = xxxxxxxx, 00000480, write is 0
ram[0000036d] = xxxxxxxx, 00000480, write is 0
ram[0000036e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000036f] = xxxxxxxx, 00000480, write is 0
ram[00000370] = xxxxxxxx, 00000480, write is 0
ram[00000371] = xxxxxxxx, 00000480, write is 0
ram[00000372] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000373] = xxxxxxxx, 00000480, write is 0
ram[00000374] = xxxxxxxx, 00000480, write is 0
ram[00000375] = xxxxxxxx, 00000480, write is 0
ram[00000376] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000377] = xxxxxxxx, 00000480, write is 0
ram[00000378] = xxxxxxxx, 00000480, write is 0
ram[00000379] = xxxxxxxx, 00000480, write is 0
ram[0000037a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000037b] = xxxxxxxx, 00000480, write is 0
ram[0000037c] = xxxxxxxx, 00000480, write is 0
ram[0000037d] = xxxxxxxx, 00000480, write is 0
ram[0000037e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000037f] = xxxxxxxx, 00000480, write is 0
ram[00000380] = xxxxxxxx, 00000480, write is 0
ram[00000381] = xxxxxxxx, 00000480, write is 0
ram[00000382] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000383] = xxxxxxxx, 00000480, write is 0
ram[00000384] = xxxxxxxx, 00000480, write is 0
ram[00000385] = xxxxxxxx, 00000480, write is 0
ram[00000386] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000387] = xxxxxxxx, 00000480, write is 0
ram[00000388] = xxxxxxxx, 00000480, write is 0
ram[00000389] = xxxxxxxx, 00000480, write is 0
ram[0000038a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000038b] = xxxxxxxx, 00000480, write is 0
ram[0000038c] = xxxxxxxx, 00000480, write is 0
ram[0000038d] = xxxxxxxx, 00000480, write is 0
ram[0000038e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000038f] = xxxxxxxx, 00000480, write is 0
ram[00000390] = xxxxxxxx, 00000480, write is 0
ram[00000391] = xxxxxxxx, 00000480, write is 0
ram[00000392] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000393] = xxxxxxxx, 00000480, write is 0
ram[00000394] = xxxxxxxx, 00000480, write is 0
ram[00000395] = xxxxxxxx, 00000480, write is 0
ram[00000396] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000397] = xxxxxxxx, 00000480, write is 0
ram[00000398] = xxxxxxxx, 00000480, write is 0
ram[00000399] = xxxxxxxx, 00000480, write is 0
ram[0000039a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000039b] = xxxxxxxx, 00000480, write is 0
ram[0000039c] = xxxxxxxx, 00000480, write is 0
ram[0000039d] = xxxxxxxx, 00000480, write is 0
ram[0000039e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000039f] = xxxxxxxx, 00000480, write is 0
ram[000003a0] = xxxxxxxx, 00000480, write is 0
ram[000003a1] = xxxxxxxx, 00000480, write is 0
ram[000003a2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003a3] = xxxxxxxx, 00000480, write is 0
ram[000003a4] = xxxxxxxx, 00000480, write is 0
ram[000003a5] = xxxxxxxx, 00000480, write is 0
ram[000003a6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003a7] = xxxxxxxx, 00000480, write is 0
ram[000003a8] = xxxxxxxx, 00000480, write is 0
ram[000003a9] = xxxxxxxx, 00000480, write is 0
ram[000003aa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003ab] = xxxxxxxx, 00000480, write is 0
ram[000003ac] = xxxxxxxx, 00000480, write is 0
ram[000003ad] = xxxxxxxx, 00000480, write is 0
ram[000003ae] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003af] = xxxxxxxx, 00000480, write is 0
ram[000003b0] = xxxxxxxx, 00000480, write is 0
ram[000003b1] = xxxxxxxx, 00000480, write is 0
ram[000003b2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003b3] = xxxxxxxx, 00000480, write is 0
ram[000003b4] = xxxxxxxx, 00000480, write is 0
ram[000003b5] = xxxxxxxx, 00000480, write is 0
ram[000003b6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003b7] = xxxxxxxx, 00000480, write is 0
ram[000003b8] = xxxxxxxx, 00000480, write is 0
ram[000003b9] = xxxxxxxx, 00000480, write is 0
ram[000003ba] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003bb] = xxxxxxxx, 00000480, write is 0
ram[000003bc] = xxxxxxxx, 00000480, write is 0
ram[000003bd] = xxxxxxxx, 00000480, write is 0
ram[000003be] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003bf] = xxxxxxxx, 00000480, write is 0
ram[000003c0] = xxxxxxxx, 00000480, write is 0
ram[000003c1] = xxxxxxxx, 00000480, write is 0
ram[000003c2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003c3] = xxxxxxxx, 00000480, write is 0
ram[000003c4] = xxxxxxxx, 00000480, write is 0
ram[000003c5] = xxxxxxxx, 00000480, write is 0
ram[000003c6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003c7] = xxxxxxxx, 00000480, write is 0
ram[000003c8] = xxxxxxxx, 00000480, write is 0
ram[000003c9] = xxxxxxxx, 00000480, write is 0
ram[000003ca] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003cb] = xxxxxxxx, 00000480, write is 0
ram[000003cc] = xxxxxxxx, 00000480, write is 0
ram[000003cd] = xxxxxxxx, 00000480, write is 0
ram[000003ce] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003cf] = xxxxxxxx, 00000480, write is 0
ram[000003d0] = xxxxxxxx, 00000480, write is 0
ram[000003d1] = xxxxxxxx, 00000480, write is 0
ram[000003d2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003d3] = xxxxxxxx, 00000480, write is 0
ram[000003d4] = xxxxxxxx, 00000480, write is 0
ram[000003d5] = xxxxxxxx, 00000480, write is 0
ram[000003d6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003d7] = xxxxxxxx, 00000480, write is 0
ram[000003d8] = xxxxxxxx, 00000480, write is 0
ram[000003d9] = xxxxxxxx, 00000480, write is 0
ram[000003da] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003db] = xxxxxxxx, 00000480, write is 0
ram[000003dc] = xxxxxxxx, 00000480, write is 0
ram[000003dd] = xxxxxxxx, 00000480, write is 0
ram[000003de] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003df] = xxxxxxxx, 00000480, write is 0
ram[000003e0] = xxxxxxxx, 00000480, write is 0
ram[000003e1] = xxxxxxxx, 00000480, write is 0
ram[000003e2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003e3] = xxxxxxxx, 00000480, write is 0
ram[000003e4] = xxxxxxxx, 00000480, write is 0
ram[000003e5] = xxxxxxxx, 00000480, write is 0
ram[000003e6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003e7] = xxxxxxxx, 00000480, write is 0
ram[000003e8] = xxxxxxxx, 00000480, write is 0
ram[000003e9] = xxxxxxxx, 00000480, write is 0
ram[000003ea] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003eb] = xxxxxxxx, 00000480, write is 0
ram[000003ec] = xxxxxxxx, 00000480, write is 0
ram[000003ed] = xxxxxxxx, 00000480, write is 0
ram[000003ee] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003ef] = xxxxxxxx, 00000480, write is 0
ram[000003f0] = xxxxxxxx, 00000480, write is 0
ram[000003f1] = xxxxxxxx, 00000480, write is 0
ram[000003f2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003f3] = xxxxxxxx, 00000480, write is 0
ram[000003f4] = xxxxxxxx, 00000480, write is 0
ram[000003f5] = xxxxxxxx, 00000480, write is 0
ram[000003f6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003f7] = xxxxxxxx, 00000480, write is 0
ram[000003f8] = xxxxxxxx, 00000480, write is 0
ram[000003f9] = xxxxxxxx, 00000480, write is 0
ram[000003fa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003fb] = xxxxxxxx, 00000480, write is 0
ram[000003fc] = xxxxxxxx, 00000480, write is 0
ram[000003fd] = xxxxxxxx, 00000480, write is 0
ram[000003fe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000003ff] = xxxxxxxx, 00000480, write is 0
ram[00000400] = xxxxxxxx, 00000480, write is 0
ram[00000401] = xxxxxxxx, 00000480, write is 0
ram[00000402] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000403] = xxxxxxxx, 00000480, write is 0
ram[00000404] = xxxxxxxx, 00000480, write is 0
ram[00000405] = xxxxxxxx, 00000480, write is 0
ram[00000406] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000407] = xxxxxxxx, 00000480, write is 0
ram[00000408] = xxxxxxxx, 00000480, write is 0
ram[00000409] = xxxxxxxx, 00000480, write is 0
ram[0000040a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000040b] = xxxxxxxx, 00000480, write is 0
ram[0000040c] = xxxxxxxx, 00000480, write is 0
ram[0000040d] = xxxxxxxx, 00000480, write is 0
ram[0000040e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000040f] = xxxxxxxx, 00000480, write is 0
ram[00000410] = xxxxxxxx, 00000480, write is 0
ram[00000411] = xxxxxxxx, 00000480, write is 0
ram[00000412] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000413] = xxxxxxxx, 00000480, write is 0
ram[00000414] = xxxxxxxx, 00000480, write is 0
ram[00000415] = xxxxxxxx, 00000480, write is 0
ram[00000416] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000417] = xxxxxxxx, 00000480, write is 0
ram[00000418] = xxxxxxxx, 00000480, write is 0
ram[00000419] = xxxxxxxx, 00000480, write is 0
ram[0000041a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000041b] = xxxxxxxx, 00000480, write is 0
ram[0000041c] = xxxxxxxx, 00000480, write is 0
ram[0000041d] = xxxxxxxx, 00000480, write is 0
ram[0000041e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000041f] = xxxxxxxx, 00000480, write is 0
ram[00000420] = xxxxxxxx, 00000480, write is 0
ram[00000421] = xxxxxxxx, 00000480, write is 0
ram[00000422] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000423] = xxxxxxxx, 00000480, write is 0
ram[00000424] = xxxxxxxx, 00000480, write is 0
ram[00000425] = xxxxxxxx, 00000480, write is 0
ram[00000426] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000427] = xxxxxxxx, 00000480, write is 0
ram[00000428] = xxxxxxxx, 00000480, write is 0
ram[00000429] = xxxxxxxx, 00000480, write is 0
ram[0000042a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000042b] = xxxxxxxx, 00000480, write is 0
ram[0000042c] = xxxxxxxx, 00000480, write is 0
ram[0000042d] = xxxxxxxx, 00000480, write is 0
ram[0000042e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000042f] = xxxxxxxx, 00000480, write is 0
ram[00000430] = xxxxxxxx, 00000480, write is 0
ram[00000431] = xxxxxxxx, 00000480, write is 0
ram[00000432] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000433] = xxxxxxxx, 00000480, write is 0
ram[00000434] = xxxxxxxx, 00000480, write is 0
ram[00000435] = xxxxxxxx, 00000480, write is 0
ram[00000436] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000437] = xxxxxxxx, 00000480, write is 0
ram[00000438] = xxxxxxxx, 00000480, write is 0
ram[00000439] = xxxxxxxx, 00000480, write is 0
ram[0000043a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000043b] = xxxxxxxx, 00000480, write is 0
ram[0000043c] = xxxxxxxx, 00000480, write is 0
ram[0000043d] = xxxxxxxx, 00000480, write is 0
ram[0000043e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000043f] = xxxxxxxx, 00000480, write is 0
ram[00000440] = xxxxxxxx, 00000480, write is 0
ram[00000441] = xxxxxxxx, 00000480, write is 0
ram[00000442] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000443] = xxxxxxxx, 00000480, write is 0
ram[00000444] = xxxxxxxx, 00000480, write is 0
ram[00000445] = xxxxxxxx, 00000480, write is 0
ram[00000446] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000447] = xxxxxxxx, 00000480, write is 0
ram[00000448] = xxxxxxxx, 00000480, write is 0
ram[00000449] = xxxxxxxx, 00000480, write is 0
ram[0000044a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000044b] = xxxxxxxx, 00000480, write is 0
ram[0000044c] = xxxxxxxx, 00000480, write is 0
ram[0000044d] = xxxxxxxx, 00000480, write is 0
ram[0000044e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000044f] = xxxxxxxx, 00000480, write is 0
ram[00000450] = xxxxxxxx, 00000480, write is 0
ram[00000451] = xxxxxxxx, 00000480, write is 0
ram[00000452] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000453] = xxxxxxxx, 00000480, write is 0
ram[00000454] = xxxxxxxx, 00000480, write is 0
ram[00000455] = xxxxxxxx, 00000480, write is 0
ram[00000456] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000457] = xxxxxxxx, 00000480, write is 0
ram[00000458] = xxxxxxxx, 00000480, write is 0
ram[00000459] = xxxxxxxx, 00000480, write is 0
ram[0000045a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000045b] = xxxxxxxx, 00000480, write is 0
ram[0000045c] = xxxxxxxx, 00000480, write is 0
ram[0000045d] = xxxxxxxx, 00000480, write is 0
ram[0000045e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000045f] = xxxxxxxx, 00000480, write is 0
ram[00000460] = xxxxxxxx, 00000480, write is 0
ram[00000461] = xxxxxxxx, 00000480, write is 0
ram[00000462] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000463] = xxxxxxxx, 00000480, write is 0
ram[00000464] = xxxxxxxx, 00000480, write is 0
ram[00000465] = xxxxxxxx, 00000480, write is 0
ram[00000466] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000467] = xxxxxxxx, 00000480, write is 0
ram[00000468] = xxxxxxxx, 00000480, write is 0
ram[00000469] = xxxxxxxx, 00000480, write is 0
ram[0000046a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000046b] = xxxxxxxx, 00000480, write is 0
ram[0000046c] = xxxxxxxx, 00000480, write is 0
ram[0000046d] = xxxxxxxx, 00000480, write is 0
ram[0000046e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000046f] = xxxxxxxx, 00000480, write is 0
ram[00000470] = xxxxxxxx, 00000480, write is 0
ram[00000471] = xxxxxxxx, 00000480, write is 0
ram[00000472] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000473] = xxxxxxxx, 00000480, write is 0
ram[00000474] = xxxxxxxx, 00000480, write is 0
ram[00000475] = xxxxxxxx, 00000480, write is 0
ram[00000476] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000477] = xxxxxxxx, 00000480, write is 0
ram[00000478] = xxxxxxxx, 00000480, write is 0
ram[00000479] = xxxxxxxx, 00000480, write is 0
ram[0000047a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000047b] = xxxxxxxx, 00000480, write is 0
ram[0000047c] = xxxxxxxx, 00000480, write is 0
ram[0000047d] = xxxxxxxx, 00000480, write is 0
ram[0000047e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000047f] = xxxxxxxx, 00000480, write is 0
ram[00000480] = xxxxxxxx, 00000480, write is 0
ram[00000481] = xxxxxxxx, 00000480, write is 0
ram[00000482] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000483] = xxxxxxxx, 00000480, write is 0
ram[00000484] = xxxxxxxx, 00000480, write is 0
ram[00000485] = xxxxxxxx, 00000480, write is 0
ram[00000486] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000487] = xxxxxxxx, 00000480, write is 0
ram[00000488] = xxxxxxxx, 00000480, write is 0
ram[00000489] = xxxxxxxx, 00000480, write is 0
ram[0000048a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000048b] = xxxxxxxx, 00000480, write is 0
ram[0000048c] = xxxxxxxx, 00000480, write is 0
ram[0000048d] = xxxxxxxx, 00000480, write is 0
ram[0000048e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000048f] = xxxxxxxx, 00000480, write is 0
ram[00000490] = xxxxxxxx, 00000480, write is 0
ram[00000491] = xxxxxxxx, 00000480, write is 0
ram[00000492] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000493] = xxxxxxxx, 00000480, write is 0
ram[00000494] = xxxxxxxx, 00000480, write is 0
ram[00000495] = xxxxxxxx, 00000480, write is 0
ram[00000496] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000497] = xxxxxxxx, 00000480, write is 0
ram[00000498] = xxxxxxxx, 00000480, write is 0
ram[00000499] = xxxxxxxx, 00000480, write is 0
ram[0000049a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000049b] = xxxxxxxx, 00000480, write is 0
ram[0000049c] = xxxxxxxx, 00000480, write is 0
ram[0000049d] = xxxxxxxx, 00000480, write is 0
ram[0000049e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000049f] = xxxxxxxx, 00000480, write is 0
ram[000004a0] = xxxxxxxx, 00000480, write is 0
ram[000004a1] = xxxxxxxx, 00000480, write is 0
ram[000004a2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004a3] = xxxxxxxx, 00000480, write is 0
ram[000004a4] = xxxxxxxx, 00000480, write is 0
ram[000004a5] = xxxxxxxx, 00000480, write is 0
ram[000004a6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004a7] = xxxxxxxx, 00000480, write is 0
ram[000004a8] = xxxxxxxx, 00000480, write is 0
ram[000004a9] = xxxxxxxx, 00000480, write is 0
ram[000004aa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004ab] = xxxxxxxx, 00000480, write is 0
ram[000004ac] = xxxxxxxx, 00000480, write is 0
ram[000004ad] = xxxxxxxx, 00000480, write is 0
ram[000004ae] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004af] = xxxxxxxx, 00000480, write is 0
ram[000004b0] = xxxxxxxx, 00000480, write is 0
ram[000004b1] = xxxxxxxx, 00000480, write is 0
ram[000004b2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004b3] = xxxxxxxx, 00000480, write is 0
ram[000004b4] = xxxxxxxx, 00000480, write is 0
ram[000004b5] = xxxxxxxx, 00000480, write is 0
ram[000004b6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004b7] = xxxxxxxx, 00000480, write is 0
ram[000004b8] = xxxxxxxx, 00000480, write is 0
ram[000004b9] = xxxxxxxx, 00000480, write is 0
ram[000004ba] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004bb] = xxxxxxxx, 00000480, write is 0
ram[000004bc] = xxxxxxxx, 00000480, write is 0
ram[000004bd] = xxxxxxxx, 00000480, write is 0
ram[000004be] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004bf] = xxxxxxxx, 00000480, write is 0
ram[000004c0] = xxxxxxxx, 00000480, write is 0
ram[000004c1] = xxxxxxxx, 00000480, write is 0
ram[000004c2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004c3] = xxxxxxxx, 00000480, write is 0
ram[000004c4] = xxxxxxxx, 00000480, write is 0
ram[000004c5] = xxxxxxxx, 00000480, write is 0
ram[000004c6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004c7] = xxxxxxxx, 00000480, write is 0
ram[000004c8] = xxxxxxxx, 00000480, write is 0
ram[000004c9] = xxxxxxxx, 00000480, write is 0
ram[000004ca] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004cb] = xxxxxxxx, 00000480, write is 0
ram[000004cc] = xxxxxxxx, 00000480, write is 0
ram[000004cd] = xxxxxxxx, 00000480, write is 0
ram[000004ce] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004cf] = xxxxxxxx, 00000480, write is 0
ram[000004d0] = xxxxxxxx, 00000480, write is 0
ram[000004d1] = xxxxxxxx, 00000480, write is 0
ram[000004d2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004d3] = xxxxxxxx, 00000480, write is 0
ram[000004d4] = xxxxxxxx, 00000480, write is 0
ram[000004d5] = xxxxxxxx, 00000480, write is 0
ram[000004d6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004d7] = xxxxxxxx, 00000480, write is 0
ram[000004d8] = xxxxxxxx, 00000480, write is 0
ram[000004d9] = xxxxxxxx, 00000480, write is 0
ram[000004da] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004db] = xxxxxxxx, 00000480, write is 0
ram[000004dc] = xxxxxxxx, 00000480, write is 0
ram[000004dd] = xxxxxxxx, 00000480, write is 0
ram[000004de] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004df] = xxxxxxxx, 00000480, write is 0
ram[000004e0] = xxxxxxxx, 00000480, write is 0
ram[000004e1] = xxxxxxxx, 00000480, write is 0
ram[000004e2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004e3] = xxxxxxxx, 00000480, write is 0
ram[000004e4] = xxxxxxxx, 00000480, write is 0
ram[000004e5] = xxxxxxxx, 00000480, write is 0
ram[000004e6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004e7] = xxxxxxxx, 00000480, write is 0
ram[000004e8] = xxxxxxxx, 00000480, write is 0
ram[000004e9] = xxxxxxxx, 00000480, write is 0
ram[000004ea] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004eb] = xxxxxxxx, 00000480, write is 0
ram[000004ec] = xxxxxxxx, 00000480, write is 0
ram[000004ed] = xxxxxxxx, 00000480, write is 0
ram[000004ee] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004ef] = xxxxxxxx, 00000480, write is 0
ram[000004f0] = xxxxxxxx, 00000480, write is 0
ram[000004f1] = xxxxxxxx, 00000480, write is 0
ram[000004f2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004f3] = xxxxxxxx, 00000480, write is 0
ram[000004f4] = xxxxxxxx, 00000480, write is 0
ram[000004f5] = xxxxxxxx, 00000480, write is 0
ram[000004f6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004f7] = xxxxxxxx, 00000480, write is 0
ram[000004f8] = xxxxxxxx, 00000480, write is 0
ram[000004f9] = xxxxxxxx, 00000480, write is 0
ram[000004fa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004fb] = xxxxxxxx, 00000480, write is 0
ram[000004fc] = xxxxxxxx, 00000480, write is 0
ram[000004fd] = xxxxxxxx, 00000480, write is 0
ram[000004fe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000004ff] = xxxxxxxx, 00000480, write is 0
ram[00000500] = xxxxxxxx, 00000480, write is 0
ram[00000501] = xxxxxxxx, 00000480, write is 0
ram[00000502] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000503] = xxxxxxxx, 00000480, write is 0
ram[00000504] = xxxxxxxx, 00000480, write is 0
ram[00000505] = xxxxxxxx, 00000480, write is 0
ram[00000506] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000507] = xxxxxxxx, 00000480, write is 0
ram[00000508] = xxxxxxxx, 00000480, write is 0
ram[00000509] = xxxxxxxx, 00000480, write is 0
ram[0000050a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000050b] = xxxxxxxx, 00000480, write is 0
ram[0000050c] = xxxxxxxx, 00000480, write is 0
ram[0000050d] = xxxxxxxx, 00000480, write is 0
ram[0000050e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000050f] = xxxxxxxx, 00000480, write is 0
ram[00000510] = xxxxxxxx, 00000480, write is 0
ram[00000511] = xxxxxxxx, 00000480, write is 0
ram[00000512] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000513] = xxxxxxxx, 00000480, write is 0
ram[00000514] = xxxxxxxx, 00000480, write is 0
ram[00000515] = xxxxxxxx, 00000480, write is 0
ram[00000516] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000517] = xxxxxxxx, 00000480, write is 0
ram[00000518] = xxxxxxxx, 00000480, write is 0
ram[00000519] = xxxxxxxx, 00000480, write is 0
ram[0000051a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000051b] = xxxxxxxx, 00000480, write is 0
ram[0000051c] = xxxxxxxx, 00000480, write is 0
ram[0000051d] = xxxxxxxx, 00000480, write is 0
ram[0000051e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000051f] = xxxxxxxx, 00000480, write is 0
ram[00000520] = xxxxxxxx, 00000480, write is 0
ram[00000521] = xxxxxxxx, 00000480, write is 0
ram[00000522] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000523] = xxxxxxxx, 00000480, write is 0
ram[00000524] = xxxxxxxx, 00000480, write is 0
ram[00000525] = xxxxxxxx, 00000480, write is 0
ram[00000526] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000527] = xxxxxxxx, 00000480, write is 0
ram[00000528] = xxxxxxxx, 00000480, write is 0
ram[00000529] = xxxxxxxx, 00000480, write is 0
ram[0000052a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000052b] = xxxxxxxx, 00000480, write is 0
ram[0000052c] = xxxxxxxx, 00000480, write is 0
ram[0000052d] = xxxxxxxx, 00000480, write is 0
ram[0000052e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000052f] = xxxxxxxx, 00000480, write is 0
ram[00000530] = xxxxxxxx, 00000480, write is 0
ram[00000531] = xxxxxxxx, 00000480, write is 0
ram[00000532] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000533] = xxxxxxxx, 00000480, write is 0
ram[00000534] = xxxxxxxx, 00000480, write is 0
ram[00000535] = xxxxxxxx, 00000480, write is 0
ram[00000536] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000537] = xxxxxxxx, 00000480, write is 0
ram[00000538] = xxxxxxxx, 00000480, write is 0
ram[00000539] = xxxxxxxx, 00000480, write is 0
ram[0000053a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000053b] = xxxxxxxx, 00000480, write is 0
ram[0000053c] = xxxxxxxx, 00000480, write is 0
ram[0000053d] = xxxxxxxx, 00000480, write is 0
ram[0000053e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000053f] = xxxxxxxx, 00000480, write is 0
ram[00000540] = xxxxxxxx, 00000480, write is 0
ram[00000541] = xxxxxxxx, 00000480, write is 0
ram[00000542] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000543] = xxxxxxxx, 00000480, write is 0
ram[00000544] = xxxxxxxx, 00000480, write is 0
ram[00000545] = xxxxxxxx, 00000480, write is 0
ram[00000546] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000547] = xxxxxxxx, 00000480, write is 0
ram[00000548] = xxxxxxxx, 00000480, write is 0
ram[00000549] = xxxxxxxx, 00000480, write is 0
ram[0000054a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000054b] = xxxxxxxx, 00000480, write is 0
ram[0000054c] = xxxxxxxx, 00000480, write is 0
ram[0000054d] = xxxxxxxx, 00000480, write is 0
ram[0000054e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000054f] = xxxxxxxx, 00000480, write is 0
ram[00000550] = xxxxxxxx, 00000480, write is 0
ram[00000551] = xxxxxxxx, 00000480, write is 0
ram[00000552] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000553] = xxxxxxxx, 00000480, write is 0
ram[00000554] = xxxxxxxx, 00000480, write is 0
ram[00000555] = xxxxxxxx, 00000480, write is 0
ram[00000556] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000557] = xxxxxxxx, 00000480, write is 0
ram[00000558] = xxxxxxxx, 00000480, write is 0
ram[00000559] = xxxxxxxx, 00000480, write is 0
ram[0000055a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000055b] = xxxxxxxx, 00000480, write is 0
ram[0000055c] = xxxxxxxx, 00000480, write is 0
ram[0000055d] = xxxxxxxx, 00000480, write is 0
ram[0000055e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000055f] = xxxxxxxx, 00000480, write is 0
ram[00000560] = xxxxxxxx, 00000480, write is 0
ram[00000561] = xxxxxxxx, 00000480, write is 0
ram[00000562] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000563] = xxxxxxxx, 00000480, write is 0
ram[00000564] = xxxxxxxx, 00000480, write is 0
ram[00000565] = xxxxxxxx, 00000480, write is 0
ram[00000566] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000567] = xxxxxxxx, 00000480, write is 0
ram[00000568] = xxxxxxxx, 00000480, write is 0
ram[00000569] = xxxxxxxx, 00000480, write is 0
ram[0000056a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000056b] = xxxxxxxx, 00000480, write is 0
ram[0000056c] = xxxxxxxx, 00000480, write is 0
ram[0000056d] = xxxxxxxx, 00000480, write is 0
ram[0000056e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000056f] = xxxxxxxx, 00000480, write is 0
ram[00000570] = xxxxxxxx, 00000480, write is 0
ram[00000571] = xxxxxxxx, 00000480, write is 0
ram[00000572] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000573] = xxxxxxxx, 00000480, write is 0
ram[00000574] = xxxxxxxx, 00000480, write is 0
ram[00000575] = xxxxxxxx, 00000480, write is 0
ram[00000576] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000577] = xxxxxxxx, 00000480, write is 0
ram[00000578] = xxxxxxxx, 00000480, write is 0
ram[00000579] = xxxxxxxx, 00000480, write is 0
ram[0000057a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000057b] = xxxxxxxx, 00000480, write is 0
ram[0000057c] = xxxxxxxx, 00000480, write is 0
ram[0000057d] = xxxxxxxx, 00000480, write is 0
ram[0000057e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000057f] = xxxxxxxx, 00000480, write is 0
ram[00000580] = xxxxxxxx, 00000480, write is 0
ram[00000581] = xxxxxxxx, 00000480, write is 0
ram[00000582] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000583] = xxxxxxxx, 00000480, write is 0
ram[00000584] = xxxxxxxx, 00000480, write is 0
ram[00000585] = xxxxxxxx, 00000480, write is 0
ram[00000586] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000587] = xxxxxxxx, 00000480, write is 0
ram[00000588] = xxxxxxxx, 00000480, write is 0
ram[00000589] = xxxxxxxx, 00000480, write is 0
ram[0000058a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000058b] = xxxxxxxx, 00000480, write is 0
ram[0000058c] = xxxxxxxx, 00000480, write is 0
ram[0000058d] = xxxxxxxx, 00000480, write is 0
ram[0000058e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000058f] = xxxxxxxx, 00000480, write is 0
ram[00000590] = xxxxxxxx, 00000480, write is 0
ram[00000591] = xxxxxxxx, 00000480, write is 0
ram[00000592] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000593] = xxxxxxxx, 00000480, write is 0
ram[00000594] = xxxxxxxx, 00000480, write is 0
ram[00000595] = xxxxxxxx, 00000480, write is 0
ram[00000596] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000597] = xxxxxxxx, 00000480, write is 0
ram[00000598] = xxxxxxxx, 00000480, write is 0
ram[00000599] = xxxxxxxx, 00000480, write is 0
ram[0000059a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000059b] = xxxxxxxx, 00000480, write is 0
ram[0000059c] = xxxxxxxx, 00000480, write is 0
ram[0000059d] = xxxxxxxx, 00000480, write is 0
ram[0000059e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000059f] = xxxxxxxx, 00000480, write is 0
ram[000005a0] = xxxxxxxx, 00000480, write is 0
ram[000005a1] = xxxxxxxx, 00000480, write is 0
ram[000005a2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005a3] = xxxxxxxx, 00000480, write is 0
ram[000005a4] = xxxxxxxx, 00000480, write is 0
ram[000005a5] = xxxxxxxx, 00000480, write is 0
ram[000005a6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005a7] = xxxxxxxx, 00000480, write is 0
ram[000005a8] = xxxxxxxx, 00000480, write is 0
ram[000005a9] = xxxxxxxx, 00000480, write is 0
ram[000005aa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005ab] = xxxxxxxx, 00000480, write is 0
ram[000005ac] = xxxxxxxx, 00000480, write is 0
ram[000005ad] = xxxxxxxx, 00000480, write is 0
ram[000005ae] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005af] = xxxxxxxx, 00000480, write is 0
ram[000005b0] = xxxxxxxx, 00000480, write is 0
ram[000005b1] = xxxxxxxx, 00000480, write is 0
ram[000005b2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005b3] = xxxxxxxx, 00000480, write is 0
ram[000005b4] = xxxxxxxx, 00000480, write is 0
ram[000005b5] = xxxxxxxx, 00000480, write is 0
ram[000005b6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005b7] = xxxxxxxx, 00000480, write is 0
ram[000005b8] = xxxxxxxx, 00000480, write is 0
ram[000005b9] = xxxxxxxx, 00000480, write is 0
ram[000005ba] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005bb] = xxxxxxxx, 00000480, write is 0
ram[000005bc] = xxxxxxxx, 00000480, write is 0
ram[000005bd] = xxxxxxxx, 00000480, write is 0
ram[000005be] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005bf] = xxxxxxxx, 00000480, write is 0
ram[000005c0] = xxxxxxxx, 00000480, write is 0
ram[000005c1] = xxxxxxxx, 00000480, write is 0
ram[000005c2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005c3] = xxxxxxxx, 00000480, write is 0
ram[000005c4] = xxxxxxxx, 00000480, write is 0
ram[000005c5] = xxxxxxxx, 00000480, write is 0
ram[000005c6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005c7] = xxxxxxxx, 00000480, write is 0
ram[000005c8] = xxxxxxxx, 00000480, write is 0
ram[000005c9] = xxxxxxxx, 00000480, write is 0
ram[000005ca] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005cb] = xxxxxxxx, 00000480, write is 0
ram[000005cc] = xxxxxxxx, 00000480, write is 0
ram[000005cd] = xxxxxxxx, 00000480, write is 0
ram[000005ce] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005cf] = xxxxxxxx, 00000480, write is 0
ram[000005d0] = xxxxxxxx, 00000480, write is 0
ram[000005d1] = xxxxxxxx, 00000480, write is 0
ram[000005d2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005d3] = xxxxxxxx, 00000480, write is 0
ram[000005d4] = xxxxxxxx, 00000480, write is 0
ram[000005d5] = xxxxxxxx, 00000480, write is 0
ram[000005d6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005d7] = xxxxxxxx, 00000480, write is 0
ram[000005d8] = xxxxxxxx, 00000480, write is 0
ram[000005d9] = xxxxxxxx, 00000480, write is 0
ram[000005da] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005db] = xxxxxxxx, 00000480, write is 0
ram[000005dc] = xxxxxxxx, 00000480, write is 0
ram[000005dd] = xxxxxxxx, 00000480, write is 0
ram[000005de] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005df] = xxxxxxxx, 00000480, write is 0
ram[000005e0] = xxxxxxxx, 00000480, write is 0
ram[000005e1] = xxxxxxxx, 00000480, write is 0
ram[000005e2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005e3] = xxxxxxxx, 00000480, write is 0
ram[000005e4] = xxxxxxxx, 00000480, write is 0
ram[000005e5] = xxxxxxxx, 00000480, write is 0
ram[000005e6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005e7] = xxxxxxxx, 00000480, write is 0
ram[000005e8] = xxxxxxxx, 00000480, write is 0
ram[000005e9] = xxxxxxxx, 00000480, write is 0
ram[000005ea] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005eb] = xxxxxxxx, 00000480, write is 0
ram[000005ec] = xxxxxxxx, 00000480, write is 0
ram[000005ed] = xxxxxxxx, 00000480, write is 0
ram[000005ee] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005ef] = xxxxxxxx, 00000480, write is 0
ram[000005f0] = xxxxxxxx, 00000480, write is 0
ram[000005f1] = xxxxxxxx, 00000480, write is 0
ram[000005f2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005f3] = xxxxxxxx, 00000480, write is 0
ram[000005f4] = xxxxxxxx, 00000480, write is 0
ram[000005f5] = xxxxxxxx, 00000480, write is 0
ram[000005f6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005f7] = xxxxxxxx, 00000480, write is 0
ram[000005f8] = xxxxxxxx, 00000480, write is 0
ram[000005f9] = xxxxxxxx, 00000480, write is 0
ram[000005fa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005fb] = xxxxxxxx, 00000480, write is 0
ram[000005fc] = xxxxxxxx, 00000480, write is 0
ram[000005fd] = xxxxxxxx, 00000480, write is 0
ram[000005fe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000005ff] = xxxxxxxx, 00000480, write is 0
ram[00000600] = xxxxxxxx, 00000480, write is 0
ram[00000601] = xxxxxxxx, 00000480, write is 0
ram[00000602] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000603] = xxxxxxxx, 00000480, write is 0
ram[00000604] = xxxxxxxx, 00000480, write is 0
ram[00000605] = xxxxxxxx, 00000480, write is 0
ram[00000606] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000607] = xxxxxxxx, 00000480, write is 0
ram[00000608] = xxxxxxxx, 00000480, write is 0
ram[00000609] = xxxxxxxx, 00000480, write is 0
ram[0000060a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000060b] = xxxxxxxx, 00000480, write is 0
ram[0000060c] = xxxxxxxx, 00000480, write is 0
ram[0000060d] = xxxxxxxx, 00000480, write is 0
ram[0000060e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000060f] = xxxxxxxx, 00000480, write is 0
ram[00000610] = xxxxxxxx, 00000480, write is 0
ram[00000611] = xxxxxxxx, 00000480, write is 0
ram[00000612] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000613] = xxxxxxxx, 00000480, write is 0
ram[00000614] = xxxxxxxx, 00000480, write is 0
ram[00000615] = xxxxxxxx, 00000480, write is 0
ram[00000616] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000617] = xxxxxxxx, 00000480, write is 0
ram[00000618] = xxxxxxxx, 00000480, write is 0
ram[00000619] = xxxxxxxx, 00000480, write is 0
ram[0000061a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000061b] = xxxxxxxx, 00000480, write is 0
ram[0000061c] = xxxxxxxx, 00000480, write is 0
ram[0000061d] = xxxxxxxx, 00000480, write is 0
ram[0000061e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000061f] = xxxxxxxx, 00000480, write is 0
ram[00000620] = xxxxxxxx, 00000480, write is 0
ram[00000621] = xxxxxxxx, 00000480, write is 0
ram[00000622] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000623] = xxxxxxxx, 00000480, write is 0
ram[00000624] = xxxxxxxx, 00000480, write is 0
ram[00000625] = xxxxxxxx, 00000480, write is 0
ram[00000626] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000627] = xxxxxxxx, 00000480, write is 0
ram[00000628] = xxxxxxxx, 00000480, write is 0
ram[00000629] = xxxxxxxx, 00000480, write is 0
ram[0000062a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000062b] = xxxxxxxx, 00000480, write is 0
ram[0000062c] = xxxxxxxx, 00000480, write is 0
ram[0000062d] = xxxxxxxx, 00000480, write is 0
ram[0000062e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000062f] = xxxxxxxx, 00000480, write is 0
ram[00000630] = xxxxxxxx, 00000480, write is 0
ram[00000631] = xxxxxxxx, 00000480, write is 0
ram[00000632] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000633] = xxxxxxxx, 00000480, write is 0
ram[00000634] = xxxxxxxx, 00000480, write is 0
ram[00000635] = xxxxxxxx, 00000480, write is 0
ram[00000636] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000637] = xxxxxxxx, 00000480, write is 0
ram[00000638] = xxxxxxxx, 00000480, write is 0
ram[00000639] = xxxxxxxx, 00000480, write is 0
ram[0000063a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000063b] = xxxxxxxx, 00000480, write is 0
ram[0000063c] = xxxxxxxx, 00000480, write is 0
ram[0000063d] = xxxxxxxx, 00000480, write is 0
ram[0000063e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000063f] = xxxxxxxx, 00000480, write is 0
ram[00000640] = xxxxxxxx, 00000480, write is 0
ram[00000641] = xxxxxxxx, 00000480, write is 0
ram[00000642] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000643] = xxxxxxxx, 00000480, write is 0
ram[00000644] = xxxxxxxx, 00000480, write is 0
ram[00000645] = xxxxxxxx, 00000480, write is 0
ram[00000646] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000647] = xxxxxxxx, 00000480, write is 0
ram[00000648] = xxxxxxxx, 00000480, write is 0
ram[00000649] = xxxxxxxx, 00000480, write is 0
ram[0000064a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000064b] = xxxxxxxx, 00000480, write is 0
ram[0000064c] = xxxxxxxx, 00000480, write is 0
ram[0000064d] = xxxxxxxx, 00000480, write is 0
ram[0000064e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000064f] = xxxxxxxx, 00000480, write is 0
ram[00000650] = xxxxxxxx, 00000480, write is 0
ram[00000651] = xxxxxxxx, 00000480, write is 0
ram[00000652] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000653] = xxxxxxxx, 00000480, write is 0
ram[00000654] = xxxxxxxx, 00000480, write is 0
ram[00000655] = xxxxxxxx, 00000480, write is 0
ram[00000656] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000657] = xxxxxxxx, 00000480, write is 0
ram[00000658] = xxxxxxxx, 00000480, write is 0
ram[00000659] = xxxxxxxx, 00000480, write is 0
ram[0000065a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000065b] = xxxxxxxx, 00000480, write is 0
ram[0000065c] = xxxxxxxx, 00000480, write is 0
ram[0000065d] = xxxxxxxx, 00000480, write is 0
ram[0000065e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000065f] = xxxxxxxx, 00000480, write is 0
ram[00000660] = xxxxxxxx, 00000480, write is 0
ram[00000661] = xxxxxxxx, 00000480, write is 0
ram[00000662] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000663] = xxxxxxxx, 00000480, write is 0
ram[00000664] = xxxxxxxx, 00000480, write is 0
ram[00000665] = xxxxxxxx, 00000480, write is 0
ram[00000666] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000667] = xxxxxxxx, 00000480, write is 0
ram[00000668] = xxxxxxxx, 00000480, write is 0
ram[00000669] = xxxxxxxx, 00000480, write is 0
ram[0000066a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000066b] = xxxxxxxx, 00000480, write is 0
ram[0000066c] = xxxxxxxx, 00000480, write is 0
ram[0000066d] = xxxxxxxx, 00000480, write is 0
ram[0000066e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000066f] = xxxxxxxx, 00000480, write is 0
ram[00000670] = xxxxxxxx, 00000480, write is 0
ram[00000671] = xxxxxxxx, 00000480, write is 0
ram[00000672] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000673] = xxxxxxxx, 00000480, write is 0
ram[00000674] = xxxxxxxx, 00000480, write is 0
ram[00000675] = xxxxxxxx, 00000480, write is 0
ram[00000676] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000677] = xxxxxxxx, 00000480, write is 0
ram[00000678] = xxxxxxxx, 00000480, write is 0
ram[00000679] = xxxxxxxx, 00000480, write is 0
ram[0000067a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000067b] = xxxxxxxx, 00000480, write is 0
ram[0000067c] = xxxxxxxx, 00000480, write is 0
ram[0000067d] = xxxxxxxx, 00000480, write is 0
ram[0000067e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000067f] = xxxxxxxx, 00000480, write is 0
ram[00000680] = xxxxxxxx, 00000480, write is 0
ram[00000681] = xxxxxxxx, 00000480, write is 0
ram[00000682] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000683] = xxxxxxxx, 00000480, write is 0
ram[00000684] = xxxxxxxx, 00000480, write is 0
ram[00000685] = xxxxxxxx, 00000480, write is 0
ram[00000686] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000687] = xxxxxxxx, 00000480, write is 0
ram[00000688] = xxxxxxxx, 00000480, write is 0
ram[00000689] = xxxxxxxx, 00000480, write is 0
ram[0000068a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000068b] = xxxxxxxx, 00000480, write is 0
ram[0000068c] = xxxxxxxx, 00000480, write is 0
ram[0000068d] = xxxxxxxx, 00000480, write is 0
ram[0000068e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000068f] = xxxxxxxx, 00000480, write is 0
ram[00000690] = xxxxxxxx, 00000480, write is 0
ram[00000691] = xxxxxxxx, 00000480, write is 0
ram[00000692] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000693] = xxxxxxxx, 00000480, write is 0
ram[00000694] = xxxxxxxx, 00000480, write is 0
ram[00000695] = xxxxxxxx, 00000480, write is 0
ram[00000696] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000697] = xxxxxxxx, 00000480, write is 0
ram[00000698] = xxxxxxxx, 00000480, write is 0
ram[00000699] = xxxxxxxx, 00000480, write is 0
ram[0000069a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000069b] = xxxxxxxx, 00000480, write is 0
ram[0000069c] = xxxxxxxx, 00000480, write is 0
ram[0000069d] = xxxxxxxx, 00000480, write is 0
ram[0000069e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000069f] = xxxxxxxx, 00000480, write is 0
ram[000006a0] = xxxxxxxx, 00000480, write is 0
ram[000006a1] = xxxxxxxx, 00000480, write is 0
ram[000006a2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006a3] = xxxxxxxx, 00000480, write is 0
ram[000006a4] = xxxxxxxx, 00000480, write is 0
ram[000006a5] = xxxxxxxx, 00000480, write is 0
ram[000006a6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006a7] = xxxxxxxx, 00000480, write is 0
ram[000006a8] = xxxxxxxx, 00000480, write is 0
ram[000006a9] = xxxxxxxx, 00000480, write is 0
ram[000006aa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006ab] = xxxxxxxx, 00000480, write is 0
ram[000006ac] = xxxxxxxx, 00000480, write is 0
ram[000006ad] = xxxxxxxx, 00000480, write is 0
ram[000006ae] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006af] = xxxxxxxx, 00000480, write is 0
ram[000006b0] = xxxxxxxx, 00000480, write is 0
ram[000006b1] = xxxxxxxx, 00000480, write is 0
ram[000006b2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006b3] = xxxxxxxx, 00000480, write is 0
ram[000006b4] = xxxxxxxx, 00000480, write is 0
ram[000006b5] = xxxxxxxx, 00000480, write is 0
ram[000006b6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006b7] = xxxxxxxx, 00000480, write is 0
ram[000006b8] = xxxxxxxx, 00000480, write is 0
ram[000006b9] = xxxxxxxx, 00000480, write is 0
ram[000006ba] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006bb] = xxxxxxxx, 00000480, write is 0
ram[000006bc] = xxxxxxxx, 00000480, write is 0
ram[000006bd] = xxxxxxxx, 00000480, write is 0
ram[000006be] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006bf] = xxxxxxxx, 00000480, write is 0
ram[000006c0] = xxxxxxxx, 00000480, write is 0
ram[000006c1] = xxxxxxxx, 00000480, write is 0
ram[000006c2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006c3] = xxxxxxxx, 00000480, write is 0
ram[000006c4] = xxxxxxxx, 00000480, write is 0
ram[000006c5] = xxxxxxxx, 00000480, write is 0
ram[000006c6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006c7] = xxxxxxxx, 00000480, write is 0
ram[000006c8] = xxxxxxxx, 00000480, write is 0
ram[000006c9] = xxxxxxxx, 00000480, write is 0
ram[000006ca] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006cb] = xxxxxxxx, 00000480, write is 0
ram[000006cc] = xxxxxxxx, 00000480, write is 0
ram[000006cd] = xxxxxxxx, 00000480, write is 0
ram[000006ce] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006cf] = xxxxxxxx, 00000480, write is 0
ram[000006d0] = xxxxxxxx, 00000480, write is 0
ram[000006d1] = xxxxxxxx, 00000480, write is 0
ram[000006d2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006d3] = xxxxxxxx, 00000480, write is 0
ram[000006d4] = xxxxxxxx, 00000480, write is 0
ram[000006d5] = xxxxxxxx, 00000480, write is 0
ram[000006d6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006d7] = xxxxxxxx, 00000480, write is 0
ram[000006d8] = xxxxxxxx, 00000480, write is 0
ram[000006d9] = xxxxxxxx, 00000480, write is 0
ram[000006da] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006db] = xxxxxxxx, 00000480, write is 0
ram[000006dc] = xxxxxxxx, 00000480, write is 0
ram[000006dd] = xxxxxxxx, 00000480, write is 0
ram[000006de] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006df] = xxxxxxxx, 00000480, write is 0
ram[000006e0] = xxxxxxxx, 00000480, write is 0
ram[000006e1] = xxxxxxxx, 00000480, write is 0
ram[000006e2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006e3] = xxxxxxxx, 00000480, write is 0
ram[000006e4] = xxxxxxxx, 00000480, write is 0
ram[000006e5] = xxxxxxxx, 00000480, write is 0
ram[000006e6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006e7] = xxxxxxxx, 00000480, write is 0
ram[000006e8] = xxxxxxxx, 00000480, write is 0
ram[000006e9] = xxxxxxxx, 00000480, write is 0
ram[000006ea] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006eb] = xxxxxxxx, 00000480, write is 0
ram[000006ec] = xxxxxxxx, 00000480, write is 0
ram[000006ed] = xxxxxxxx, 00000480, write is 0
ram[000006ee] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006ef] = xxxxxxxx, 00000480, write is 0
ram[000006f0] = xxxxxxxx, 00000480, write is 0
ram[000006f1] = xxxxxxxx, 00000480, write is 0
ram[000006f2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006f3] = xxxxxxxx, 00000480, write is 0
ram[000006f4] = xxxxxxxx, 00000480, write is 0
ram[000006f5] = xxxxxxxx, 00000480, write is 0
ram[000006f6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006f7] = xxxxxxxx, 00000480, write is 0
ram[000006f8] = xxxxxxxx, 00000480, write is 0
ram[000006f9] = xxxxxxxx, 00000480, write is 0
ram[000006fa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006fb] = xxxxxxxx, 00000480, write is 0
ram[000006fc] = xxxxxxxx, 00000480, write is 0
ram[000006fd] = xxxxxxxx, 00000480, write is 0
ram[000006fe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000006ff] = xxxxxxxx, 00000480, write is 0
ram[00000700] = xxxxxxxx, 00000480, write is 0
ram[00000701] = xxxxxxxx, 00000480, write is 0
ram[00000702] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000703] = xxxxxxxx, 00000480, write is 0
ram[00000704] = xxxxxxxx, 00000480, write is 0
ram[00000705] = xxxxxxxx, 00000480, write is 0
ram[00000706] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000707] = xxxxxxxx, 00000480, write is 0
ram[00000708] = xxxxxxxx, 00000480, write is 0
ram[00000709] = xxxxxxxx, 00000480, write is 0
ram[0000070a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000070b] = xxxxxxxx, 00000480, write is 0
ram[0000070c] = xxxxxxxx, 00000480, write is 0
ram[0000070d] = xxxxxxxx, 00000480, write is 0
ram[0000070e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000070f] = xxxxxxxx, 00000480, write is 0
ram[00000710] = xxxxxxxx, 00000480, write is 0
ram[00000711] = xxxxxxxx, 00000480, write is 0
ram[00000712] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000713] = xxxxxxxx, 00000480, write is 0
ram[00000714] = xxxxxxxx, 00000480, write is 0
ram[00000715] = xxxxxxxx, 00000480, write is 0
ram[00000716] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000717] = xxxxxxxx, 00000480, write is 0
ram[00000718] = xxxxxxxx, 00000480, write is 0
ram[00000719] = xxxxxxxx, 00000480, write is 0
ram[0000071a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000071b] = xxxxxxxx, 00000480, write is 0
ram[0000071c] = xxxxxxxx, 00000480, write is 0
ram[0000071d] = xxxxxxxx, 00000480, write is 0
ram[0000071e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000071f] = xxxxxxxx, 00000480, write is 0
ram[00000720] = xxxxxxxx, 00000480, write is 0
ram[00000721] = xxxxxxxx, 00000480, write is 0
ram[00000722] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000723] = xxxxxxxx, 00000480, write is 0
ram[00000724] = xxxxxxxx, 00000480, write is 0
ram[00000725] = xxxxxxxx, 00000480, write is 0
ram[00000726] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000727] = xxxxxxxx, 00000480, write is 0
ram[00000728] = xxxxxxxx, 00000480, write is 0
ram[00000729] = xxxxxxxx, 00000480, write is 0
ram[0000072a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000072b] = xxxxxxxx, 00000480, write is 0
ram[0000072c] = xxxxxxxx, 00000480, write is 0
ram[0000072d] = xxxxxxxx, 00000480, write is 0
ram[0000072e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000072f] = xxxxxxxx, 00000480, write is 0
ram[00000730] = xxxxxxxx, 00000480, write is 0
ram[00000731] = xxxxxxxx, 00000480, write is 0
ram[00000732] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000733] = xxxxxxxx, 00000480, write is 0
ram[00000734] = xxxxxxxx, 00000480, write is 0
ram[00000735] = xxxxxxxx, 00000480, write is 0
ram[00000736] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000737] = xxxxxxxx, 00000480, write is 0
ram[00000738] = xxxxxxxx, 00000480, write is 0
ram[00000739] = xxxxxxxx, 00000480, write is 0
ram[0000073a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000073b] = xxxxxxxx, 00000480, write is 0
ram[0000073c] = xxxxxxxx, 00000480, write is 0
ram[0000073d] = xxxxxxxx, 00000480, write is 0
ram[0000073e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000073f] = xxxxxxxx, 00000480, write is 0
ram[00000740] = xxxxxxxx, 00000480, write is 0
ram[00000741] = xxxxxxxx, 00000480, write is 0
ram[00000742] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000743] = xxxxxxxx, 00000480, write is 0
ram[00000744] = xxxxxxxx, 00000480, write is 0
ram[00000745] = xxxxxxxx, 00000480, write is 0
ram[00000746] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000747] = xxxxxxxx, 00000480, write is 0
ram[00000748] = xxxxxxxx, 00000480, write is 0
ram[00000749] = xxxxxxxx, 00000480, write is 0
ram[0000074a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000074b] = xxxxxxxx, 00000480, write is 0
ram[0000074c] = xxxxxxxx, 00000480, write is 0
ram[0000074d] = xxxxxxxx, 00000480, write is 0
ram[0000074e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000074f] = xxxxxxxx, 00000480, write is 0
ram[00000750] = xxxxxxxx, 00000480, write is 0
ram[00000751] = xxxxxxxx, 00000480, write is 0
ram[00000752] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000753] = xxxxxxxx, 00000480, write is 0
ram[00000754] = xxxxxxxx, 00000480, write is 0
ram[00000755] = xxxxxxxx, 00000480, write is 0
ram[00000756] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000757] = xxxxxxxx, 00000480, write is 0
ram[00000758] = xxxxxxxx, 00000480, write is 0
ram[00000759] = xxxxxxxx, 00000480, write is 0
ram[0000075a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000075b] = xxxxxxxx, 00000480, write is 0
ram[0000075c] = xxxxxxxx, 00000480, write is 0
ram[0000075d] = xxxxxxxx, 00000480, write is 0
ram[0000075e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000075f] = xxxxxxxx, 00000480, write is 0
ram[00000760] = xxxxxxxx, 00000480, write is 0
ram[00000761] = xxxxxxxx, 00000480, write is 0
ram[00000762] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000763] = xxxxxxxx, 00000480, write is 0
ram[00000764] = xxxxxxxx, 00000480, write is 0
ram[00000765] = xxxxxxxx, 00000480, write is 0
ram[00000766] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000767] = xxxxxxxx, 00000480, write is 0
ram[00000768] = xxxxxxxx, 00000480, write is 0
ram[00000769] = xxxxxxxx, 00000480, write is 0
ram[0000076a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000076b] = xxxxxxxx, 00000480, write is 0
ram[0000076c] = xxxxxxxx, 00000480, write is 0
ram[0000076d] = xxxxxxxx, 00000480, write is 0
ram[0000076e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000076f] = xxxxxxxx, 00000480, write is 0
ram[00000770] = xxxxxxxx, 00000480, write is 0
ram[00000771] = xxxxxxxx, 00000480, write is 0
ram[00000772] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000773] = xxxxxxxx, 00000480, write is 0
ram[00000774] = xxxxxxxx, 00000480, write is 0
ram[00000775] = xxxxxxxx, 00000480, write is 0
ram[00000776] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000777] = xxxxxxxx, 00000480, write is 0
ram[00000778] = xxxxxxxx, 00000480, write is 0
ram[00000779] = xxxxxxxx, 00000480, write is 0
ram[0000077a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000077b] = xxxxxxxx, 00000480, write is 0
ram[0000077c] = xxxxxxxx, 00000480, write is 0
ram[0000077d] = xxxxxxxx, 00000480, write is 0
ram[0000077e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000077f] = xxxxxxxx, 00000480, write is 0
ram[00000780] = xxxxxxxx, 00000480, write is 0
ram[00000781] = xxxxxxxx, 00000480, write is 0
ram[00000782] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000783] = xxxxxxxx, 00000480, write is 0
ram[00000784] = xxxxxxxx, 00000480, write is 0
ram[00000785] = xxxxxxxx, 00000480, write is 0
ram[00000786] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000787] = xxxxxxxx, 00000480, write is 0
ram[00000788] = xxxxxxxx, 00000480, write is 0
ram[00000789] = xxxxxxxx, 00000480, write is 0
ram[0000078a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000078b] = xxxxxxxx, 00000480, write is 0
ram[0000078c] = xxxxxxxx, 00000480, write is 0
ram[0000078d] = xxxxxxxx, 00000480, write is 0
ram[0000078e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000078f] = xxxxxxxx, 00000480, write is 0
ram[00000790] = xxxxxxxx, 00000480, write is 0
ram[00000791] = xxxxxxxx, 00000480, write is 0
ram[00000792] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000793] = xxxxxxxx, 00000480, write is 0
ram[00000794] = xxxxxxxx, 00000480, write is 0
ram[00000795] = xxxxxxxx, 00000480, write is 0
ram[00000796] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000797] = xxxxxxxx, 00000480, write is 0
ram[00000798] = xxxxxxxx, 00000480, write is 0
ram[00000799] = xxxxxxxx, 00000480, write is 0
ram[0000079a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000079b] = xxxxxxxx, 00000480, write is 0
ram[0000079c] = xxxxxxxx, 00000480, write is 0
ram[0000079d] = xxxxxxxx, 00000480, write is 0
ram[0000079e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000079f] = xxxxxxxx, 00000480, write is 0
ram[000007a0] = xxxxxxxx, 00000480, write is 0
ram[000007a1] = xxxxxxxx, 00000480, write is 0
ram[000007a2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007a3] = xxxxxxxx, 00000480, write is 0
ram[000007a4] = xxxxxxxx, 00000480, write is 0
ram[000007a5] = xxxxxxxx, 00000480, write is 0
ram[000007a6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007a7] = xxxxxxxx, 00000480, write is 0
ram[000007a8] = xxxxxxxx, 00000480, write is 0
ram[000007a9] = xxxxxxxx, 00000480, write is 0
ram[000007aa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007ab] = xxxxxxxx, 00000480, write is 0
ram[000007ac] = xxxxxxxx, 00000480, write is 0
ram[000007ad] = xxxxxxxx, 00000480, write is 0
ram[000007ae] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007af] = xxxxxxxx, 00000480, write is 0
ram[000007b0] = xxxxxxxx, 00000480, write is 0
ram[000007b1] = xxxxxxxx, 00000480, write is 0
ram[000007b2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007b3] = xxxxxxxx, 00000480, write is 0
ram[000007b4] = xxxxxxxx, 00000480, write is 0
ram[000007b5] = xxxxxxxx, 00000480, write is 0
ram[000007b6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007b7] = xxxxxxxx, 00000480, write is 0
ram[000007b8] = xxxxxxxx, 00000480, write is 0
ram[000007b9] = xxxxxxxx, 00000480, write is 0
ram[000007ba] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007bb] = xxxxxxxx, 00000480, write is 0
ram[000007bc] = xxxxxxxx, 00000480, write is 0
ram[000007bd] = xxxxxxxx, 00000480, write is 0
ram[000007be] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007bf] = xxxxxxxx, 00000480, write is 0
ram[000007c0] = xxxxxxxx, 00000480, write is 0
ram[000007c1] = xxxxxxxx, 00000480, write is 0
ram[000007c2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007c3] = xxxxxxxx, 00000480, write is 0
ram[000007c4] = xxxxxxxx, 00000480, write is 0
ram[000007c5] = xxxxxxxx, 00000480, write is 0
ram[000007c6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007c7] = xxxxxxxx, 00000480, write is 0
ram[000007c8] = xxxxxxxx, 00000480, write is 0
ram[000007c9] = xxxxxxxx, 00000480, write is 0
ram[000007ca] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007cb] = xxxxxxxx, 00000480, write is 0
ram[000007cc] = xxxxxxxx, 00000480, write is 0
ram[000007cd] = xxxxxxxx, 00000480, write is 0
ram[000007ce] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007cf] = xxxxxxxx, 00000480, write is 0
ram[000007d0] = xxxxxxxx, 00000480, write is 0
ram[000007d1] = xxxxxxxx, 00000480, write is 0
ram[000007d2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007d3] = xxxxxxxx, 00000480, write is 0
ram[000007d4] = xxxxxxxx, 00000480, write is 0
ram[000007d5] = xxxxxxxx, 00000480, write is 0
ram[000007d6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007d7] = xxxxxxxx, 00000480, write is 0
ram[000007d8] = xxxxxxxx, 00000480, write is 0
ram[000007d9] = xxxxxxxx, 00000480, write is 0
ram[000007da] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007db] = xxxxxxxx, 00000480, write is 0
ram[000007dc] = xxxxxxxx, 00000480, write is 0
ram[000007dd] = xxxxxxxx, 00000480, write is 0
ram[000007de] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007df] = xxxxxxxx, 00000480, write is 0
ram[000007e0] = xxxxxxxx, 00000480, write is 0
ram[000007e1] = xxxxxxxx, 00000480, write is 0
ram[000007e2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007e3] = xxxxxxxx, 00000480, write is 0
ram[000007e4] = xxxxxxxx, 00000480, write is 0
ram[000007e5] = xxxxxxxx, 00000480, write is 0
ram[000007e6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007e7] = xxxxxxxx, 00000480, write is 0
ram[000007e8] = xxxxxxxx, 00000480, write is 0
ram[000007e9] = xxxxxxxx, 00000480, write is 0
ram[000007ea] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007eb] = xxxxxxxx, 00000480, write is 0
ram[000007ec] = xxxxxxxx, 00000480, write is 0
ram[000007ed] = xxxxxxxx, 00000480, write is 0
ram[000007ee] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007ef] = xxxxxxxx, 00000480, write is 0
ram[000007f0] = xxxxxxxx, 00000480, write is 0
ram[000007f1] = xxxxxxxx, 00000480, write is 0
ram[000007f2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007f3] = xxxxxxxx, 00000480, write is 0
ram[000007f4] = xxxxxxxx, 00000480, write is 0
ram[000007f5] = xxxxxxxx, 00000480, write is 0
ram[000007f6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007f7] = xxxxxxxx, 00000480, write is 0
ram[000007f8] = xxxxxxxx, 00000480, write is 0
ram[000007f9] = xxxxxxxx, 00000480, write is 0
ram[000007fa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007fb] = xxxxxxxx, 00000480, write is 0
ram[000007fc] = xxxxxxxx, 00000480, write is 0
ram[000007fd] = xxxxxxxx, 00000480, write is 0
ram[000007fe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000007ff] = xxxxxxxx, 00000480, write is 0
ram[00000800] = xxxxxxxx, 00000480, write is 0
ram[00000801] = xxxxxxxx, 00000480, write is 0
ram[00000802] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000803] = xxxxxxxx, 00000480, write is 0
ram[00000804] = xxxxxxxx, 00000480, write is 0
ram[00000805] = xxxxxxxx, 00000480, write is 0
ram[00000806] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000807] = xxxxxxxx, 00000480, write is 0
ram[00000808] = xxxxxxxx, 00000480, write is 0
ram[00000809] = xxxxxxxx, 00000480, write is 0
ram[0000080a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000080b] = xxxxxxxx, 00000480, write is 0
ram[0000080c] = xxxxxxxx, 00000480, write is 0
ram[0000080d] = xxxxxxxx, 00000480, write is 0
ram[0000080e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000080f] = xxxxxxxx, 00000480, write is 0
ram[00000810] = xxxxxxxx, 00000480, write is 0
ram[00000811] = xxxxxxxx, 00000480, write is 0
ram[00000812] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000813] = xxxxxxxx, 00000480, write is 0
ram[00000814] = xxxxxxxx, 00000480, write is 0
ram[00000815] = xxxxxxxx, 00000480, write is 0
ram[00000816] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000817] = xxxxxxxx, 00000480, write is 0
ram[00000818] = xxxxxxxx, 00000480, write is 0
ram[00000819] = xxxxxxxx, 00000480, write is 0
ram[0000081a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000081b] = xxxxxxxx, 00000480, write is 0
ram[0000081c] = xxxxxxxx, 00000480, write is 0
ram[0000081d] = xxxxxxxx, 00000480, write is 0
ram[0000081e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000081f] = xxxxxxxx, 00000480, write is 0
ram[00000820] = xxxxxxxx, 00000480, write is 0
ram[00000821] = xxxxxxxx, 00000480, write is 0
ram[00000822] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000823] = xxxxxxxx, 00000480, write is 0
ram[00000824] = xxxxxxxx, 00000480, write is 0
ram[00000825] = xxxxxxxx, 00000480, write is 0
ram[00000826] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000827] = xxxxxxxx, 00000480, write is 0
ram[00000828] = xxxxxxxx, 00000480, write is 0
ram[00000829] = xxxxxxxx, 00000480, write is 0
ram[0000082a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000082b] = xxxxxxxx, 00000480, write is 0
ram[0000082c] = xxxxxxxx, 00000480, write is 0
ram[0000082d] = xxxxxxxx, 00000480, write is 0
ram[0000082e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000082f] = xxxxxxxx, 00000480, write is 0
ram[00000830] = xxxxxxxx, 00000480, write is 0
ram[00000831] = xxxxxxxx, 00000480, write is 0
ram[00000832] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000833] = xxxxxxxx, 00000480, write is 0
ram[00000834] = xxxxxxxx, 00000480, write is 0
ram[00000835] = xxxxxxxx, 00000480, write is 0
ram[00000836] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000837] = xxxxxxxx, 00000480, write is 0
ram[00000838] = xxxxxxxx, 00000480, write is 0
ram[00000839] = xxxxxxxx, 00000480, write is 0
ram[0000083a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000083b] = xxxxxxxx, 00000480, write is 0
ram[0000083c] = xxxxxxxx, 00000480, write is 0
ram[0000083d] = xxxxxxxx, 00000480, write is 0
ram[0000083e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000083f] = xxxxxxxx, 00000480, write is 0
ram[00000840] = xxxxxxxx, 00000480, write is 0
ram[00000841] = xxxxxxxx, 00000480, write is 0
ram[00000842] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000843] = xxxxxxxx, 00000480, write is 0
ram[00000844] = xxxxxxxx, 00000480, write is 0
ram[00000845] = xxxxxxxx, 00000480, write is 0
ram[00000846] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000847] = xxxxxxxx, 00000480, write is 0
ram[00000848] = xxxxxxxx, 00000480, write is 0
ram[00000849] = xxxxxxxx, 00000480, write is 0
ram[0000084a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000084b] = xxxxxxxx, 00000480, write is 0
ram[0000084c] = xxxxxxxx, 00000480, write is 0
ram[0000084d] = xxxxxxxx, 00000480, write is 0
ram[0000084e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000084f] = xxxxxxxx, 00000480, write is 0
ram[00000850] = xxxxxxxx, 00000480, write is 0
ram[00000851] = xxxxxxxx, 00000480, write is 0
ram[00000852] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000853] = xxxxxxxx, 00000480, write is 0
ram[00000854] = xxxxxxxx, 00000480, write is 0
ram[00000855] = xxxxxxxx, 00000480, write is 0
ram[00000856] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000857] = xxxxxxxx, 00000480, write is 0
ram[00000858] = xxxxxxxx, 00000480, write is 0
ram[00000859] = xxxxxxxx, 00000480, write is 0
ram[0000085a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000085b] = xxxxxxxx, 00000480, write is 0
ram[0000085c] = xxxxxxxx, 00000480, write is 0
ram[0000085d] = xxxxxxxx, 00000480, write is 0
ram[0000085e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000085f] = xxxxxxxx, 00000480, write is 0
ram[00000860] = xxxxxxxx, 00000480, write is 0
ram[00000861] = xxxxxxxx, 00000480, write is 0
ram[00000862] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000863] = xxxxxxxx, 00000480, write is 0
ram[00000864] = xxxxxxxx, 00000480, write is 0
ram[00000865] = xxxxxxxx, 00000480, write is 0
ram[00000866] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000867] = xxxxxxxx, 00000480, write is 0
ram[00000868] = xxxxxxxx, 00000480, write is 0
ram[00000869] = xxxxxxxx, 00000480, write is 0
ram[0000086a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000086b] = xxxxxxxx, 00000480, write is 0
ram[0000086c] = xxxxxxxx, 00000480, write is 0
ram[0000086d] = xxxxxxxx, 00000480, write is 0
ram[0000086e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000086f] = xxxxxxxx, 00000480, write is 0
ram[00000870] = xxxxxxxx, 00000480, write is 0
ram[00000871] = xxxxxxxx, 00000480, write is 0
ram[00000872] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000873] = xxxxxxxx, 00000480, write is 0
ram[00000874] = xxxxxxxx, 00000480, write is 0
ram[00000875] = xxxxxxxx, 00000480, write is 0
ram[00000876] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000877] = xxxxxxxx, 00000480, write is 0
ram[00000878] = xxxxxxxx, 00000480, write is 0
ram[00000879] = xxxxxxxx, 00000480, write is 0
ram[0000087a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000087b] = xxxxxxxx, 00000480, write is 0
ram[0000087c] = xxxxxxxx, 00000480, write is 0
ram[0000087d] = xxxxxxxx, 00000480, write is 0
ram[0000087e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000087f] = xxxxxxxx, 00000480, write is 0
ram[00000880] = xxxxxxxx, 00000480, write is 0
ram[00000881] = xxxxxxxx, 00000480, write is 0
ram[00000882] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000883] = xxxxxxxx, 00000480, write is 0
ram[00000884] = xxxxxxxx, 00000480, write is 0
ram[00000885] = xxxxxxxx, 00000480, write is 0
ram[00000886] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000887] = xxxxxxxx, 00000480, write is 0
ram[00000888] = xxxxxxxx, 00000480, write is 0
ram[00000889] = xxxxxxxx, 00000480, write is 0
ram[0000088a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000088b] = xxxxxxxx, 00000480, write is 0
ram[0000088c] = xxxxxxxx, 00000480, write is 0
ram[0000088d] = xxxxxxxx, 00000480, write is 0
ram[0000088e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000088f] = xxxxxxxx, 00000480, write is 0
ram[00000890] = xxxxxxxx, 00000480, write is 0
ram[00000891] = xxxxxxxx, 00000480, write is 0
ram[00000892] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000893] = xxxxxxxx, 00000480, write is 0
ram[00000894] = xxxxxxxx, 00000480, write is 0
ram[00000895] = xxxxxxxx, 00000480, write is 0
ram[00000896] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000897] = xxxxxxxx, 00000480, write is 0
ram[00000898] = xxxxxxxx, 00000480, write is 0
ram[00000899] = xxxxxxxx, 00000480, write is 0
ram[0000089a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000089b] = xxxxxxxx, 00000480, write is 0
ram[0000089c] = xxxxxxxx, 00000480, write is 0
ram[0000089d] = xxxxxxxx, 00000480, write is 0
ram[0000089e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000089f] = xxxxxxxx, 00000480, write is 0
ram[000008a0] = xxxxxxxx, 00000480, write is 0
ram[000008a1] = xxxxxxxx, 00000480, write is 0
ram[000008a2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008a3] = xxxxxxxx, 00000480, write is 0
ram[000008a4] = xxxxxxxx, 00000480, write is 0
ram[000008a5] = xxxxxxxx, 00000480, write is 0
ram[000008a6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008a7] = xxxxxxxx, 00000480, write is 0
ram[000008a8] = xxxxxxxx, 00000480, write is 0
ram[000008a9] = xxxxxxxx, 00000480, write is 0
ram[000008aa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008ab] = xxxxxxxx, 00000480, write is 0
ram[000008ac] = xxxxxxxx, 00000480, write is 0
ram[000008ad] = xxxxxxxx, 00000480, write is 0
ram[000008ae] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008af] = xxxxxxxx, 00000480, write is 0
ram[000008b0] = xxxxxxxx, 00000480, write is 0
ram[000008b1] = xxxxxxxx, 00000480, write is 0
ram[000008b2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008b3] = xxxxxxxx, 00000480, write is 0
ram[000008b4] = xxxxxxxx, 00000480, write is 0
ram[000008b5] = xxxxxxxx, 00000480, write is 0
ram[000008b6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008b7] = xxxxxxxx, 00000480, write is 0
ram[000008b8] = xxxxxxxx, 00000480, write is 0
ram[000008b9] = xxxxxxxx, 00000480, write is 0
ram[000008ba] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008bb] = xxxxxxxx, 00000480, write is 0
ram[000008bc] = xxxxxxxx, 00000480, write is 0
ram[000008bd] = xxxxxxxx, 00000480, write is 0
ram[000008be] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008bf] = xxxxxxxx, 00000480, write is 0
ram[000008c0] = xxxxxxxx, 00000480, write is 0
ram[000008c1] = xxxxxxxx, 00000480, write is 0
ram[000008c2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008c3] = xxxxxxxx, 00000480, write is 0
ram[000008c4] = xxxxxxxx, 00000480, write is 0
ram[000008c5] = xxxxxxxx, 00000480, write is 0
ram[000008c6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008c7] = xxxxxxxx, 00000480, write is 0
ram[000008c8] = xxxxxxxx, 00000480, write is 0
ram[000008c9] = xxxxxxxx, 00000480, write is 0
ram[000008ca] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008cb] = xxxxxxxx, 00000480, write is 0
ram[000008cc] = xxxxxxxx, 00000480, write is 0
ram[000008cd] = xxxxxxxx, 00000480, write is 0
ram[000008ce] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008cf] = xxxxxxxx, 00000480, write is 0
ram[000008d0] = xxxxxxxx, 00000480, write is 0
ram[000008d1] = xxxxxxxx, 00000480, write is 0
ram[000008d2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008d3] = xxxxxxxx, 00000480, write is 0
ram[000008d4] = xxxxxxxx, 00000480, write is 0
ram[000008d5] = xxxxxxxx, 00000480, write is 0
ram[000008d6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008d7] = xxxxxxxx, 00000480, write is 0
ram[000008d8] = xxxxxxxx, 00000480, write is 0
ram[000008d9] = xxxxxxxx, 00000480, write is 0
ram[000008da] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008db] = xxxxxxxx, 00000480, write is 0
ram[000008dc] = xxxxxxxx, 00000480, write is 0
ram[000008dd] = xxxxxxxx, 00000480, write is 0
ram[000008de] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008df] = xxxxxxxx, 00000480, write is 0
ram[000008e0] = xxxxxxxx, 00000480, write is 0
ram[000008e1] = xxxxxxxx, 00000480, write is 0
ram[000008e2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008e3] = xxxxxxxx, 00000480, write is 0
ram[000008e4] = xxxxxxxx, 00000480, write is 0
ram[000008e5] = xxxxxxxx, 00000480, write is 0
ram[000008e6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008e7] = xxxxxxxx, 00000480, write is 0
ram[000008e8] = xxxxxxxx, 00000480, write is 0
ram[000008e9] = xxxxxxxx, 00000480, write is 0
ram[000008ea] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008eb] = xxxxxxxx, 00000480, write is 0
ram[000008ec] = xxxxxxxx, 00000480, write is 0
ram[000008ed] = xxxxxxxx, 00000480, write is 0
ram[000008ee] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008ef] = xxxxxxxx, 00000480, write is 0
ram[000008f0] = xxxxxxxx, 00000480, write is 0
ram[000008f1] = xxxxxxxx, 00000480, write is 0
ram[000008f2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008f3] = xxxxxxxx, 00000480, write is 0
ram[000008f4] = xxxxxxxx, 00000480, write is 0
ram[000008f5] = xxxxxxxx, 00000480, write is 0
ram[000008f6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008f7] = xxxxxxxx, 00000480, write is 0
ram[000008f8] = xxxxxxxx, 00000480, write is 0
ram[000008f9] = xxxxxxxx, 00000480, write is 0
ram[000008fa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008fb] = xxxxxxxx, 00000480, write is 0
ram[000008fc] = xxxxxxxx, 00000480, write is 0
ram[000008fd] = xxxxxxxx, 00000480, write is 0
ram[000008fe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000008ff] = xxxxxxxx, 00000480, write is 0
ram[00000900] = xxxxxxxx, 00000480, write is 0
ram[00000901] = xxxxxxxx, 00000480, write is 0
ram[00000902] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000903] = xxxxxxxx, 00000480, write is 0
ram[00000904] = xxxxxxxx, 00000480, write is 0
ram[00000905] = xxxxxxxx, 00000480, write is 0
ram[00000906] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000907] = xxxxxxxx, 00000480, write is 0
ram[00000908] = xxxxxxxx, 00000480, write is 0
ram[00000909] = xxxxxxxx, 00000480, write is 0
ram[0000090a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000090b] = xxxxxxxx, 00000480, write is 0
ram[0000090c] = xxxxxxxx, 00000480, write is 0
ram[0000090d] = xxxxxxxx, 00000480, write is 0
ram[0000090e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000090f] = xxxxxxxx, 00000480, write is 0
ram[00000910] = xxxxxxxx, 00000480, write is 0
ram[00000911] = xxxxxxxx, 00000480, write is 0
ram[00000912] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000913] = xxxxxxxx, 00000480, write is 0
ram[00000914] = xxxxxxxx, 00000480, write is 0
ram[00000915] = xxxxxxxx, 00000480, write is 0
ram[00000916] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000917] = xxxxxxxx, 00000480, write is 0
ram[00000918] = xxxxxxxx, 00000480, write is 0
ram[00000919] = xxxxxxxx, 00000480, write is 0
ram[0000091a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000091b] = xxxxxxxx, 00000480, write is 0
ram[0000091c] = xxxxxxxx, 00000480, write is 0
ram[0000091d] = xxxxxxxx, 00000480, write is 0
ram[0000091e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000091f] = xxxxxxxx, 00000480, write is 0
ram[00000920] = xxxxxxxx, 00000480, write is 0
ram[00000921] = xxxxxxxx, 00000480, write is 0
ram[00000922] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000923] = xxxxxxxx, 00000480, write is 0
ram[00000924] = xxxxxxxx, 00000480, write is 0
ram[00000925] = xxxxxxxx, 00000480, write is 0
ram[00000926] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000927] = xxxxxxxx, 00000480, write is 0
ram[00000928] = xxxxxxxx, 00000480, write is 0
ram[00000929] = xxxxxxxx, 00000480, write is 0
ram[0000092a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000092b] = xxxxxxxx, 00000480, write is 0
ram[0000092c] = xxxxxxxx, 00000480, write is 0
ram[0000092d] = xxxxxxxx, 00000480, write is 0
ram[0000092e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000092f] = xxxxxxxx, 00000480, write is 0
ram[00000930] = xxxxxxxx, 00000480, write is 0
ram[00000931] = xxxxxxxx, 00000480, write is 0
ram[00000932] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000933] = xxxxxxxx, 00000480, write is 0
ram[00000934] = xxxxxxxx, 00000480, write is 0
ram[00000935] = xxxxxxxx, 00000480, write is 0
ram[00000936] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000937] = xxxxxxxx, 00000480, write is 0
ram[00000938] = xxxxxxxx, 00000480, write is 0
ram[00000939] = xxxxxxxx, 00000480, write is 0
ram[0000093a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000093b] = xxxxxxxx, 00000480, write is 0
ram[0000093c] = xxxxxxxx, 00000480, write is 0
ram[0000093d] = xxxxxxxx, 00000480, write is 0
ram[0000093e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000093f] = xxxxxxxx, 00000480, write is 0
ram[00000940] = xxxxxxxx, 00000480, write is 0
ram[00000941] = xxxxxxxx, 00000480, write is 0
ram[00000942] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000943] = xxxxxxxx, 00000480, write is 0
ram[00000944] = xxxxxxxx, 00000480, write is 0
ram[00000945] = xxxxxxxx, 00000480, write is 0
ram[00000946] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000947] = xxxxxxxx, 00000480, write is 0
ram[00000948] = xxxxxxxx, 00000480, write is 0
ram[00000949] = xxxxxxxx, 00000480, write is 0
ram[0000094a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000094b] = xxxxxxxx, 00000480, write is 0
ram[0000094c] = xxxxxxxx, 00000480, write is 0
ram[0000094d] = xxxxxxxx, 00000480, write is 0
ram[0000094e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000094f] = xxxxxxxx, 00000480, write is 0
ram[00000950] = xxxxxxxx, 00000480, write is 0
ram[00000951] = xxxxxxxx, 00000480, write is 0
ram[00000952] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000953] = xxxxxxxx, 00000480, write is 0
ram[00000954] = xxxxxxxx, 00000480, write is 0
ram[00000955] = xxxxxxxx, 00000480, write is 0
ram[00000956] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000957] = xxxxxxxx, 00000480, write is 0
ram[00000958] = xxxxxxxx, 00000480, write is 0
ram[00000959] = xxxxxxxx, 00000480, write is 0
ram[0000095a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000095b] = xxxxxxxx, 00000480, write is 0
ram[0000095c] = xxxxxxxx, 00000480, write is 0
ram[0000095d] = xxxxxxxx, 00000480, write is 0
ram[0000095e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000095f] = xxxxxxxx, 00000480, write is 0
ram[00000960] = xxxxxxxx, 00000480, write is 0
ram[00000961] = xxxxxxxx, 00000480, write is 0
ram[00000962] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000963] = xxxxxxxx, 00000480, write is 0
ram[00000964] = xxxxxxxx, 00000480, write is 0
ram[00000965] = xxxxxxxx, 00000480, write is 0
ram[00000966] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000967] = xxxxxxxx, 00000480, write is 0
ram[00000968] = xxxxxxxx, 00000480, write is 0
ram[00000969] = xxxxxxxx, 00000480, write is 0
ram[0000096a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000096b] = xxxxxxxx, 00000480, write is 0
ram[0000096c] = xxxxxxxx, 00000480, write is 0
ram[0000096d] = xxxxxxxx, 00000480, write is 0
ram[0000096e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000096f] = xxxxxxxx, 00000480, write is 0
ram[00000970] = xxxxxxxx, 00000480, write is 0
ram[00000971] = xxxxxxxx, 00000480, write is 0
ram[00000972] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000973] = xxxxxxxx, 00000480, write is 0
ram[00000974] = xxxxxxxx, 00000480, write is 0
ram[00000975] = xxxxxxxx, 00000480, write is 0
ram[00000976] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000977] = xxxxxxxx, 00000480, write is 0
ram[00000978] = xxxxxxxx, 00000480, write is 0
ram[00000979] = xxxxxxxx, 00000480, write is 0
ram[0000097a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000097b] = xxxxxxxx, 00000480, write is 0
ram[0000097c] = xxxxxxxx, 00000480, write is 0
ram[0000097d] = xxxxxxxx, 00000480, write is 0
ram[0000097e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000097f] = xxxxxxxx, 00000480, write is 0
ram[00000980] = xxxxxxxx, 00000480, write is 0
ram[00000981] = xxxxxxxx, 00000480, write is 0
ram[00000982] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000983] = xxxxxxxx, 00000480, write is 0
ram[00000984] = xxxxxxxx, 00000480, write is 0
ram[00000985] = xxxxxxxx, 00000480, write is 0
ram[00000986] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000987] = xxxxxxxx, 00000480, write is 0
ram[00000988] = xxxxxxxx, 00000480, write is 0
ram[00000989] = xxxxxxxx, 00000480, write is 0
ram[0000098a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000098b] = xxxxxxxx, 00000480, write is 0
ram[0000098c] = xxxxxxxx, 00000480, write is 0
ram[0000098d] = xxxxxxxx, 00000480, write is 0
ram[0000098e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000098f] = xxxxxxxx, 00000480, write is 0
ram[00000990] = xxxxxxxx, 00000480, write is 0
ram[00000991] = xxxxxxxx, 00000480, write is 0
ram[00000992] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000993] = xxxxxxxx, 00000480, write is 0
ram[00000994] = xxxxxxxx, 00000480, write is 0
ram[00000995] = xxxxxxxx, 00000480, write is 0
ram[00000996] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000997] = xxxxxxxx, 00000480, write is 0
ram[00000998] = xxxxxxxx, 00000480, write is 0
ram[00000999] = xxxxxxxx, 00000480, write is 0
ram[0000099a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000099b] = xxxxxxxx, 00000480, write is 0
ram[0000099c] = xxxxxxxx, 00000480, write is 0
ram[0000099d] = xxxxxxxx, 00000480, write is 0
ram[0000099e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[0000099f] = xxxxxxxx, 00000480, write is 0
ram[000009a0] = xxxxxxxx, 00000480, write is 0
ram[000009a1] = xxxxxxxx, 00000480, write is 0
ram[000009a2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009a3] = xxxxxxxx, 00000480, write is 0
ram[000009a4] = xxxxxxxx, 00000480, write is 0
ram[000009a5] = xxxxxxxx, 00000480, write is 0
ram[000009a6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009a7] = xxxxxxxx, 00000480, write is 0
ram[000009a8] = xxxxxxxx, 00000480, write is 0
ram[000009a9] = xxxxxxxx, 00000480, write is 0
ram[000009aa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009ab] = xxxxxxxx, 00000480, write is 0
ram[000009ac] = xxxxxxxx, 00000480, write is 0
ram[000009ad] = xxxxxxxx, 00000480, write is 0
ram[000009ae] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009af] = xxxxxxxx, 00000480, write is 0
ram[000009b0] = xxxxxxxx, 00000480, write is 0
ram[000009b1] = xxxxxxxx, 00000480, write is 0
ram[000009b2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009b3] = xxxxxxxx, 00000480, write is 0
ram[000009b4] = xxxxxxxx, 00000480, write is 0
ram[000009b5] = xxxxxxxx, 00000480, write is 0
ram[000009b6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009b7] = xxxxxxxx, 00000480, write is 0
ram[000009b8] = xxxxxxxx, 00000480, write is 0
ram[000009b9] = xxxxxxxx, 00000480, write is 0
ram[000009ba] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009bb] = xxxxxxxx, 00000480, write is 0
ram[000009bc] = xxxxxxxx, 00000480, write is 0
ram[000009bd] = xxxxxxxx, 00000480, write is 0
ram[000009be] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009bf] = xxxxxxxx, 00000480, write is 0
ram[000009c0] = xxxxxxxx, 00000480, write is 0
ram[000009c1] = xxxxxxxx, 00000480, write is 0
ram[000009c2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009c3] = xxxxxxxx, 00000480, write is 0
ram[000009c4] = xxxxxxxx, 00000480, write is 0
ram[000009c5] = xxxxxxxx, 00000480, write is 0
ram[000009c6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009c7] = xxxxxxxx, 00000480, write is 0
ram[000009c8] = xxxxxxxx, 00000480, write is 0
ram[000009c9] = xxxxxxxx, 00000480, write is 0
ram[000009ca] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009cb] = xxxxxxxx, 00000480, write is 0
ram[000009cc] = xxxxxxxx, 00000480, write is 0
ram[000009cd] = xxxxxxxx, 00000480, write is 0
ram[000009ce] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009cf] = xxxxxxxx, 00000480, write is 0
ram[000009d0] = xxxxxxxx, 00000480, write is 0
ram[000009d1] = xxxxxxxx, 00000480, write is 0
ram[000009d2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009d3] = xxxxxxxx, 00000480, write is 0
ram[000009d4] = xxxxxxxx, 00000480, write is 0
ram[000009d5] = xxxxxxxx, 00000480, write is 0
ram[000009d6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009d7] = xxxxxxxx, 00000480, write is 0
ram[000009d8] = xxxxxxxx, 00000480, write is 0
ram[000009d9] = xxxxxxxx, 00000480, write is 0
ram[000009da] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009db] = xxxxxxxx, 00000480, write is 0
ram[000009dc] = xxxxxxxx, 00000480, write is 0
ram[000009dd] = xxxxxxxx, 00000480, write is 0
ram[000009de] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009df] = xxxxxxxx, 00000480, write is 0
ram[000009e0] = xxxxxxxx, 00000480, write is 0
ram[000009e1] = xxxxxxxx, 00000480, write is 0
ram[000009e2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009e3] = xxxxxxxx, 00000480, write is 0
ram[000009e4] = xxxxxxxx, 00000480, write is 0
ram[000009e5] = xxxxxxxx, 00000480, write is 0
ram[000009e6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009e7] = xxxxxxxx, 00000480, write is 0
ram[000009e8] = xxxxxxxx, 00000480, write is 0
ram[000009e9] = xxxxxxxx, 00000480, write is 0
ram[000009ea] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009eb] = xxxxxxxx, 00000480, write is 0
ram[000009ec] = xxxxxxxx, 00000480, write is 0
ram[000009ed] = xxxxxxxx, 00000480, write is 0
ram[000009ee] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009ef] = xxxxxxxx, 00000480, write is 0
ram[000009f0] = xxxxxxxx, 00000480, write is 0
ram[000009f1] = xxxxxxxx, 00000480, write is 0
ram[000009f2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009f3] = xxxxxxxx, 00000480, write is 0
ram[000009f4] = xxxxxxxx, 00000480, write is 0
ram[000009f5] = xxxxxxxx, 00000480, write is 0
ram[000009f6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009f7] = xxxxxxxx, 00000480, write is 0
ram[000009f8] = xxxxxxxx, 00000480, write is 0
ram[000009f9] = xxxxxxxx, 00000480, write is 0
ram[000009fa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009fb] = xxxxxxxx, 00000480, write is 0
ram[000009fc] = xxxxxxxx, 00000480, write is 0
ram[000009fd] = xxxxxxxx, 00000480, write is 0
ram[000009fe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[000009ff] = xxxxxxxx, 00000480, write is 0
ram[00000a00] = xxxxxxxx, 00000480, write is 0
ram[00000a01] = xxxxxxxx, 00000480, write is 0
ram[00000a02] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a03] = xxxxxxxx, 00000480, write is 0
ram[00000a04] = xxxxxxxx, 00000480, write is 0
ram[00000a05] = xxxxxxxx, 00000480, write is 0
ram[00000a06] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a07] = xxxxxxxx, 00000480, write is 0
ram[00000a08] = xxxxxxxx, 00000480, write is 0
ram[00000a09] = xxxxxxxx, 00000480, write is 0
ram[00000a0a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a0b] = xxxxxxxx, 00000480, write is 0
ram[00000a0c] = xxxxxxxx, 00000480, write is 0
ram[00000a0d] = xxxxxxxx, 00000480, write is 0
ram[00000a0e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a0f] = xxxxxxxx, 00000480, write is 0
ram[00000a10] = xxxxxxxx, 00000480, write is 0
ram[00000a11] = xxxxxxxx, 00000480, write is 0
ram[00000a12] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a13] = xxxxxxxx, 00000480, write is 0
ram[00000a14] = xxxxxxxx, 00000480, write is 0
ram[00000a15] = xxxxxxxx, 00000480, write is 0
ram[00000a16] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a17] = xxxxxxxx, 00000480, write is 0
ram[00000a18] = xxxxxxxx, 00000480, write is 0
ram[00000a19] = xxxxxxxx, 00000480, write is 0
ram[00000a1a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a1b] = xxxxxxxx, 00000480, write is 0
ram[00000a1c] = xxxxxxxx, 00000480, write is 0
ram[00000a1d] = xxxxxxxx, 00000480, write is 0
ram[00000a1e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a1f] = xxxxxxxx, 00000480, write is 0
ram[00000a20] = xxxxxxxx, 00000480, write is 0
ram[00000a21] = xxxxxxxx, 00000480, write is 0
ram[00000a22] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a23] = xxxxxxxx, 00000480, write is 0
ram[00000a24] = xxxxxxxx, 00000480, write is 0
ram[00000a25] = xxxxxxxx, 00000480, write is 0
ram[00000a26] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a27] = xxxxxxxx, 00000480, write is 0
ram[00000a28] = xxxxxxxx, 00000480, write is 0
ram[00000a29] = xxxxxxxx, 00000480, write is 0
ram[00000a2a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a2b] = xxxxxxxx, 00000480, write is 0
ram[00000a2c] = xxxxxxxx, 00000480, write is 0
ram[00000a2d] = xxxxxxxx, 00000480, write is 0
ram[00000a2e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a2f] = xxxxxxxx, 00000480, write is 0
ram[00000a30] = xxxxxxxx, 00000480, write is 0
ram[00000a31] = xxxxxxxx, 00000480, write is 0
ram[00000a32] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a33] = xxxxxxxx, 00000480, write is 0
ram[00000a34] = xxxxxxxx, 00000480, write is 0
ram[00000a35] = xxxxxxxx, 00000480, write is 0
ram[00000a36] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a37] = xxxxxxxx, 00000480, write is 0
ram[00000a38] = xxxxxxxx, 00000480, write is 0
ram[00000a39] = xxxxxxxx, 00000480, write is 0
ram[00000a3a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a3b] = xxxxxxxx, 00000480, write is 0
ram[00000a3c] = xxxxxxxx, 00000480, write is 0
ram[00000a3d] = xxxxxxxx, 00000480, write is 0
ram[00000a3e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a3f] = xxxxxxxx, 00000480, write is 0
ram[00000a40] = xxxxxxxx, 00000480, write is 0
ram[00000a41] = xxxxxxxx, 00000480, write is 0
ram[00000a42] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a43] = xxxxxxxx, 00000480, write is 0
ram[00000a44] = xxxxxxxx, 00000480, write is 0
ram[00000a45] = xxxxxxxx, 00000480, write is 0
ram[00000a46] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a47] = xxxxxxxx, 00000480, write is 0
ram[00000a48] = xxxxxxxx, 00000480, write is 0
ram[00000a49] = xxxxxxxx, 00000480, write is 0
ram[00000a4a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a4b] = xxxxxxxx, 00000480, write is 0
ram[00000a4c] = xxxxxxxx, 00000480, write is 0
ram[00000a4d] = xxxxxxxx, 00000480, write is 0
ram[00000a4e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a4f] = xxxxxxxx, 00000480, write is 0
ram[00000a50] = xxxxxxxx, 00000480, write is 0
ram[00000a51] = xxxxxxxx, 00000480, write is 0
ram[00000a52] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a53] = xxxxxxxx, 00000480, write is 0
ram[00000a54] = xxxxxxxx, 00000480, write is 0
ram[00000a55] = xxxxxxxx, 00000480, write is 0
ram[00000a56] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a57] = xxxxxxxx, 00000480, write is 0
ram[00000a58] = xxxxxxxx, 00000480, write is 0
ram[00000a59] = xxxxxxxx, 00000480, write is 0
ram[00000a5a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a5b] = xxxxxxxx, 00000480, write is 0
ram[00000a5c] = xxxxxxxx, 00000480, write is 0
ram[00000a5d] = xxxxxxxx, 00000480, write is 0
ram[00000a5e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a5f] = xxxxxxxx, 00000480, write is 0
ram[00000a60] = xxxxxxxx, 00000480, write is 0
ram[00000a61] = xxxxxxxx, 00000480, write is 0
ram[00000a62] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a63] = xxxxxxxx, 00000480, write is 0
ram[00000a64] = xxxxxxxx, 00000480, write is 0
ram[00000a65] = xxxxxxxx, 00000480, write is 0
ram[00000a66] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a67] = xxxxxxxx, 00000480, write is 0
ram[00000a68] = xxxxxxxx, 00000480, write is 0
ram[00000a69] = xxxxxxxx, 00000480, write is 0
ram[00000a6a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a6b] = xxxxxxxx, 00000480, write is 0
ram[00000a6c] = xxxxxxxx, 00000480, write is 0
ram[00000a6d] = xxxxxxxx, 00000480, write is 0
ram[00000a6e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a6f] = xxxxxxxx, 00000480, write is 0
ram[00000a70] = xxxxxxxx, 00000480, write is 0
ram[00000a71] = xxxxxxxx, 00000480, write is 0
ram[00000a72] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a73] = xxxxxxxx, 00000480, write is 0
ram[00000a74] = xxxxxxxx, 00000480, write is 0
ram[00000a75] = xxxxxxxx, 00000480, write is 0
ram[00000a76] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a77] = xxxxxxxx, 00000480, write is 0
ram[00000a78] = xxxxxxxx, 00000480, write is 0
ram[00000a79] = xxxxxxxx, 00000480, write is 0
ram[00000a7a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a7b] = xxxxxxxx, 00000480, write is 0
ram[00000a7c] = xxxxxxxx, 00000480, write is 0
ram[00000a7d] = xxxxxxxx, 00000480, write is 0
ram[00000a7e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a7f] = xxxxxxxx, 00000480, write is 0
ram[00000a80] = xxxxxxxx, 00000480, write is 0
ram[00000a81] = xxxxxxxx, 00000480, write is 0
ram[00000a82] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a83] = xxxxxxxx, 00000480, write is 0
ram[00000a84] = xxxxxxxx, 00000480, write is 0
ram[00000a85] = xxxxxxxx, 00000480, write is 0
ram[00000a86] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a87] = xxxxxxxx, 00000480, write is 0
ram[00000a88] = xxxxxxxx, 00000480, write is 0
ram[00000a89] = xxxxxxxx, 00000480, write is 0
ram[00000a8a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a8b] = xxxxxxxx, 00000480, write is 0
ram[00000a8c] = xxxxxxxx, 00000480, write is 0
ram[00000a8d] = xxxxxxxx, 00000480, write is 0
ram[00000a8e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a8f] = xxxxxxxx, 00000480, write is 0
ram[00000a90] = xxxxxxxx, 00000480, write is 0
ram[00000a91] = xxxxxxxx, 00000480, write is 0
ram[00000a92] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a93] = xxxxxxxx, 00000480, write is 0
ram[00000a94] = xxxxxxxx, 00000480, write is 0
ram[00000a95] = xxxxxxxx, 00000480, write is 0
ram[00000a96] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a97] = xxxxxxxx, 00000480, write is 0
ram[00000a98] = xxxxxxxx, 00000480, write is 0
ram[00000a99] = xxxxxxxx, 00000480, write is 0
ram[00000a9a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a9b] = xxxxxxxx, 00000480, write is 0
ram[00000a9c] = xxxxxxxx, 00000480, write is 0
ram[00000a9d] = xxxxxxxx, 00000480, write is 0
ram[00000a9e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000a9f] = xxxxxxxx, 00000480, write is 0
ram[00000aa0] = xxxxxxxx, 00000480, write is 0
ram[00000aa1] = xxxxxxxx, 00000480, write is 0
ram[00000aa2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000aa3] = xxxxxxxx, 00000480, write is 0
ram[00000aa4] = xxxxxxxx, 00000480, write is 0
ram[00000aa5] = xxxxxxxx, 00000480, write is 0
ram[00000aa6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000aa7] = xxxxxxxx, 00000480, write is 0
ram[00000aa8] = xxxxxxxx, 00000480, write is 0
ram[00000aa9] = xxxxxxxx, 00000480, write is 0
ram[00000aaa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000aab] = xxxxxxxx, 00000480, write is 0
ram[00000aac] = xxxxxxxx, 00000480, write is 0
ram[00000aad] = xxxxxxxx, 00000480, write is 0
ram[00000aae] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000aaf] = xxxxxxxx, 00000480, write is 0
ram[00000ab0] = xxxxxxxx, 00000480, write is 0
ram[00000ab1] = xxxxxxxx, 00000480, write is 0
ram[00000ab2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ab3] = xxxxxxxx, 00000480, write is 0
ram[00000ab4] = xxxxxxxx, 00000480, write is 0
ram[00000ab5] = xxxxxxxx, 00000480, write is 0
ram[00000ab6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ab7] = xxxxxxxx, 00000480, write is 0
ram[00000ab8] = xxxxxxxx, 00000480, write is 0
ram[00000ab9] = xxxxxxxx, 00000480, write is 0
ram[00000aba] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000abb] = xxxxxxxx, 00000480, write is 0
ram[00000abc] = xxxxxxxx, 00000480, write is 0
ram[00000abd] = xxxxxxxx, 00000480, write is 0
ram[00000abe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000abf] = xxxxxxxx, 00000480, write is 0
ram[00000ac0] = xxxxxxxx, 00000480, write is 0
ram[00000ac1] = xxxxxxxx, 00000480, write is 0
ram[00000ac2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ac3] = xxxxxxxx, 00000480, write is 0
ram[00000ac4] = xxxxxxxx, 00000480, write is 0
ram[00000ac5] = xxxxxxxx, 00000480, write is 0
ram[00000ac6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ac7] = xxxxxxxx, 00000480, write is 0
ram[00000ac8] = xxxxxxxx, 00000480, write is 0
ram[00000ac9] = xxxxxxxx, 00000480, write is 0
ram[00000aca] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000acb] = xxxxxxxx, 00000480, write is 0
ram[00000acc] = xxxxxxxx, 00000480, write is 0
ram[00000acd] = xxxxxxxx, 00000480, write is 0
ram[00000ace] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000acf] = xxxxxxxx, 00000480, write is 0
ram[00000ad0] = xxxxxxxx, 00000480, write is 0
ram[00000ad1] = xxxxxxxx, 00000480, write is 0
ram[00000ad2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ad3] = xxxxxxxx, 00000480, write is 0
ram[00000ad4] = xxxxxxxx, 00000480, write is 0
ram[00000ad5] = xxxxxxxx, 00000480, write is 0
ram[00000ad6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ad7] = xxxxxxxx, 00000480, write is 0
ram[00000ad8] = xxxxxxxx, 00000480, write is 0
ram[00000ad9] = xxxxxxxx, 00000480, write is 0
ram[00000ada] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000adb] = xxxxxxxx, 00000480, write is 0
ram[00000adc] = xxxxxxxx, 00000480, write is 0
ram[00000add] = xxxxxxxx, 00000480, write is 0
ram[00000ade] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000adf] = xxxxxxxx, 00000480, write is 0
ram[00000ae0] = xxxxxxxx, 00000480, write is 0
ram[00000ae1] = xxxxxxxx, 00000480, write is 0
ram[00000ae2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ae3] = xxxxxxxx, 00000480, write is 0
ram[00000ae4] = xxxxxxxx, 00000480, write is 0
ram[00000ae5] = xxxxxxxx, 00000480, write is 0
ram[00000ae6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ae7] = xxxxxxxx, 00000480, write is 0
ram[00000ae8] = xxxxxxxx, 00000480, write is 0
ram[00000ae9] = xxxxxxxx, 00000480, write is 0
ram[00000aea] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000aeb] = xxxxxxxx, 00000480, write is 0
ram[00000aec] = xxxxxxxx, 00000480, write is 0
ram[00000aed] = xxxxxxxx, 00000480, write is 0
ram[00000aee] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000aef] = xxxxxxxx, 00000480, write is 0
ram[00000af0] = xxxxxxxx, 00000480, write is 0
ram[00000af1] = xxxxxxxx, 00000480, write is 0
ram[00000af2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000af3] = xxxxxxxx, 00000480, write is 0
ram[00000af4] = xxxxxxxx, 00000480, write is 0
ram[00000af5] = xxxxxxxx, 00000480, write is 0
ram[00000af6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000af7] = xxxxxxxx, 00000480, write is 0
ram[00000af8] = xxxxxxxx, 00000480, write is 0
ram[00000af9] = xxxxxxxx, 00000480, write is 0
ram[00000afa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000afb] = xxxxxxxx, 00000480, write is 0
ram[00000afc] = xxxxxxxx, 00000480, write is 0
ram[00000afd] = xxxxxxxx, 00000480, write is 0
ram[00000afe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000aff] = xxxxxxxx, 00000480, write is 0
ram[00000b00] = xxxxxxxx, 00000480, write is 0
ram[00000b01] = xxxxxxxx, 00000480, write is 0
ram[00000b02] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b03] = xxxxxxxx, 00000480, write is 0
ram[00000b04] = xxxxxxxx, 00000480, write is 0
ram[00000b05] = xxxxxxxx, 00000480, write is 0
ram[00000b06] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b07] = xxxxxxxx, 00000480, write is 0
ram[00000b08] = xxxxxxxx, 00000480, write is 0
ram[00000b09] = xxxxxxxx, 00000480, write is 0
ram[00000b0a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b0b] = xxxxxxxx, 00000480, write is 0
ram[00000b0c] = xxxxxxxx, 00000480, write is 0
ram[00000b0d] = xxxxxxxx, 00000480, write is 0
ram[00000b0e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b0f] = xxxxxxxx, 00000480, write is 0
ram[00000b10] = xxxxxxxx, 00000480, write is 0
ram[00000b11] = xxxxxxxx, 00000480, write is 0
ram[00000b12] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b13] = xxxxxxxx, 00000480, write is 0
ram[00000b14] = xxxxxxxx, 00000480, write is 0
ram[00000b15] = xxxxxxxx, 00000480, write is 0
ram[00000b16] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b17] = xxxxxxxx, 00000480, write is 0
ram[00000b18] = xxxxxxxx, 00000480, write is 0
ram[00000b19] = xxxxxxxx, 00000480, write is 0
ram[00000b1a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b1b] = xxxxxxxx, 00000480, write is 0
ram[00000b1c] = xxxxxxxx, 00000480, write is 0
ram[00000b1d] = xxxxxxxx, 00000480, write is 0
ram[00000b1e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b1f] = xxxxxxxx, 00000480, write is 0
ram[00000b20] = xxxxxxxx, 00000480, write is 0
ram[00000b21] = xxxxxxxx, 00000480, write is 0
ram[00000b22] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b23] = xxxxxxxx, 00000480, write is 0
ram[00000b24] = xxxxxxxx, 00000480, write is 0
ram[00000b25] = xxxxxxxx, 00000480, write is 0
ram[00000b26] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b27] = xxxxxxxx, 00000480, write is 0
ram[00000b28] = xxxxxxxx, 00000480, write is 0
ram[00000b29] = xxxxxxxx, 00000480, write is 0
ram[00000b2a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b2b] = xxxxxxxx, 00000480, write is 0
ram[00000b2c] = xxxxxxxx, 00000480, write is 0
ram[00000b2d] = xxxxxxxx, 00000480, write is 0
ram[00000b2e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b2f] = xxxxxxxx, 00000480, write is 0
ram[00000b30] = xxxxxxxx, 00000480, write is 0
ram[00000b31] = xxxxxxxx, 00000480, write is 0
ram[00000b32] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b33] = xxxxxxxx, 00000480, write is 0
ram[00000b34] = xxxxxxxx, 00000480, write is 0
ram[00000b35] = xxxxxxxx, 00000480, write is 0
ram[00000b36] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b37] = xxxxxxxx, 00000480, write is 0
ram[00000b38] = xxxxxxxx, 00000480, write is 0
ram[00000b39] = xxxxxxxx, 00000480, write is 0
ram[00000b3a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b3b] = xxxxxxxx, 00000480, write is 0
ram[00000b3c] = xxxxxxxx, 00000480, write is 0
ram[00000b3d] = xxxxxxxx, 00000480, write is 0
ram[00000b3e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b3f] = xxxxxxxx, 00000480, write is 0
ram[00000b40] = xxxxxxxx, 00000480, write is 0
ram[00000b41] = xxxxxxxx, 00000480, write is 0
ram[00000b42] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b43] = xxxxxxxx, 00000480, write is 0
ram[00000b44] = xxxxxxxx, 00000480, write is 0
ram[00000b45] = xxxxxxxx, 00000480, write is 0
ram[00000b46] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b47] = xxxxxxxx, 00000480, write is 0
ram[00000b48] = xxxxxxxx, 00000480, write is 0
ram[00000b49] = xxxxxxxx, 00000480, write is 0
ram[00000b4a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b4b] = xxxxxxxx, 00000480, write is 0
ram[00000b4c] = xxxxxxxx, 00000480, write is 0
ram[00000b4d] = xxxxxxxx, 00000480, write is 0
ram[00000b4e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b4f] = xxxxxxxx, 00000480, write is 0
ram[00000b50] = xxxxxxxx, 00000480, write is 0
ram[00000b51] = xxxxxxxx, 00000480, write is 0
ram[00000b52] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b53] = xxxxxxxx, 00000480, write is 0
ram[00000b54] = xxxxxxxx, 00000480, write is 0
ram[00000b55] = xxxxxxxx, 00000480, write is 0
ram[00000b56] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b57] = xxxxxxxx, 00000480, write is 0
ram[00000b58] = xxxxxxxx, 00000480, write is 0
ram[00000b59] = xxxxxxxx, 00000480, write is 0
ram[00000b5a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b5b] = xxxxxxxx, 00000480, write is 0
ram[00000b5c] = xxxxxxxx, 00000480, write is 0
ram[00000b5d] = xxxxxxxx, 00000480, write is 0
ram[00000b5e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b5f] = xxxxxxxx, 00000480, write is 0
ram[00000b60] = xxxxxxxx, 00000480, write is 0
ram[00000b61] = xxxxxxxx, 00000480, write is 0
ram[00000b62] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b63] = xxxxxxxx, 00000480, write is 0
ram[00000b64] = xxxxxxxx, 00000480, write is 0
ram[00000b65] = xxxxxxxx, 00000480, write is 0
ram[00000b66] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b67] = xxxxxxxx, 00000480, write is 0
ram[00000b68] = xxxxxxxx, 00000480, write is 0
ram[00000b69] = xxxxxxxx, 00000480, write is 0
ram[00000b6a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b6b] = xxxxxxxx, 00000480, write is 0
ram[00000b6c] = xxxxxxxx, 00000480, write is 0
ram[00000b6d] = xxxxxxxx, 00000480, write is 0
ram[00000b6e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b6f] = xxxxxxxx, 00000480, write is 0
ram[00000b70] = xxxxxxxx, 00000480, write is 0
ram[00000b71] = xxxxxxxx, 00000480, write is 0
ram[00000b72] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b73] = xxxxxxxx, 00000480, write is 0
ram[00000b74] = xxxxxxxx, 00000480, write is 0
ram[00000b75] = xxxxxxxx, 00000480, write is 0
ram[00000b76] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b77] = xxxxxxxx, 00000480, write is 0
ram[00000b78] = xxxxxxxx, 00000480, write is 0
ram[00000b79] = xxxxxxxx, 00000480, write is 0
ram[00000b7a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b7b] = xxxxxxxx, 00000480, write is 0
ram[00000b7c] = xxxxxxxx, 00000480, write is 0
ram[00000b7d] = xxxxxxxx, 00000480, write is 0
ram[00000b7e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b7f] = xxxxxxxx, 00000480, write is 0
ram[00000b80] = xxxxxxxx, 00000480, write is 0
ram[00000b81] = xxxxxxxx, 00000480, write is 0
ram[00000b82] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b83] = xxxxxxxx, 00000480, write is 0
ram[00000b84] = xxxxxxxx, 00000480, write is 0
ram[00000b85] = xxxxxxxx, 00000480, write is 0
ram[00000b86] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b87] = xxxxxxxx, 00000480, write is 0
ram[00000b88] = xxxxxxxx, 00000480, write is 0
ram[00000b89] = xxxxxxxx, 00000480, write is 0
ram[00000b8a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b8b] = xxxxxxxx, 00000480, write is 0
ram[00000b8c] = xxxxxxxx, 00000480, write is 0
ram[00000b8d] = xxxxxxxx, 00000480, write is 0
ram[00000b8e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b8f] = xxxxxxxx, 00000480, write is 0
ram[00000b90] = xxxxxxxx, 00000480, write is 0
ram[00000b91] = xxxxxxxx, 00000480, write is 0
ram[00000b92] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b93] = xxxxxxxx, 00000480, write is 0
ram[00000b94] = xxxxxxxx, 00000480, write is 0
ram[00000b95] = xxxxxxxx, 00000480, write is 0
ram[00000b96] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b97] = xxxxxxxx, 00000480, write is 0
ram[00000b98] = xxxxxxxx, 00000480, write is 0
ram[00000b99] = xxxxxxxx, 00000480, write is 0
ram[00000b9a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b9b] = xxxxxxxx, 00000480, write is 0
ram[00000b9c] = xxxxxxxx, 00000480, write is 0
ram[00000b9d] = xxxxxxxx, 00000480, write is 0
ram[00000b9e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000b9f] = xxxxxxxx, 00000480, write is 0
ram[00000ba0] = xxxxxxxx, 00000480, write is 0
ram[00000ba1] = xxxxxxxx, 00000480, write is 0
ram[00000ba2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ba3] = xxxxxxxx, 00000480, write is 0
ram[00000ba4] = xxxxxxxx, 00000480, write is 0
ram[00000ba5] = xxxxxxxx, 00000480, write is 0
ram[00000ba6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ba7] = xxxxxxxx, 00000480, write is 0
ram[00000ba8] = xxxxxxxx, 00000480, write is 0
ram[00000ba9] = xxxxxxxx, 00000480, write is 0
ram[00000baa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000bab] = xxxxxxxx, 00000480, write is 0
ram[00000bac] = xxxxxxxx, 00000480, write is 0
ram[00000bad] = xxxxxxxx, 00000480, write is 0
ram[00000bae] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000baf] = xxxxxxxx, 00000480, write is 0
ram[00000bb0] = xxxxxxxx, 00000480, write is 0
ram[00000bb1] = xxxxxxxx, 00000480, write is 0
ram[00000bb2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000bb3] = xxxxxxxx, 00000480, write is 0
ram[00000bb4] = xxxxxxxx, 00000480, write is 0
ram[00000bb5] = xxxxxxxx, 00000480, write is 0
ram[00000bb6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000bb7] = xxxxxxxx, 00000480, write is 0
ram[00000bb8] = xxxxxxxx, 00000480, write is 0
ram[00000bb9] = xxxxxxxx, 00000480, write is 0
ram[00000bba] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000bbb] = xxxxxxxx, 00000480, write is 0
ram[00000bbc] = xxxxxxxx, 00000480, write is 0
ram[00000bbd] = xxxxxxxx, 00000480, write is 0
ram[00000bbe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000bbf] = xxxxxxxx, 00000480, write is 0
ram[00000bc0] = xxxxxxxx, 00000480, write is 0
ram[00000bc1] = xxxxxxxx, 00000480, write is 0
ram[00000bc2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000bc3] = xxxxxxxx, 00000480, write is 0
ram[00000bc4] = xxxxxxxx, 00000480, write is 0
ram[00000bc5] = xxxxxxxx, 00000480, write is 0
ram[00000bc6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000bc7] = xxxxxxxx, 00000480, write is 0
ram[00000bc8] = xxxxxxxx, 00000480, write is 0
ram[00000bc9] = xxxxxxxx, 00000480, write is 0
ram[00000bca] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000bcb] = xxxxxxxx, 00000480, write is 0
ram[00000bcc] = xxxxxxxx, 00000480, write is 0
ram[00000bcd] = xxxxxxxx, 00000480, write is 0
ram[00000bce] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000bcf] = xxxxxxxx, 00000480, write is 0
ram[00000bd0] = xxxxxxxx, 00000480, write is 0
ram[00000bd1] = xxxxxxxx, 00000480, write is 0
ram[00000bd2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000bd3] = xxxxxxxx, 00000480, write is 0
ram[00000bd4] = xxxxxxxx, 00000480, write is 0
ram[00000bd5] = xxxxxxxx, 00000480, write is 0
ram[00000bd6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000bd7] = xxxxxxxx, 00000480, write is 0
ram[00000bd8] = xxxxxxxx, 00000480, write is 0
ram[00000bd9] = xxxxxxxx, 00000480, write is 0
ram[00000bda] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000bdb] = xxxxxxxx, 00000480, write is 0
ram[00000bdc] = xxxxxxxx, 00000480, write is 0
ram[00000bdd] = xxxxxxxx, 00000480, write is 0
ram[00000bde] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000bdf] = xxxxxxxx, 00000480, write is 0
ram[00000be0] = xxxxxxxx, 00000480, write is 0
ram[00000be1] = xxxxxxxx, 00000480, write is 0
ram[00000be2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000be3] = xxxxxxxx, 00000480, write is 0
ram[00000be4] = xxxxxxxx, 00000480, write is 0
ram[00000be5] = xxxxxxxx, 00000480, write is 0
ram[00000be6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000be7] = xxxxxxxx, 00000480, write is 0
ram[00000be8] = xxxxxxxx, 00000480, write is 0
ram[00000be9] = xxxxxxxx, 00000480, write is 0
ram[00000bea] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000beb] = xxxxxxxx, 00000480, write is 0
ram[00000bec] = xxxxxxxx, 00000480, write is 0
ram[00000bed] = xxxxxxxx, 00000480, write is 0
ram[00000bee] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000bef] = xxxxxxxx, 00000480, write is 0
ram[00000bf0] = xxxxxxxx, 00000480, write is 0
ram[00000bf1] = xxxxxxxx, 00000480, write is 0
ram[00000bf2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000bf3] = xxxxxxxx, 00000480, write is 0
ram[00000bf4] = xxxxxxxx, 00000480, write is 0
ram[00000bf5] = xxxxxxxx, 00000480, write is 0
ram[00000bf6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000bf7] = xxxxxxxx, 00000480, write is 0
ram[00000bf8] = xxxxxxxx, 00000480, write is 0
ram[00000bf9] = xxxxxxxx, 00000480, write is 0
ram[00000bfa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000bfb] = xxxxxxxx, 00000480, write is 0
ram[00000bfc] = xxxxxxxx, 00000480, write is 0
ram[00000bfd] = xxxxxxxx, 00000480, write is 0
ram[00000bfe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000bff] = xxxxxxxx, 00000480, write is 0
ram[00000c00] = xxxxxxxx, 00000480, write is 0
ram[00000c01] = xxxxxxxx, 00000480, write is 0
ram[00000c02] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c03] = xxxxxxxx, 00000480, write is 0
ram[00000c04] = xxxxxxxx, 00000480, write is 0
ram[00000c05] = xxxxxxxx, 00000480, write is 0
ram[00000c06] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c07] = xxxxxxxx, 00000480, write is 0
ram[00000c08] = xxxxxxxx, 00000480, write is 0
ram[00000c09] = xxxxxxxx, 00000480, write is 0
ram[00000c0a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c0b] = xxxxxxxx, 00000480, write is 0
ram[00000c0c] = xxxxxxxx, 00000480, write is 0
ram[00000c0d] = xxxxxxxx, 00000480, write is 0
ram[00000c0e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c0f] = xxxxxxxx, 00000480, write is 0
ram[00000c10] = xxxxxxxx, 00000480, write is 0
ram[00000c11] = xxxxxxxx, 00000480, write is 0
ram[00000c12] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c13] = xxxxxxxx, 00000480, write is 0
ram[00000c14] = xxxxxxxx, 00000480, write is 0
ram[00000c15] = xxxxxxxx, 00000480, write is 0
ram[00000c16] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c17] = xxxxxxxx, 00000480, write is 0
ram[00000c18] = xxxxxxxx, 00000480, write is 0
ram[00000c19] = xxxxxxxx, 00000480, write is 0
ram[00000c1a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c1b] = xxxxxxxx, 00000480, write is 0
ram[00000c1c] = xxxxxxxx, 00000480, write is 0
ram[00000c1d] = xxxxxxxx, 00000480, write is 0
ram[00000c1e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c1f] = xxxxxxxx, 00000480, write is 0
ram[00000c20] = xxxxxxxx, 00000480, write is 0
ram[00000c21] = xxxxxxxx, 00000480, write is 0
ram[00000c22] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c23] = xxxxxxxx, 00000480, write is 0
ram[00000c24] = xxxxxxxx, 00000480, write is 0
ram[00000c25] = xxxxxxxx, 00000480, write is 0
ram[00000c26] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c27] = xxxxxxxx, 00000480, write is 0
ram[00000c28] = xxxxxxxx, 00000480, write is 0
ram[00000c29] = xxxxxxxx, 00000480, write is 0
ram[00000c2a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c2b] = xxxxxxxx, 00000480, write is 0
ram[00000c2c] = xxxxxxxx, 00000480, write is 0
ram[00000c2d] = xxxxxxxx, 00000480, write is 0
ram[00000c2e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c2f] = xxxxxxxx, 00000480, write is 0
ram[00000c30] = xxxxxxxx, 00000480, write is 0
ram[00000c31] = xxxxxxxx, 00000480, write is 0
ram[00000c32] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c33] = xxxxxxxx, 00000480, write is 0
ram[00000c34] = xxxxxxxx, 00000480, write is 0
ram[00000c35] = xxxxxxxx, 00000480, write is 0
ram[00000c36] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c37] = xxxxxxxx, 00000480, write is 0
ram[00000c38] = xxxxxxxx, 00000480, write is 0
ram[00000c39] = xxxxxxxx, 00000480, write is 0
ram[00000c3a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c3b] = xxxxxxxx, 00000480, write is 0
ram[00000c3c] = xxxxxxxx, 00000480, write is 0
ram[00000c3d] = xxxxxxxx, 00000480, write is 0
ram[00000c3e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c3f] = xxxxxxxx, 00000480, write is 0
ram[00000c40] = xxxxxxxx, 00000480, write is 0
ram[00000c41] = xxxxxxxx, 00000480, write is 0
ram[00000c42] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c43] = xxxxxxxx, 00000480, write is 0
ram[00000c44] = xxxxxxxx, 00000480, write is 0
ram[00000c45] = xxxxxxxx, 00000480, write is 0
ram[00000c46] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c47] = xxxxxxxx, 00000480, write is 0
ram[00000c48] = xxxxxxxx, 00000480, write is 0
ram[00000c49] = xxxxxxxx, 00000480, write is 0
ram[00000c4a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c4b] = xxxxxxxx, 00000480, write is 0
ram[00000c4c] = xxxxxxxx, 00000480, write is 0
ram[00000c4d] = xxxxxxxx, 00000480, write is 0
ram[00000c4e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c4f] = xxxxxxxx, 00000480, write is 0
ram[00000c50] = xxxxxxxx, 00000480, write is 0
ram[00000c51] = xxxxxxxx, 00000480, write is 0
ram[00000c52] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c53] = xxxxxxxx, 00000480, write is 0
ram[00000c54] = xxxxxxxx, 00000480, write is 0
ram[00000c55] = xxxxxxxx, 00000480, write is 0
ram[00000c56] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c57] = xxxxxxxx, 00000480, write is 0
ram[00000c58] = xxxxxxxx, 00000480, write is 0
ram[00000c59] = xxxxxxxx, 00000480, write is 0
ram[00000c5a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c5b] = xxxxxxxx, 00000480, write is 0
ram[00000c5c] = xxxxxxxx, 00000480, write is 0
ram[00000c5d] = xxxxxxxx, 00000480, write is 0
ram[00000c5e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c5f] = xxxxxxxx, 00000480, write is 0
ram[00000c60] = xxxxxxxx, 00000480, write is 0
ram[00000c61] = xxxxxxxx, 00000480, write is 0
ram[00000c62] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c63] = xxxxxxxx, 00000480, write is 0
ram[00000c64] = xxxxxxxx, 00000480, write is 0
ram[00000c65] = xxxxxxxx, 00000480, write is 0
ram[00000c66] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c67] = xxxxxxxx, 00000480, write is 0
ram[00000c68] = xxxxxxxx, 00000480, write is 0
ram[00000c69] = xxxxxxxx, 00000480, write is 0
ram[00000c6a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c6b] = xxxxxxxx, 00000480, write is 0
ram[00000c6c] = xxxxxxxx, 00000480, write is 0
ram[00000c6d] = xxxxxxxx, 00000480, write is 0
ram[00000c6e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c6f] = xxxxxxxx, 00000480, write is 0
ram[00000c70] = xxxxxxxx, 00000480, write is 0
ram[00000c71] = xxxxxxxx, 00000480, write is 0
ram[00000c72] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c73] = xxxxxxxx, 00000480, write is 0
ram[00000c74] = xxxxxxxx, 00000480, write is 0
ram[00000c75] = xxxxxxxx, 00000480, write is 0
ram[00000c76] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c77] = xxxxxxxx, 00000480, write is 0
ram[00000c78] = xxxxxxxx, 00000480, write is 0
ram[00000c79] = xxxxxxxx, 00000480, write is 0
ram[00000c7a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c7b] = xxxxxxxx, 00000480, write is 0
ram[00000c7c] = xxxxxxxx, 00000480, write is 0
ram[00000c7d] = xxxxxxxx, 00000480, write is 0
ram[00000c7e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c7f] = xxxxxxxx, 00000480, write is 0
ram[00000c80] = xxxxxxxx, 00000480, write is 0
ram[00000c81] = xxxxxxxx, 00000480, write is 0
ram[00000c82] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c83] = xxxxxxxx, 00000480, write is 0
ram[00000c84] = xxxxxxxx, 00000480, write is 0
ram[00000c85] = xxxxxxxx, 00000480, write is 0
ram[00000c86] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c87] = xxxxxxxx, 00000480, write is 0
ram[00000c88] = xxxxxxxx, 00000480, write is 0
ram[00000c89] = xxxxxxxx, 00000480, write is 0
ram[00000c8a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c8b] = xxxxxxxx, 00000480, write is 0
ram[00000c8c] = xxxxxxxx, 00000480, write is 0
ram[00000c8d] = xxxxxxxx, 00000480, write is 0
ram[00000c8e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c8f] = xxxxxxxx, 00000480, write is 0
ram[00000c90] = xxxxxxxx, 00000480, write is 0
ram[00000c91] = xxxxxxxx, 00000480, write is 0
ram[00000c92] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c93] = xxxxxxxx, 00000480, write is 0
ram[00000c94] = xxxxxxxx, 00000480, write is 0
ram[00000c95] = xxxxxxxx, 00000480, write is 0
ram[00000c96] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c97] = xxxxxxxx, 00000480, write is 0
ram[00000c98] = xxxxxxxx, 00000480, write is 0
ram[00000c99] = xxxxxxxx, 00000480, write is 0
ram[00000c9a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c9b] = xxxxxxxx, 00000480, write is 0
ram[00000c9c] = xxxxxxxx, 00000480, write is 0
ram[00000c9d] = xxxxxxxx, 00000480, write is 0
ram[00000c9e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000c9f] = xxxxxxxx, 00000480, write is 0
ram[00000ca0] = xxxxxxxx, 00000480, write is 0
ram[00000ca1] = xxxxxxxx, 00000480, write is 0
ram[00000ca2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ca3] = xxxxxxxx, 00000480, write is 0
ram[00000ca4] = xxxxxxxx, 00000480, write is 0
ram[00000ca5] = xxxxxxxx, 00000480, write is 0
ram[00000ca6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ca7] = xxxxxxxx, 00000480, write is 0
ram[00000ca8] = xxxxxxxx, 00000480, write is 0
ram[00000ca9] = xxxxxxxx, 00000480, write is 0
ram[00000caa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000cab] = xxxxxxxx, 00000480, write is 0
ram[00000cac] = xxxxxxxx, 00000480, write is 0
ram[00000cad] = xxxxxxxx, 00000480, write is 0
ram[00000cae] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000caf] = xxxxxxxx, 00000480, write is 0
ram[00000cb0] = xxxxxxxx, 00000480, write is 0
ram[00000cb1] = xxxxxxxx, 00000480, write is 0
ram[00000cb2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000cb3] = xxxxxxxx, 00000480, write is 0
ram[00000cb4] = xxxxxxxx, 00000480, write is 0
ram[00000cb5] = xxxxxxxx, 00000480, write is 0
ram[00000cb6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000cb7] = xxxxxxxx, 00000480, write is 0
ram[00000cb8] = xxxxxxxx, 00000480, write is 0
ram[00000cb9] = xxxxxxxx, 00000480, write is 0
ram[00000cba] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000cbb] = xxxxxxxx, 00000480, write is 0
ram[00000cbc] = xxxxxxxx, 00000480, write is 0
ram[00000cbd] = xxxxxxxx, 00000480, write is 0
ram[00000cbe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000cbf] = xxxxxxxx, 00000480, write is 0
ram[00000cc0] = xxxxxxxx, 00000480, write is 0
ram[00000cc1] = xxxxxxxx, 00000480, write is 0
ram[00000cc2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000cc3] = xxxxxxxx, 00000480, write is 0
ram[00000cc4] = xxxxxxxx, 00000480, write is 0
ram[00000cc5] = xxxxxxxx, 00000480, write is 0
ram[00000cc6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000cc7] = xxxxxxxx, 00000480, write is 0
ram[00000cc8] = xxxxxxxx, 00000480, write is 0
ram[00000cc9] = xxxxxxxx, 00000480, write is 0
ram[00000cca] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ccb] = xxxxxxxx, 00000480, write is 0
ram[00000ccc] = xxxxxxxx, 00000480, write is 0
ram[00000ccd] = xxxxxxxx, 00000480, write is 0
ram[00000cce] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ccf] = xxxxxxxx, 00000480, write is 0
ram[00000cd0] = xxxxxxxx, 00000480, write is 0
ram[00000cd1] = xxxxxxxx, 00000480, write is 0
ram[00000cd2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000cd3] = xxxxxxxx, 00000480, write is 0
ram[00000cd4] = xxxxxxxx, 00000480, write is 0
ram[00000cd5] = xxxxxxxx, 00000480, write is 0
ram[00000cd6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000cd7] = xxxxxxxx, 00000480, write is 0
ram[00000cd8] = xxxxxxxx, 00000480, write is 0
ram[00000cd9] = xxxxxxxx, 00000480, write is 0
ram[00000cda] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000cdb] = xxxxxxxx, 00000480, write is 0
ram[00000cdc] = xxxxxxxx, 00000480, write is 0
ram[00000cdd] = xxxxxxxx, 00000480, write is 0
ram[00000cde] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000cdf] = xxxxxxxx, 00000480, write is 0
ram[00000ce0] = xxxxxxxx, 00000480, write is 0
ram[00000ce1] = xxxxxxxx, 00000480, write is 0
ram[00000ce2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ce3] = xxxxxxxx, 00000480, write is 0
ram[00000ce4] = xxxxxxxx, 00000480, write is 0
ram[00000ce5] = xxxxxxxx, 00000480, write is 0
ram[00000ce6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ce7] = xxxxxxxx, 00000480, write is 0
ram[00000ce8] = xxxxxxxx, 00000480, write is 0
ram[00000ce9] = xxxxxxxx, 00000480, write is 0
ram[00000cea] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ceb] = xxxxxxxx, 00000480, write is 0
ram[00000cec] = xxxxxxxx, 00000480, write is 0
ram[00000ced] = xxxxxxxx, 00000480, write is 0
ram[00000cee] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000cef] = xxxxxxxx, 00000480, write is 0
ram[00000cf0] = xxxxxxxx, 00000480, write is 0
ram[00000cf1] = xxxxxxxx, 00000480, write is 0
ram[00000cf2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000cf3] = xxxxxxxx, 00000480, write is 0
ram[00000cf4] = xxxxxxxx, 00000480, write is 0
ram[00000cf5] = xxxxxxxx, 00000480, write is 0
ram[00000cf6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000cf7] = xxxxxxxx, 00000480, write is 0
ram[00000cf8] = xxxxxxxx, 00000480, write is 0
ram[00000cf9] = xxxxxxxx, 00000480, write is 0
ram[00000cfa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000cfb] = xxxxxxxx, 00000480, write is 0
ram[00000cfc] = xxxxxxxx, 00000480, write is 0
ram[00000cfd] = xxxxxxxx, 00000480, write is 0
ram[00000cfe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000cff] = xxxxxxxx, 00000480, write is 0
ram[00000d00] = xxxxxxxx, 00000480, write is 0
ram[00000d01] = xxxxxxxx, 00000480, write is 0
ram[00000d02] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d03] = xxxxxxxx, 00000480, write is 0
ram[00000d04] = xxxxxxxx, 00000480, write is 0
ram[00000d05] = xxxxxxxx, 00000480, write is 0
ram[00000d06] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d07] = xxxxxxxx, 00000480, write is 0
ram[00000d08] = xxxxxxxx, 00000480, write is 0
ram[00000d09] = xxxxxxxx, 00000480, write is 0
ram[00000d0a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d0b] = xxxxxxxx, 00000480, write is 0
ram[00000d0c] = xxxxxxxx, 00000480, write is 0
ram[00000d0d] = xxxxxxxx, 00000480, write is 0
ram[00000d0e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d0f] = xxxxxxxx, 00000480, write is 0
ram[00000d10] = xxxxxxxx, 00000480, write is 0
ram[00000d11] = xxxxxxxx, 00000480, write is 0
ram[00000d12] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d13] = xxxxxxxx, 00000480, write is 0
ram[00000d14] = xxxxxxxx, 00000480, write is 0
ram[00000d15] = xxxxxxxx, 00000480, write is 0
ram[00000d16] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d17] = xxxxxxxx, 00000480, write is 0
ram[00000d18] = xxxxxxxx, 00000480, write is 0
ram[00000d19] = xxxxxxxx, 00000480, write is 0
ram[00000d1a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d1b] = xxxxxxxx, 00000480, write is 0
ram[00000d1c] = xxxxxxxx, 00000480, write is 0
ram[00000d1d] = xxxxxxxx, 00000480, write is 0
ram[00000d1e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d1f] = xxxxxxxx, 00000480, write is 0
ram[00000d20] = xxxxxxxx, 00000480, write is 0
ram[00000d21] = xxxxxxxx, 00000480, write is 0
ram[00000d22] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d23] = xxxxxxxx, 00000480, write is 0
ram[00000d24] = xxxxxxxx, 00000480, write is 0
ram[00000d25] = xxxxxxxx, 00000480, write is 0
ram[00000d26] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d27] = xxxxxxxx, 00000480, write is 0
ram[00000d28] = xxxxxxxx, 00000480, write is 0
ram[00000d29] = xxxxxxxx, 00000480, write is 0
ram[00000d2a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d2b] = xxxxxxxx, 00000480, write is 0
ram[00000d2c] = xxxxxxxx, 00000480, write is 0
ram[00000d2d] = xxxxxxxx, 00000480, write is 0
ram[00000d2e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d2f] = xxxxxxxx, 00000480, write is 0
ram[00000d30] = xxxxxxxx, 00000480, write is 0
ram[00000d31] = xxxxxxxx, 00000480, write is 0
ram[00000d32] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d33] = xxxxxxxx, 00000480, write is 0
ram[00000d34] = xxxxxxxx, 00000480, write is 0
ram[00000d35] = xxxxxxxx, 00000480, write is 0
ram[00000d36] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d37] = xxxxxxxx, 00000480, write is 0
ram[00000d38] = xxxxxxxx, 00000480, write is 0
ram[00000d39] = xxxxxxxx, 00000480, write is 0
ram[00000d3a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d3b] = xxxxxxxx, 00000480, write is 0
ram[00000d3c] = xxxxxxxx, 00000480, write is 0
ram[00000d3d] = xxxxxxxx, 00000480, write is 0
ram[00000d3e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d3f] = xxxxxxxx, 00000480, write is 0
ram[00000d40] = xxxxxxxx, 00000480, write is 0
ram[00000d41] = xxxxxxxx, 00000480, write is 0
ram[00000d42] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d43] = xxxxxxxx, 00000480, write is 0
ram[00000d44] = xxxxxxxx, 00000480, write is 0
ram[00000d45] = xxxxxxxx, 00000480, write is 0
ram[00000d46] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d47] = xxxxxxxx, 00000480, write is 0
ram[00000d48] = xxxxxxxx, 00000480, write is 0
ram[00000d49] = xxxxxxxx, 00000480, write is 0
ram[00000d4a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d4b] = xxxxxxxx, 00000480, write is 0
ram[00000d4c] = xxxxxxxx, 00000480, write is 0
ram[00000d4d] = xxxxxxxx, 00000480, write is 0
ram[00000d4e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d4f] = xxxxxxxx, 00000480, write is 0
ram[00000d50] = xxxxxxxx, 00000480, write is 0
ram[00000d51] = xxxxxxxx, 00000480, write is 0
ram[00000d52] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d53] = xxxxxxxx, 00000480, write is 0
ram[00000d54] = xxxxxxxx, 00000480, write is 0
ram[00000d55] = xxxxxxxx, 00000480, write is 0
ram[00000d56] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d57] = xxxxxxxx, 00000480, write is 0
ram[00000d58] = xxxxxxxx, 00000480, write is 0
ram[00000d59] = xxxxxxxx, 00000480, write is 0
ram[00000d5a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d5b] = xxxxxxxx, 00000480, write is 0
ram[00000d5c] = xxxxxxxx, 00000480, write is 0
ram[00000d5d] = xxxxxxxx, 00000480, write is 0
ram[00000d5e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d5f] = xxxxxxxx, 00000480, write is 0
ram[00000d60] = xxxxxxxx, 00000480, write is 0
ram[00000d61] = xxxxxxxx, 00000480, write is 0
ram[00000d62] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d63] = xxxxxxxx, 00000480, write is 0
ram[00000d64] = xxxxxxxx, 00000480, write is 0
ram[00000d65] = xxxxxxxx, 00000480, write is 0
ram[00000d66] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d67] = xxxxxxxx, 00000480, write is 0
ram[00000d68] = xxxxxxxx, 00000480, write is 0
ram[00000d69] = xxxxxxxx, 00000480, write is 0
ram[00000d6a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d6b] = xxxxxxxx, 00000480, write is 0
ram[00000d6c] = xxxxxxxx, 00000480, write is 0
ram[00000d6d] = xxxxxxxx, 00000480, write is 0
ram[00000d6e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d6f] = xxxxxxxx, 00000480, write is 0
ram[00000d70] = xxxxxxxx, 00000480, write is 0
ram[00000d71] = xxxxxxxx, 00000480, write is 0
ram[00000d72] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d73] = xxxxxxxx, 00000480, write is 0
ram[00000d74] = xxxxxxxx, 00000480, write is 0
ram[00000d75] = xxxxxxxx, 00000480, write is 0
ram[00000d76] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d77] = xxxxxxxx, 00000480, write is 0
ram[00000d78] = xxxxxxxx, 00000480, write is 0
ram[00000d79] = xxxxxxxx, 00000480, write is 0
ram[00000d7a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d7b] = xxxxxxxx, 00000480, write is 0
ram[00000d7c] = xxxxxxxx, 00000480, write is 0
ram[00000d7d] = xxxxxxxx, 00000480, write is 0
ram[00000d7e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d7f] = xxxxxxxx, 00000480, write is 0
ram[00000d80] = xxxxxxxx, 00000480, write is 0
ram[00000d81] = xxxxxxxx, 00000480, write is 0
ram[00000d82] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d83] = xxxxxxxx, 00000480, write is 0
ram[00000d84] = xxxxxxxx, 00000480, write is 0
ram[00000d85] = xxxxxxxx, 00000480, write is 0
ram[00000d86] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d87] = xxxxxxxx, 00000480, write is 0
ram[00000d88] = xxxxxxxx, 00000480, write is 0
ram[00000d89] = xxxxxxxx, 00000480, write is 0
ram[00000d8a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d8b] = xxxxxxxx, 00000480, write is 0
ram[00000d8c] = xxxxxxxx, 00000480, write is 0
ram[00000d8d] = xxxxxxxx, 00000480, write is 0
ram[00000d8e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d8f] = xxxxxxxx, 00000480, write is 0
ram[00000d90] = xxxxxxxx, 00000480, write is 0
ram[00000d91] = xxxxxxxx, 00000480, write is 0
ram[00000d92] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d93] = xxxxxxxx, 00000480, write is 0
ram[00000d94] = xxxxxxxx, 00000480, write is 0
ram[00000d95] = xxxxxxxx, 00000480, write is 0
ram[00000d96] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d97] = xxxxxxxx, 00000480, write is 0
ram[00000d98] = xxxxxxxx, 00000480, write is 0
ram[00000d99] = xxxxxxxx, 00000480, write is 0
ram[00000d9a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d9b] = xxxxxxxx, 00000480, write is 0
ram[00000d9c] = xxxxxxxx, 00000480, write is 0
ram[00000d9d] = xxxxxxxx, 00000480, write is 0
ram[00000d9e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000d9f] = xxxxxxxx, 00000480, write is 0
ram[00000da0] = xxxxxxxx, 00000480, write is 0
ram[00000da1] = xxxxxxxx, 00000480, write is 0
ram[00000da2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000da3] = xxxxxxxx, 00000480, write is 0
ram[00000da4] = xxxxxxxx, 00000480, write is 0
ram[00000da5] = xxxxxxxx, 00000480, write is 0
ram[00000da6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000da7] = xxxxxxxx, 00000480, write is 0
ram[00000da8] = xxxxxxxx, 00000480, write is 0
ram[00000da9] = xxxxxxxx, 00000480, write is 0
ram[00000daa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000dab] = xxxxxxxx, 00000480, write is 0
ram[00000dac] = xxxxxxxx, 00000480, write is 0
ram[00000dad] = xxxxxxxx, 00000480, write is 0
ram[00000dae] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000daf] = xxxxxxxx, 00000480, write is 0
ram[00000db0] = xxxxxxxx, 00000480, write is 0
ram[00000db1] = xxxxxxxx, 00000480, write is 0
ram[00000db2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000db3] = xxxxxxxx, 00000480, write is 0
ram[00000db4] = xxxxxxxx, 00000480, write is 0
ram[00000db5] = xxxxxxxx, 00000480, write is 0
ram[00000db6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000db7] = xxxxxxxx, 00000480, write is 0
ram[00000db8] = xxxxxxxx, 00000480, write is 0
ram[00000db9] = xxxxxxxx, 00000480, write is 0
ram[00000dba] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000dbb] = xxxxxxxx, 00000480, write is 0
ram[00000dbc] = xxxxxxxx, 00000480, write is 0
ram[00000dbd] = xxxxxxxx, 00000480, write is 0
ram[00000dbe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000dbf] = xxxxxxxx, 00000480, write is 0
ram[00000dc0] = xxxxxxxx, 00000480, write is 0
ram[00000dc1] = xxxxxxxx, 00000480, write is 0
ram[00000dc2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000dc3] = xxxxxxxx, 00000480, write is 0
ram[00000dc4] = xxxxxxxx, 00000480, write is 0
ram[00000dc5] = xxxxxxxx, 00000480, write is 0
ram[00000dc6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000dc7] = xxxxxxxx, 00000480, write is 0
ram[00000dc8] = xxxxxxxx, 00000480, write is 0
ram[00000dc9] = xxxxxxxx, 00000480, write is 0
ram[00000dca] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000dcb] = xxxxxxxx, 00000480, write is 0
ram[00000dcc] = xxxxxxxx, 00000480, write is 0
ram[00000dcd] = xxxxxxxx, 00000480, write is 0
ram[00000dce] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000dcf] = xxxxxxxx, 00000480, write is 0
ram[00000dd0] = xxxxxxxx, 00000480, write is 0
ram[00000dd1] = xxxxxxxx, 00000480, write is 0
ram[00000dd2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000dd3] = xxxxxxxx, 00000480, write is 0
ram[00000dd4] = xxxxxxxx, 00000480, write is 0
ram[00000dd5] = xxxxxxxx, 00000480, write is 0
ram[00000dd6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000dd7] = xxxxxxxx, 00000480, write is 0
ram[00000dd8] = xxxxxxxx, 00000480, write is 0
ram[00000dd9] = xxxxxxxx, 00000480, write is 0
ram[00000dda] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ddb] = xxxxxxxx, 00000480, write is 0
ram[00000ddc] = xxxxxxxx, 00000480, write is 0
ram[00000ddd] = xxxxxxxx, 00000480, write is 0
ram[00000dde] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ddf] = xxxxxxxx, 00000480, write is 0
ram[00000de0] = xxxxxxxx, 00000480, write is 0
ram[00000de1] = xxxxxxxx, 00000480, write is 0
ram[00000de2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000de3] = xxxxxxxx, 00000480, write is 0
ram[00000de4] = xxxxxxxx, 00000480, write is 0
ram[00000de5] = xxxxxxxx, 00000480, write is 0
ram[00000de6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000de7] = xxxxxxxx, 00000480, write is 0
ram[00000de8] = xxxxxxxx, 00000480, write is 0
ram[00000de9] = xxxxxxxx, 00000480, write is 0
ram[00000dea] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000deb] = xxxxxxxx, 00000480, write is 0
ram[00000dec] = xxxxxxxx, 00000480, write is 0
ram[00000ded] = xxxxxxxx, 00000480, write is 0
ram[00000dee] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000def] = xxxxxxxx, 00000480, write is 0
ram[00000df0] = xxxxxxxx, 00000480, write is 0
ram[00000df1] = xxxxxxxx, 00000480, write is 0
ram[00000df2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000df3] = xxxxxxxx, 00000480, write is 0
ram[00000df4] = xxxxxxxx, 00000480, write is 0
ram[00000df5] = xxxxxxxx, 00000480, write is 0
ram[00000df6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000df7] = xxxxxxxx, 00000480, write is 0
ram[00000df8] = xxxxxxxx, 00000480, write is 0
ram[00000df9] = xxxxxxxx, 00000480, write is 0
ram[00000dfa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000dfb] = xxxxxxxx, 00000480, write is 0
ram[00000dfc] = xxxxxxxx, 00000480, write is 0
ram[00000dfd] = xxxxxxxx, 00000480, write is 0
ram[00000dfe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000dff] = xxxxxxxx, 00000480, write is 0
ram[00000e00] = xxxxxxxx, 00000480, write is 0
ram[00000e01] = xxxxxxxx, 00000480, write is 0
ram[00000e02] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e03] = xxxxxxxx, 00000480, write is 0
ram[00000e04] = xxxxxxxx, 00000480, write is 0
ram[00000e05] = xxxxxxxx, 00000480, write is 0
ram[00000e06] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e07] = xxxxxxxx, 00000480, write is 0
ram[00000e08] = xxxxxxxx, 00000480, write is 0
ram[00000e09] = xxxxxxxx, 00000480, write is 0
ram[00000e0a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e0b] = xxxxxxxx, 00000480, write is 0
ram[00000e0c] = xxxxxxxx, 00000480, write is 0
ram[00000e0d] = xxxxxxxx, 00000480, write is 0
ram[00000e0e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e0f] = xxxxxxxx, 00000480, write is 0
ram[00000e10] = xxxxxxxx, 00000480, write is 0
ram[00000e11] = xxxxxxxx, 00000480, write is 0
ram[00000e12] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e13] = xxxxxxxx, 00000480, write is 0
ram[00000e14] = xxxxxxxx, 00000480, write is 0
ram[00000e15] = xxxxxxxx, 00000480, write is 0
ram[00000e16] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e17] = xxxxxxxx, 00000480, write is 0
ram[00000e18] = xxxxxxxx, 00000480, write is 0
ram[00000e19] = xxxxxxxx, 00000480, write is 0
ram[00000e1a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e1b] = xxxxxxxx, 00000480, write is 0
ram[00000e1c] = xxxxxxxx, 00000480, write is 0
ram[00000e1d] = xxxxxxxx, 00000480, write is 0
ram[00000e1e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e1f] = xxxxxxxx, 00000480, write is 0
ram[00000e20] = xxxxxxxx, 00000480, write is 0
ram[00000e21] = xxxxxxxx, 00000480, write is 0
ram[00000e22] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e23] = xxxxxxxx, 00000480, write is 0
ram[00000e24] = xxxxxxxx, 00000480, write is 0
ram[00000e25] = xxxxxxxx, 00000480, write is 0
ram[00000e26] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e27] = xxxxxxxx, 00000480, write is 0
ram[00000e28] = xxxxxxxx, 00000480, write is 0
ram[00000e29] = xxxxxxxx, 00000480, write is 0
ram[00000e2a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e2b] = xxxxxxxx, 00000480, write is 0
ram[00000e2c] = xxxxxxxx, 00000480, write is 0
ram[00000e2d] = xxxxxxxx, 00000480, write is 0
ram[00000e2e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e2f] = xxxxxxxx, 00000480, write is 0
ram[00000e30] = xxxxxxxx, 00000480, write is 0
ram[00000e31] = xxxxxxxx, 00000480, write is 0
ram[00000e32] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e33] = xxxxxxxx, 00000480, write is 0
ram[00000e34] = xxxxxxxx, 00000480, write is 0
ram[00000e35] = xxxxxxxx, 00000480, write is 0
ram[00000e36] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e37] = xxxxxxxx, 00000480, write is 0
ram[00000e38] = xxxxxxxx, 00000480, write is 0
ram[00000e39] = xxxxxxxx, 00000480, write is 0
ram[00000e3a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e3b] = xxxxxxxx, 00000480, write is 0
ram[00000e3c] = xxxxxxxx, 00000480, write is 0
ram[00000e3d] = xxxxxxxx, 00000480, write is 0
ram[00000e3e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e3f] = xxxxxxxx, 00000480, write is 0
ram[00000e40] = xxxxxxxx, 00000480, write is 0
ram[00000e41] = xxxxxxxx, 00000480, write is 0
ram[00000e42] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e43] = xxxxxxxx, 00000480, write is 0
ram[00000e44] = xxxxxxxx, 00000480, write is 0
ram[00000e45] = xxxxxxxx, 00000480, write is 0
ram[00000e46] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e47] = xxxxxxxx, 00000480, write is 0
ram[00000e48] = xxxxxxxx, 00000480, write is 0
ram[00000e49] = xxxxxxxx, 00000480, write is 0
ram[00000e4a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e4b] = xxxxxxxx, 00000480, write is 0
ram[00000e4c] = xxxxxxxx, 00000480, write is 0
ram[00000e4d] = xxxxxxxx, 00000480, write is 0
ram[00000e4e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e4f] = xxxxxxxx, 00000480, write is 0
ram[00000e50] = xxxxxxxx, 00000480, write is 0
ram[00000e51] = xxxxxxxx, 00000480, write is 0
ram[00000e52] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e53] = xxxxxxxx, 00000480, write is 0
ram[00000e54] = xxxxxxxx, 00000480, write is 0
ram[00000e55] = xxxxxxxx, 00000480, write is 0
ram[00000e56] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e57] = xxxxxxxx, 00000480, write is 0
ram[00000e58] = xxxxxxxx, 00000480, write is 0
ram[00000e59] = xxxxxxxx, 00000480, write is 0
ram[00000e5a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e5b] = xxxxxxxx, 00000480, write is 0
ram[00000e5c] = xxxxxxxx, 00000480, write is 0
ram[00000e5d] = xxxxxxxx, 00000480, write is 0
ram[00000e5e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e5f] = xxxxxxxx, 00000480, write is 0
ram[00000e60] = xxxxxxxx, 00000480, write is 0
ram[00000e61] = xxxxxxxx, 00000480, write is 0
ram[00000e62] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e63] = xxxxxxxx, 00000480, write is 0
ram[00000e64] = xxxxxxxx, 00000480, write is 0
ram[00000e65] = xxxxxxxx, 00000480, write is 0
ram[00000e66] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e67] = xxxxxxxx, 00000480, write is 0
ram[00000e68] = xxxxxxxx, 00000480, write is 0
ram[00000e69] = xxxxxxxx, 00000480, write is 0
ram[00000e6a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e6b] = xxxxxxxx, 00000480, write is 0
ram[00000e6c] = xxxxxxxx, 00000480, write is 0
ram[00000e6d] = xxxxxxxx, 00000480, write is 0
ram[00000e6e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e6f] = xxxxxxxx, 00000480, write is 0
ram[00000e70] = xxxxxxxx, 00000480, write is 0
ram[00000e71] = xxxxxxxx, 00000480, write is 0
ram[00000e72] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e73] = xxxxxxxx, 00000480, write is 0
ram[00000e74] = xxxxxxxx, 00000480, write is 0
ram[00000e75] = xxxxxxxx, 00000480, write is 0
ram[00000e76] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e77] = xxxxxxxx, 00000480, write is 0
ram[00000e78] = xxxxxxxx, 00000480, write is 0
ram[00000e79] = xxxxxxxx, 00000480, write is 0
ram[00000e7a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e7b] = xxxxxxxx, 00000480, write is 0
ram[00000e7c] = xxxxxxxx, 00000480, write is 0
ram[00000e7d] = xxxxxxxx, 00000480, write is 0
ram[00000e7e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e7f] = xxxxxxxx, 00000480, write is 0
ram[00000e80] = xxxxxxxx, 00000480, write is 0
ram[00000e81] = xxxxxxxx, 00000480, write is 0
ram[00000e82] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e83] = xxxxxxxx, 00000480, write is 0
ram[00000e84] = xxxxxxxx, 00000480, write is 0
ram[00000e85] = xxxxxxxx, 00000480, write is 0
ram[00000e86] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e87] = xxxxxxxx, 00000480, write is 0
ram[00000e88] = xxxxxxxx, 00000480, write is 0
ram[00000e89] = xxxxxxxx, 00000480, write is 0
ram[00000e8a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e8b] = xxxxxxxx, 00000480, write is 0
ram[00000e8c] = xxxxxxxx, 00000480, write is 0
ram[00000e8d] = xxxxxxxx, 00000480, write is 0
ram[00000e8e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e8f] = xxxxxxxx, 00000480, write is 0
ram[00000e90] = xxxxxxxx, 00000480, write is 0
ram[00000e91] = xxxxxxxx, 00000480, write is 0
ram[00000e92] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e93] = xxxxxxxx, 00000480, write is 0
ram[00000e94] = xxxxxxxx, 00000480, write is 0
ram[00000e95] = xxxxxxxx, 00000480, write is 0
ram[00000e96] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e97] = xxxxxxxx, 00000480, write is 0
ram[00000e98] = xxxxxxxx, 00000480, write is 0
ram[00000e99] = xxxxxxxx, 00000480, write is 0
ram[00000e9a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e9b] = xxxxxxxx, 00000480, write is 0
ram[00000e9c] = xxxxxxxx, 00000480, write is 0
ram[00000e9d] = xxxxxxxx, 00000480, write is 0
ram[00000e9e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000e9f] = xxxxxxxx, 00000480, write is 0
ram[00000ea0] = xxxxxxxx, 00000480, write is 0
ram[00000ea1] = xxxxxxxx, 00000480, write is 0
ram[00000ea2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ea3] = xxxxxxxx, 00000480, write is 0
ram[00000ea4] = xxxxxxxx, 00000480, write is 0
ram[00000ea5] = xxxxxxxx, 00000480, write is 0
ram[00000ea6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ea7] = xxxxxxxx, 00000480, write is 0
ram[00000ea8] = xxxxxxxx, 00000480, write is 0
ram[00000ea9] = xxxxxxxx, 00000480, write is 0
ram[00000eaa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000eab] = xxxxxxxx, 00000480, write is 0
ram[00000eac] = xxxxxxxx, 00000480, write is 0
ram[00000ead] = xxxxxxxx, 00000480, write is 0
ram[00000eae] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000eaf] = xxxxxxxx, 00000480, write is 0
ram[00000eb0] = xxxxxxxx, 00000480, write is 0
ram[00000eb1] = xxxxxxxx, 00000480, write is 0
ram[00000eb2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000eb3] = xxxxxxxx, 00000480, write is 0
ram[00000eb4] = xxxxxxxx, 00000480, write is 0
ram[00000eb5] = xxxxxxxx, 00000480, write is 0
ram[00000eb6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000eb7] = xxxxxxxx, 00000480, write is 0
ram[00000eb8] = xxxxxxxx, 00000480, write is 0
ram[00000eb9] = xxxxxxxx, 00000480, write is 0
ram[00000eba] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ebb] = xxxxxxxx, 00000480, write is 0
ram[00000ebc] = xxxxxxxx, 00000480, write is 0
ram[00000ebd] = xxxxxxxx, 00000480, write is 0
ram[00000ebe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ebf] = xxxxxxxx, 00000480, write is 0
ram[00000ec0] = xxxxxxxx, 00000480, write is 0
ram[00000ec1] = xxxxxxxx, 00000480, write is 0
ram[00000ec2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ec3] = xxxxxxxx, 00000480, write is 0
ram[00000ec4] = xxxxxxxx, 00000480, write is 0
ram[00000ec5] = xxxxxxxx, 00000480, write is 0
ram[00000ec6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ec7] = xxxxxxxx, 00000480, write is 0
ram[00000ec8] = xxxxxxxx, 00000480, write is 0
ram[00000ec9] = xxxxxxxx, 00000480, write is 0
ram[00000eca] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ecb] = xxxxxxxx, 00000480, write is 0
ram[00000ecc] = xxxxxxxx, 00000480, write is 0
ram[00000ecd] = xxxxxxxx, 00000480, write is 0
ram[00000ece] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ecf] = xxxxxxxx, 00000480, write is 0
ram[00000ed0] = xxxxxxxx, 00000480, write is 0
ram[00000ed1] = xxxxxxxx, 00000480, write is 0
ram[00000ed2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ed3] = xxxxxxxx, 00000480, write is 0
ram[00000ed4] = xxxxxxxx, 00000480, write is 0
ram[00000ed5] = xxxxxxxx, 00000480, write is 0
ram[00000ed6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ed7] = xxxxxxxx, 00000480, write is 0
ram[00000ed8] = xxxxxxxx, 00000480, write is 0
ram[00000ed9] = xxxxxxxx, 00000480, write is 0
ram[00000eda] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000edb] = xxxxxxxx, 00000480, write is 0
ram[00000edc] = xxxxxxxx, 00000480, write is 0
ram[00000edd] = xxxxxxxx, 00000480, write is 0
ram[00000ede] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000edf] = xxxxxxxx, 00000480, write is 0
ram[00000ee0] = xxxxxxxx, 00000480, write is 0
ram[00000ee1] = xxxxxxxx, 00000480, write is 0
ram[00000ee2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ee3] = xxxxxxxx, 00000480, write is 0
ram[00000ee4] = xxxxxxxx, 00000480, write is 0
ram[00000ee5] = xxxxxxxx, 00000480, write is 0
ram[00000ee6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ee7] = xxxxxxxx, 00000480, write is 0
ram[00000ee8] = xxxxxxxx, 00000480, write is 0
ram[00000ee9] = xxxxxxxx, 00000480, write is 0
ram[00000eea] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000eeb] = xxxxxxxx, 00000480, write is 0
ram[00000eec] = xxxxxxxx, 00000480, write is 0
ram[00000eed] = xxxxxxxx, 00000480, write is 0
ram[00000eee] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000eef] = xxxxxxxx, 00000480, write is 0
ram[00000ef0] = xxxxxxxx, 00000480, write is 0
ram[00000ef1] = xxxxxxxx, 00000480, write is 0
ram[00000ef2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ef3] = xxxxxxxx, 00000480, write is 0
ram[00000ef4] = xxxxxxxx, 00000480, write is 0
ram[00000ef5] = xxxxxxxx, 00000480, write is 0
ram[00000ef6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ef7] = xxxxxxxx, 00000480, write is 0
ram[00000ef8] = xxxxxxxx, 00000480, write is 0
ram[00000ef9] = xxxxxxxx, 00000480, write is 0
ram[00000efa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000efb] = xxxxxxxx, 00000480, write is 0
ram[00000efc] = xxxxxxxx, 00000480, write is 0
ram[00000efd] = xxxxxxxx, 00000480, write is 0
ram[00000efe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000eff] = xxxxxxxx, 00000480, write is 0
ram[00000f00] = xxxxxxxx, 00000480, write is 0
ram[00000f01] = xxxxxxxx, 00000480, write is 0
ram[00000f02] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f03] = xxxxxxxx, 00000480, write is 0
ram[00000f04] = xxxxxxxx, 00000480, write is 0
ram[00000f05] = xxxxxxxx, 00000480, write is 0
ram[00000f06] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f07] = xxxxxxxx, 00000480, write is 0
ram[00000f08] = xxxxxxxx, 00000480, write is 0
ram[00000f09] = xxxxxxxx, 00000480, write is 0
ram[00000f0a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f0b] = xxxxxxxx, 00000480, write is 0
ram[00000f0c] = xxxxxxxx, 00000480, write is 0
ram[00000f0d] = xxxxxxxx, 00000480, write is 0
ram[00000f0e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f0f] = xxxxxxxx, 00000480, write is 0
ram[00000f10] = xxxxxxxx, 00000480, write is 0
ram[00000f11] = xxxxxxxx, 00000480, write is 0
ram[00000f12] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f13] = xxxxxxxx, 00000480, write is 0
ram[00000f14] = xxxxxxxx, 00000480, write is 0
ram[00000f15] = xxxxxxxx, 00000480, write is 0
ram[00000f16] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f17] = xxxxxxxx, 00000480, write is 0
ram[00000f18] = xxxxxxxx, 00000480, write is 0
ram[00000f19] = xxxxxxxx, 00000480, write is 0
ram[00000f1a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f1b] = xxxxxxxx, 00000480, write is 0
ram[00000f1c] = xxxxxxxx, 00000480, write is 0
ram[00000f1d] = xxxxxxxx, 00000480, write is 0
ram[00000f1e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f1f] = xxxxxxxx, 00000480, write is 0
ram[00000f20] = xxxxxxxx, 00000480, write is 0
ram[00000f21] = xxxxxxxx, 00000480, write is 0
ram[00000f22] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f23] = xxxxxxxx, 00000480, write is 0
ram[00000f24] = xxxxxxxx, 00000480, write is 0
ram[00000f25] = xxxxxxxx, 00000480, write is 0
ram[00000f26] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f27] = xxxxxxxx, 00000480, write is 0
ram[00000f28] = xxxxxxxx, 00000480, write is 0
ram[00000f29] = xxxxxxxx, 00000480, write is 0
ram[00000f2a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f2b] = xxxxxxxx, 00000480, write is 0
ram[00000f2c] = xxxxxxxx, 00000480, write is 0
ram[00000f2d] = xxxxxxxx, 00000480, write is 0
ram[00000f2e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f2f] = xxxxxxxx, 00000480, write is 0
ram[00000f30] = xxxxxxxx, 00000480, write is 0
ram[00000f31] = xxxxxxxx, 00000480, write is 0
ram[00000f32] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f33] = xxxxxxxx, 00000480, write is 0
ram[00000f34] = xxxxxxxx, 00000480, write is 0
ram[00000f35] = xxxxxxxx, 00000480, write is 0
ram[00000f36] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f37] = xxxxxxxx, 00000480, write is 0
ram[00000f38] = xxxxxxxx, 00000480, write is 0
ram[00000f39] = xxxxxxxx, 00000480, write is 0
ram[00000f3a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f3b] = xxxxxxxx, 00000480, write is 0
ram[00000f3c] = xxxxxxxx, 00000480, write is 0
ram[00000f3d] = xxxxxxxx, 00000480, write is 0
ram[00000f3e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f3f] = xxxxxxxx, 00000480, write is 0
ram[00000f40] = xxxxxxxx, 00000480, write is 0
ram[00000f41] = xxxxxxxx, 00000480, write is 0
ram[00000f42] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f43] = xxxxxxxx, 00000480, write is 0
ram[00000f44] = xxxxxxxx, 00000480, write is 0
ram[00000f45] = xxxxxxxx, 00000480, write is 0
ram[00000f46] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f47] = xxxxxxxx, 00000480, write is 0
ram[00000f48] = xxxxxxxx, 00000480, write is 0
ram[00000f49] = xxxxxxxx, 00000480, write is 0
ram[00000f4a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f4b] = xxxxxxxx, 00000480, write is 0
ram[00000f4c] = xxxxxxxx, 00000480, write is 0
ram[00000f4d] = xxxxxxxx, 00000480, write is 0
ram[00000f4e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f4f] = xxxxxxxx, 00000480, write is 0
ram[00000f50] = xxxxxxxx, 00000480, write is 0
ram[00000f51] = xxxxxxxx, 00000480, write is 0
ram[00000f52] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f53] = xxxxxxxx, 00000480, write is 0
ram[00000f54] = xxxxxxxx, 00000480, write is 0
ram[00000f55] = xxxxxxxx, 00000480, write is 0
ram[00000f56] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f57] = xxxxxxxx, 00000480, write is 0
ram[00000f58] = xxxxxxxx, 00000480, write is 0
ram[00000f59] = xxxxxxxx, 00000480, write is 0
ram[00000f5a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f5b] = xxxxxxxx, 00000480, write is 0
ram[00000f5c] = xxxxxxxx, 00000480, write is 0
ram[00000f5d] = xxxxxxxx, 00000480, write is 0
ram[00000f5e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f5f] = xxxxxxxx, 00000480, write is 0
ram[00000f60] = xxxxxxxx, 00000480, write is 0
ram[00000f61] = xxxxxxxx, 00000480, write is 0
ram[00000f62] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f63] = xxxxxxxx, 00000480, write is 0
ram[00000f64] = xxxxxxxx, 00000480, write is 0
ram[00000f65] = xxxxxxxx, 00000480, write is 0
ram[00000f66] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f67] = xxxxxxxx, 00000480, write is 0
ram[00000f68] = xxxxxxxx, 00000480, write is 0
ram[00000f69] = xxxxxxxx, 00000480, write is 0
ram[00000f6a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f6b] = xxxxxxxx, 00000480, write is 0
ram[00000f6c] = xxxxxxxx, 00000480, write is 0
ram[00000f6d] = xxxxxxxx, 00000480, write is 0
ram[00000f6e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f6f] = xxxxxxxx, 00000480, write is 0
ram[00000f70] = xxxxxxxx, 00000480, write is 0
ram[00000f71] = xxxxxxxx, 00000480, write is 0
ram[00000f72] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f73] = xxxxxxxx, 00000480, write is 0
ram[00000f74] = xxxxxxxx, 00000480, write is 0
ram[00000f75] = xxxxxxxx, 00000480, write is 0
ram[00000f76] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f77] = xxxxxxxx, 00000480, write is 0
ram[00000f78] = xxxxxxxx, 00000480, write is 0
ram[00000f79] = xxxxxxxx, 00000480, write is 0
ram[00000f7a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f7b] = xxxxxxxx, 00000480, write is 0
ram[00000f7c] = xxxxxxxx, 00000480, write is 0
ram[00000f7d] = xxxxxxxx, 00000480, write is 0
ram[00000f7e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f7f] = xxxxxxxx, 00000480, write is 0
ram[00000f80] = xxxxxxxx, 00000480, write is 0
ram[00000f81] = xxxxxxxx, 00000480, write is 0
ram[00000f82] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f83] = xxxxxxxx, 00000480, write is 0
ram[00000f84] = xxxxxxxx, 00000480, write is 0
ram[00000f85] = xxxxxxxx, 00000480, write is 0
ram[00000f86] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f87] = xxxxxxxx, 00000480, write is 0
ram[00000f88] = xxxxxxxx, 00000480, write is 0
ram[00000f89] = xxxxxxxx, 00000480, write is 0
ram[00000f8a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f8b] = xxxxxxxx, 00000480, write is 0
ram[00000f8c] = xxxxxxxx, 00000480, write is 0
ram[00000f8d] = xxxxxxxx, 00000480, write is 0
ram[00000f8e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f8f] = xxxxxxxx, 00000480, write is 0
ram[00000f90] = xxxxxxxx, 00000480, write is 0
ram[00000f91] = xxxxxxxx, 00000480, write is 0
ram[00000f92] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f93] = xxxxxxxx, 00000480, write is 0
ram[00000f94] = xxxxxxxx, 00000480, write is 0
ram[00000f95] = xxxxxxxx, 00000480, write is 0
ram[00000f96] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f97] = xxxxxxxx, 00000480, write is 0
ram[00000f98] = xxxxxxxx, 00000480, write is 0
ram[00000f99] = xxxxxxxx, 00000480, write is 0
ram[00000f9a] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f9b] = xxxxxxxx, 00000480, write is 0
ram[00000f9c] = xxxxxxxx, 00000480, write is 0
ram[00000f9d] = xxxxxxxx, 00000480, write is 0
ram[00000f9e] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000f9f] = xxxxxxxx, 00000480, write is 0
ram[00000fa0] = xxxxxxxx, 00000480, write is 0
ram[00000fa1] = xxxxxxxx, 00000480, write is 0
ram[00000fa2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000fa3] = xxxxxxxx, 00000480, write is 0
ram[00000fa4] = xxxxxxxx, 00000480, write is 0
ram[00000fa5] = xxxxxxxx, 00000480, write is 0
ram[00000fa6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000fa7] = xxxxxxxx, 00000480, write is 0
ram[00000fa8] = xxxxxxxx, 00000480, write is 0
ram[00000fa9] = xxxxxxxx, 00000480, write is 0
ram[00000faa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000fab] = xxxxxxxx, 00000480, write is 0
ram[00000fac] = xxxxxxxx, 00000480, write is 0
ram[00000fad] = xxxxxxxx, 00000480, write is 0
ram[00000fae] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000faf] = xxxxxxxx, 00000480, write is 0
ram[00000fb0] = xxxxxxxx, 00000480, write is 0
ram[00000fb1] = xxxxxxxx, 00000480, write is 0
ram[00000fb2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000fb3] = xxxxxxxx, 00000480, write is 0
ram[00000fb4] = xxxxxxxx, 00000480, write is 0
ram[00000fb5] = xxxxxxxx, 00000480, write is 0
ram[00000fb6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000fb7] = xxxxxxxx, 00000480, write is 0
ram[00000fb8] = xxxxxxxx, 00000480, write is 0
ram[00000fb9] = xxxxxxxx, 00000480, write is 0
ram[00000fba] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000fbb] = xxxxxxxx, 00000480, write is 0
ram[00000fbc] = xxxxxxxx, 00000480, write is 0
ram[00000fbd] = xxxxxxxx, 00000480, write is 0
ram[00000fbe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000fbf] = xxxxxxxx, 00000480, write is 0
ram[00000fc0] = xxxxxxxx, 00000480, write is 0
ram[00000fc1] = xxxxxxxx, 00000480, write is 0
ram[00000fc2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000fc3] = xxxxxxxx, 00000480, write is 0
ram[00000fc4] = xxxxxxxx, 00000480, write is 0
ram[00000fc5] = xxxxxxxx, 00000480, write is 0
ram[00000fc6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000fc7] = xxxxxxxx, 00000480, write is 0
ram[00000fc8] = xxxxxxxx, 00000480, write is 0
ram[00000fc9] = xxxxxxxx, 00000480, write is 0
ram[00000fca] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000fcb] = xxxxxxxx, 00000480, write is 0
ram[00000fcc] = xxxxxxxx, 00000480, write is 0
ram[00000fcd] = xxxxxxxx, 00000480, write is 0
ram[00000fce] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000fcf] = xxxxxxxx, 00000480, write is 0
ram[00000fd0] = xxxxxxxx, 00000480, write is 0
ram[00000fd1] = xxxxxxxx, 00000480, write is 0
ram[00000fd2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000fd3] = xxxxxxxx, 00000480, write is 0
ram[00000fd4] = xxxxxxxx, 00000480, write is 0
ram[00000fd5] = xxxxxxxx, 00000480, write is 0
ram[00000fd6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000fd7] = xxxxxxxx, 00000480, write is 0
ram[00000fd8] = xxxxxxxx, 00000480, write is 0
ram[00000fd9] = xxxxxxxx, 00000480, write is 0
ram[00000fda] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000fdb] = xxxxxxxx, 00000480, write is 0
ram[00000fdc] = xxxxxxxx, 00000480, write is 0
ram[00000fdd] = xxxxxxxx, 00000480, write is 0
ram[00000fde] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000fdf] = xxxxxxxx, 00000480, write is 0
ram[00000fe0] = xxxxxxxx, 00000480, write is 0
ram[00000fe1] = xxxxxxxx, 00000480, write is 0
ram[00000fe2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000fe3] = xxxxxxxx, 00000480, write is 0
ram[00000fe4] = xxxxxxxx, 00000480, write is 0
ram[00000fe5] = xxxxxxxx, 00000480, write is 0
ram[00000fe6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000fe7] = xxxxxxxx, 00000480, write is 0
ram[00000fe8] = xxxxxxxx, 00000480, write is 0
ram[00000fe9] = xxxxxxxx, 00000480, write is 0
ram[00000fea] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000feb] = xxxxxxxx, 00000480, write is 0
ram[00000fec] = xxxxxxxx, 00000480, write is 0
ram[00000fed] = xxxxxxxx, 00000480, write is 0
ram[00000fee] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000fef] = xxxxxxxx, 00000480, write is 0
ram[00000ff0] = xxxxxxxx, 00000480, write is 0
ram[00000ff1] = xxxxxxxx, 00000480, write is 0
ram[00000ff2] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ff3] = xxxxxxxx, 00000480, write is 0
ram[00000ff4] = xxxxxxxx, 00000480, write is 0
ram[00000ff5] = xxxxxxxx, 00000480, write is 0
ram[00000ff6] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ff7] = xxxxxxxx, 00000480, write is 0
ram[00000ff8] = xxxxxxxx, 00000480, write is 0
ram[00000ff9] = xxxxxxxx, 00000480, write is 0
ram[00000ffa] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000ffb] = xxxxxxxx, 00000480, write is 0
ram[00000ffc] = xxxxxxxx, 00000480, write is 0
ram[00000ffd] = xxxxxxxx, 00000480, write is 0
ram[00000ffe] = xxxxxxxx, 00000480, write is 0
-------------------------------------------------------------------------------
reset=0, clk_enable=1
i_word=00000000000000000000000000001000, active=0, reg_write=1
reg_a_read_index= 0, reg_b_read_index= 0
reg_a_read_data=00000000, reg_b_read_data=00000000
reg_write_data=xxxxxxxx, result=xxxxxxxx, reg_write_index= 0
muldiv=0, result_lo=xxxxxxxx, result_hi=xxxxxxxx, lo_out=00000000, hi_out=00000000
pc=bfc00168, state=1
ram[00000fff] = xxxxxxxx, 00000480, write is 0
xxxxxxxx, 12345678
FATAL: test/tb/addiu_3_harvard_tb.v:77: wrong value loaded
       Time: 11104 Scope: addiu_tb
