# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 670 0.000512 2048 240 1490 19456 5.04611 3.58166 79.7253 104.792 193.255 193.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1830 0.000512 512 230 230 36480 0.723488 0.830944 4.11811 26.2933 32.0362 32.1147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 630 3.2e-05 512 240 230 262144 63.2796 13.3222 39.7756 418.006 534.649 534.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1090 0.000128 512 330 560 114688 7.94483 3.40899 39.2169 104.755 155.51 155.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1850 0.000128 2048 250 3050 146304 11.5697 14.4215 895.698 419.427 1341.2 1341.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 590 0.000128 4096 50 2710 136576 23.0812 28.3512 1461.75 838.784 2352.05 2352.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1030 3.2e-05 1024 60 710 592896 46.1851 26.882 514.093 838.672 1425.99 1426.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1330 0.000256 1024 230 540 68608 4.50966 3.40582 41.3164 124.225 173.556 173.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1290 0.000256 512 500 340 54272 3.65539 1.7033 11.6589 52.4374 69.6067 69.7317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1420 6.4e-05 2048 290 2370 273408 44.1693 28.3935 1516.94 838.866 2428.5 2428.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 670 0.000512 2048 240 1490 19296 5.07914 3.568 90.2705 104.659 203.685 203.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1830 0.000512 512 230 230 36432 0.726848 0.832768 4.67699 26.2585 32.5652 32.6431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 630 3.2e-05 512 240 230 239616 63.7486 13.058 41.6614 408.108 526.848 527.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1090 0.000128 512 330 560 112896 7.93792 3.4089 44.9851 103.836 160.346 160.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1850 0.000128 2048 250 3050 146304 11.6058 14.3912 1043.95 418.992 1489.01 1489.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 590 0.000128 4096 50 2710 136512 23.1299 28.3911 1653.45 838.16 2543.21 2543.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1030 3.2e-05 1024 60 710 593280 46.1997 26.9423 582.519 837.716 1493.53 1493.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1330 0.000256 1024 230 540 68832 4.53926 3.42886 47.5131 125.748 181.329 181.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1290 0.000256 512 500 340 54144 3.62883 1.6937 13.4392 51.9836 70.9011 71.0272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1420 6.4e-05 2048 290 2370 273600 44.2803 28.3654 1753.25 837.814 2663.84 2663.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 670 0.000512 2048 240 1490 19200 5.01555 3.54947 93.1259 104.32 206.127 206.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1830 0.000512 512 230 230 36320 0.724992 0.831328 4.86598 26.2803 32.7754 32.8561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 630 3.2e-05 512 240 230 245760 63.8978 13.1431 44.769 412.527 534.605 534.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1090 0.000128 512 330 560 115200 7.95955 3.41709 48.0044 105.125 164.692 164.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1850 0.000128 2048 250 3050 146240 11.5732 14.3664 1085.86 419.48 1531.36 1531.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 590 0.000128 4096 50 2710 136640 23.0871 28.3786 1728.79 838.907 2619.24 2619.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1030 3.2e-05 1024 60 710 592640 46.1473 26.921 609.047 838.714 1521 1521.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1330 0.000256 1024 230 540 68480 4.51312 3.40582 49.7687 124.296 182.082 182.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1290 0.000256 512 500 340 53760 3.60717 1.68893 14.0475 51.76 71.2554 71.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1420 6.4e-05 2048 290 2370 273280 44.2077 28.3525 1825.5 838.716 2736.92 2737.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 670 0.000512 2048 240 1490 19200 5.0247 3.56912 87.4819 104.532 200.718 200.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1830 0.000512 512 230 230 36288 0.723968 0.828032 4.55043 26.2214 32.3955 32.4751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 630 3.2e-05 512 240 230 245760 63.7957 13.1297 41.6628 412.519 531.364 531.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1090 0.000128 512 330 560 113664 7.80022 3.39734 43.9036 103.405 158.683 158.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1850 0.000128 2048 250 3050 146304 11.5477 14.3489 1012.11 419.331 1457.41 1457.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 590 0.000128 4096 50 2710 136512 23.0359 28.3338 1607.98 838.599 2498.02 2498.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1030 3.2e-05 1024 60 710 591360 46.126 26.8689 565.952 837.266 1476.37 1476.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1330 0.000256 1024 230 540 68736 4.51728 3.40947 46.3792 124.471 178.879 178.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1290 0.000256 512 500 340 53760 3.59818 1.68672 13.0306 51.7713 70.2368 70.3683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1420 6.4e-05 2048 290 2370 272640 44.149 28.3883 1695.21 837.26 2605.14 2605.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 670 0.000512 2048 240 1490 19200 5.06842 3.56352 88.5992 104.502 201.842 201.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1830 0.000512 512 230 230 36200 0.727552 0.82752 4.57354 26.2138 32.4117 32.4893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 630 3.2e-05 512 240 230 230400 65.9284 13.1715 39.4696 412.185 531.027 531.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1090 0.000128 512 330 560 112000 7.93558 3.40269 43.8673 103.327 158.717 158.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1850 0.000128 2048 250 3050 146200 11.6451 14.3788 1024.01 418.747 1468.85 1468.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 590 0.000128 4096 50 2710 136400 23.2346 28.4119 1627.91 837.662 2517.29 2517.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1030 3.2e-05 1024 60 710 592000 46.3392 26.9544 574.708 837.134 1485.29 1485.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1330 0.000256 1024 230 540 68800 4.5441 3.42374 47.1 125.532 180.698 180.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1290 0.000256 512 500 340 52800 3.66019 1.68781 13.0118 51.7301 70.2454 70.3716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1420 6.4e-05 2048 290 2370 272800 44.4439 28.3628 1719.46 837.437 2629.84 2629.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 670 0.000512 2048 240 1490 18816 5.00432 3.51642 87.9684 103.797 200.398 200.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1830 0.000512 512 230 230 36288 0.723264 0.82944 4.77798 26.1892 32.5928 32.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 630 3.2e-05 512 240 230 229376 63.9652 13.0426 40.8214 403.944 522.039 522.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1090 0.000128 512 330 560 111104 8.01043 3.40141 45.1834 103.678 160.455 160.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1850 0.000128 2048 250 3050 146272 11.5833 14.3933 1051.49 419.115 1496.66 1496.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 590 0.000128 4096 50 2710 136416 23.1038 28.3768 1666.3 838.555 2556.41 2556.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1030 3.2e-05 1024 60 710 591360 46.1628 26.9049 590.082 836.588 1499.9 1500.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1330 0.000256 1024 230 540 68544 4.52381 3.41581 48.464 124.37 180.873 180.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1290 0.000256 512 500 340 53760 3.62243 1.6929 13.6686 51.9173 71.06 71.1862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1420 6.4e-05 2048 290 2370 272384 44.2489 28.3272 1757.54 838.359 2668.62 2668.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 670 0.000512 2048 240 1490 19200 5.08083 3.57354 89.7807 104.859 203.408 203.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1830 0.000512 512 230 230 36240 0.728384 0.831648 4.7817 26.3076 32.718 32.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 630 3.2e-05 512 240 230 245760 63.9305 13.1621 43.8936 412.54 533.801 534.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1090 0.000128 512 330 560 111360 7.96816 3.39974 45.3812 103.436 160.369 160.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1850 0.000128 2048 250 3050 146160 11.6019 14.4101 1055.66 419.149 1500.9 1500.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 590 0.000128 4096 50 2710 136320 23.1202 28.3907 1676.58 838.28 2566.45 2566.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1030 3.2e-05 1024 60 710 591360 46.3734 26.9295 591.321 837.8 1502.59 1502.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1330 0.000256 1024 230 540 68640 4.53395 3.41811 48.564 124.344 180.959 181.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1290 0.000256 512 500 340 53760 3.62032 1.6871 13.686 51.783 70.9307 71.0595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1420 6.4e-05 2048 290 2370 272640 44.3717 28.3586 1771.02 837.962 2681.86 2681.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 670 0.000512 2048 240 1490 19456 5.06346 3.59043 88.4551 104.965 202.19 202.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1830 0.000512 512 230 230 36352 0.730304 0.83136 4.65885 26.3329 32.6225 32.7004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 630 3.2e-05 512 240 230 262144 63.2596 13.3325 45.1156 418.046 540.026 540.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1090 0.000128 512 330 560 114688 7.94077 3.40938 45.4797 104.82 161.832 161.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1850 0.000128 2048 250 3050 145920 11.5447 14.3749 1019.29 418.911 1464.2 1464.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 590 0.000128 4096 50 2710 136192 23.0543 28.3554 1619.29 837.784 2508.56 2508.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1030 3.2e-05 1024 60 710 591872 46.1881 26.8865 573.632 838.651 1485.52 1485.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1330 0.000256 1024 230 540 68608 4.51213 3.40992 47.0796 123.532 178.636 178.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1290 0.000256 512 500 340 53248 3.69597 1.70598 13.1313 52.4928 71.1825 71.3138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1420 6.4e-05 2048 290 2370 273408 44.1304 28.3748 1715.55 838.913 2627.1 2627.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 670 0.000512 2048 240 1490 18432 5.01306 3.53002 85.6433 103.762 198.059 198.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1830 0.000512 512 230 230 36096 0.724512 0.829184 4.67491 26.2879 32.5892 32.6627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 630 3.2e-05 512 240 230 196608 65.9108 12.8125 34.3307 396.111 509.433 509.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1090 0.000128 512 330 560 110592 7.99626 3.39968 44.0292 103.456 159.068 159.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1850 0.000128 2048 250 3050 145920 11.5548 14.3401 1027.81 419.086 1472.87 1472.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 590 0.000128 4096 50 2710 136320 23.0452 28.3341 1635.65 838.11 2525.22 2525.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1030 3.2e-05 1024 60 710 589824 46.3022 26.8656 574.485 837.437 1485.25 1485.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1330 0.000256 1024 230 540 68352 4.49757 3.40787 47.1937 125.034 180.234 180.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1290 0.000256 512 500 340 52224 3.66877 1.6856 13.0047 51.8323 70.3485 70.4736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1420 6.4e-05 2048 290 2370 271872 44.2273 28.3096 1721.47 837.665 2631.81 2631.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 670 0.000512 2048 240 1490 18400 5.03456 3.5168 90.9465 103.774 203.378 203.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1830 0.000512 512 230 230 36000 0.7272 0.830816 4.94822 26.301 32.8787 32.9557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 630 3.2e-05 512 240 230 204800 69.0253 13.161 38.4251 412.554 533.438 533.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1090 0.000128 512 330 560 108800 8.11706 3.40586 46.7681 103.448 161.922 162.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1850 0.000128 2048 250 3050 146000 11.5986 14.3895 1107.62 419.322 1553 1553.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 590 0.000128 4096 50 2710 136400 23.1375 28.393 1732.05 838.684 2622.34 2622.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1030 3.2e-05 1024 60 710 592000 46.2346 26.9302 613.938 837.876 1525.14 1525.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1330 0.000256 1024 230 540 68000 4.52419 3.41395 50.2497 123.923 182.21 182.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1290 0.000256 512 500 340 51200 3.72 1.68762 13.6961 51.8338 71.0894 71.2182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1420 6.4e-05 2048 290 2370 272000 44.3618 28.373 1846.37 838.15 2757.39 2757.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 670 0.000512 2048 240 1490 18432 4.95587 3.47341 101.916 102.456 212.914 213.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1830 0.000512 512 230 230 35840 0.719008 0.824256 5.89008 26.0492 33.5536 33.6316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 630 3.2e-05 512 240 230 196608 65.9091 12.8123 43.424 395.747 518.158 518.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1090 0.000128 512 330 560 114688 7.95446 3.41274 57.675 104.777 174.002 174.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1850 0.000128 2048 250 3050 145408 11.5448 14.352 1280.68 418.152 1724.8 1724.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 590 0.000128 4096 50 2710 135680 23.0577 28.3285 2037.76 836.287 2925.51 2925.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1030 3.2e-05 1024 60 710 589824 46.0391 26.8248 722.936 835.168 1631.13 1631.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1330 0.000256 1024 230 540 68608 4.51878 3.41181 59.6238 125.098 192.755 192.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1290 0.000256 512 500 340 53248 3.69818 1.70598 16.7254 52.5121 74.7998 74.9263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1420 6.4e-05 2048 290 2370 272384 44.0402 28.3221 2155.95 836.998 3065.44 3065.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 670 0.000512 2048 240 1500 19456 5.05619 3.57824 86.2234 104.619 199.587 199.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1830 0.000512 512 230 225 36608 0.725376 0.833344 7.27034 26.2902 35.1907 35.2686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 630 3.2e-05 512 240 240 262144 63.5158 13.3333 72.9007 417.632 567.655 567.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1090 0.000128 512 330 555 114688 7.93184 3.41328 38.2373 104.661 154.426 154.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1850 0.000128 2048 250 3060 146304 11.5333 14.3401 890.943 418.988 1335.88 1335.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 590 0.000128 4096 50 2715 136512 23.0795 28.3316 1498.22 837.833 2387.54 2387.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1030 3.2e-05 1024 60 705 593408 46.1949 26.8761 565.203 837.856 1476.29 1476.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1330 0.000256 1024 230 540 68736 4.54653 3.41478 77.1521 123.842 209.059 209.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1290 0.000256 512 500 345 54272 3.65334 1.70416 18.7356 52.3757 76.627 76.7589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1420 6.4e-05 2048 290 2370 273664 44.0785 28.3116 1494.07 837.959 2404.55 2404.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 670 0.000512 2048 240 1500 19360 5.07674 3.57235 79.7599 104.657 193.175 193.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1830 0.000512 512 230 225 36560 0.726752 0.82944 7.51114 26.3185 35.4523 35.5374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 630 3.2e-05 512 240 240 266240 63.3662 13.3944 72.0076 419.402 568.447 568.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1090 0.000128 512 330 555 115200 7.9865 3.42016 39.2618 105.1 155.95 156.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1850 0.000128 2048 250 3060 146320 11.6094 14.3729 901.185 419.419 1346.66 1346.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 590 0.000128 4096 50 2715 136480 23.1875 28.3892 1517.27 838.739 2407.67 2407.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1030 3.2e-05 1024 60 705 593280 46.2984 26.9436 503.034 839.615 1416.05 1416.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1330 0.000256 1024 230 540 68640 4.54768 3.42659 41.6686 126.133 175.877 175.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1290 0.000256 512 500 345 54400 3.6775 1.71389 11.7486 52.5977 69.8912 70.0166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1420 6.4e-05 2048 290 2370 273600 44.2946 28.3648 1511.25 838.671 2422.71 2422.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 670 0.000512 2048 240 1500 19392 5.08301 3.5809 80.3711 104.93 194.074 194.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1830 0.000512 512 230 225 36576 0.724992 0.83328 3.91312 26.3284 31.8709 31.9487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 630 3.2e-05 512 240 240 245760 64.0792 13.14 64.7301 412.544 554.761 554.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1090 0.000128 512 330 555 113664 7.95603 3.40992 38.5788 104.423 154.553 154.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1850 0.000128 2048 250 3060 146304 11.5765 14.3573 895.805 419.512 1341.33 1341.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 590 0.000128 4096 50 2715 136512 23.1147 28.377 1436.51 839.007 2327.08 2327.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1030 3.2e-05 1024 60 705 592896 46.1991 27.3613 499.389 838.392 1411.5 1411.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1330 0.000256 1024 230 540 68544 4.51978 3.41232 41.4798 126.044 175.557 175.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1290 0.000256 512 500 345 53760 3.6543 1.69574 11.5794 52.2577 69.342 69.4688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1420 6.4e-05 2048 290 2370 273408 44.1689 28.3744 1501.53 838.454 2412.66 2412.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 670 0.000512 2048 240 1500 19488 5.07482 3.57866 80.0134 104.852 193.634 193.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1830 0.000512 512 230 225 36512 0.72736 0.835232 4.03661 26.3062 31.9792 32.0552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 630 3.2e-05 512 240 240 258048 62.8359 13.1906 41.1738 413.516 530.988 531.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1090 0.000128 512 330 555 114688 7.99296 3.41619 39.6436 104.838 156.077 156.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1850 0.000128 2048 250 3060 146272 11.6019 14.4125 917.423 418.955 1362.47 1362.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 590 0.000128 4096 50 2715 136416 23.1735 28.3894 1458.07 837.848 2347.56 2347.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1030 3.2e-05 1024 60 705 593152 46.2914 26.9468 512.06 837.763 1423.23 1423.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1330 0.000256 1024 230 540 68544 4.54042 3.4217 41.7224 124.461 174.249 174.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1290 0.000256 512 500 345 54656 3.66374 1.70803 12.1346 52.4733 70.1352 70.2621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1420 6.4e-05 2048 290 2370 273728 44.266 28.3836 1539.15 837.848 2449.79 2449.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 670 0.000512 2048 240 1500 19456 5.04934 3.5799 83.5522 104.791 197.085 197.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1830 0.000512 512 230 225 36480 0.724992 0.82944 4.16739 26.2994 32.0924 32.1716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 630 3.2e-05 512 240 240 262144 63.3301 13.3304 42.8633 418.005 537.797 538.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1090 0.000128 512 330 555 114688 7.95008 3.41296 40.1988 104.764 156.508 156.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1850 0.000128 2048 250 3060 146304 11.5598 14.338 924.067 419.432 1369.47 1369.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 590 0.000128 4096 50 2715 136448 23.0946 28.3519 1494.04 838.806 2384.37 2384.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1030 3.2e-05 1024 60 705 592896 46.121 26.8778 524.536 838.84 1436.54 1436.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1330 0.000256 1024 230 540 68352 4.5152 3.40842 42.811 125.389 176.226 176.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1290 0.000256 512 500 345 54272 3.65994 1.70192 12.3751 52.4443 70.3378 70.4696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1420 6.4e-05 2048 290 2370 273408 44.1498 28.3666 1558.66 838.688 2470.02 2470.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 670 0.000512 2048 240 1500 19296 5.0632 3.56627 90.8806 104.728 204.347 204.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1830 0.000512 512 230 225 36432 0.725728 0.82992 4.70819 26.2726 32.6102 32.6864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 630 3.2e-05 512 240 240 239616 63.7439 13.0623 44.5856 408.383 530.047 530.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1090 0.000128 512 330 555 112896 7.94435 3.40698 45.9712 103.893 161.398 161.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1850 0.000128 2048 250 3060 146160 11.5855 14.356 1063.49 419.274 1508.79 1508.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 590 0.000128 4096 50 2715 136368 23.1159 28.3832 1682.76 838.529 2572.87 2572.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1030 3.2e-05 1024 60 705 593280 46.1659 26.9436 592.366 838.246 1503.88 1504.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1330 0.000256 1024 230 540 68544 4.55296 3.42778 48.8817 125.503 182.467 182.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1290 0.000256 512 500 345 52992 3.66781 1.6937 13.8163 52.0108 71.3416 71.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1420 6.4e-05 2048 290 2370 273600 44.2372 28.3914 1783.36 838.219 2694.35 2694.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 670 0.000512 2048 240 1500 19200 5.02237 3.54768 89.7211 104.321 202.723 202.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1830 0.000512 512 230 225 36480 0.725984 0.828672 4.59626 26.2775 32.4992 32.5719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 630 3.2e-05 512 240 240 245760 63.8565 13.1448 44.6584 412.517 534.446 534.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1090 0.000128 512 330 555 115200 7.95965 3.41459 45.7044 105.11 162.372 162.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1850 0.000128 2048 250 3060 146240 11.5773 14.3675 1041.92 419.479 1487.43 1487.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 590 0.000128 4096 50 2715 136480 23.098 28.3777 1643.9 839.003 2534.46 2534.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1030 3.2e-05 1024 60 705 592640 46.1181 26.9151 579.875 838.569 1491.64 1491.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1330 0.000256 1024 230 540 68160 4.51158 3.41197 47.4359 124.153 179.612 179.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1290 0.000256 512 500 345 52480 3.64966 1.68717 13.3458 51.7658 70.6075 70.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1420 6.4e-05 2048 290 2370 273280 44.1716 28.3832 1740.11 838.693 2651.49 2651.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 670 0.000512 2048 240 1500 19200 5.02534 3.56771 93.3088 104.545 206.559 206.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1830 0.000512 512 230 225 36288 0.722848 0.828224 4.91674 26.2278 32.7676 32.8417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 630 3.2e-05 512 240 240 245760 63.7649 13.1255 48.0211 412.573 537.758 537.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1090 0.000128 512 330 555 110592 7.98602 3.3952 47.3108 103.43 162.304 162.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1850 0.000128 2048 250 3060 146112 11.536 14.3963 1107.86 419.388 1553.26 1553.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 590 0.000128 4096 50 2715 136320 23.0189 28.33 1745.38 838.736 2635.54 2635.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1030 3.2e-05 1024 60 705 591360 46.039 27.2518 615.784 837.425 1526.66 1526.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1330 0.000256 1024 230 540 68352 4.51741 3.40992 51.0067 124.236 183.27 183.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1290 0.000256 512 500 345 52224 3.65862 1.68557 14.2004 51.7752 71.4758 71.6017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1420 6.4e-05 2048 290 2370 272640 44.0844 28.3709 1846.8 837.47 2756.86 2756.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 670 0.000512 2048 240 1500 19200 5.06109 3.55837 93.9735 104.496 207.2 207.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1830 0.000512 512 230 225 36400 0.727808 0.82896 4.90054 26.2164 32.7441 32.8192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 630 3.2e-05 512 240 240 256000 62.7612 13.1733 49.6075 412.181 537.996 538.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1090 0.000128 512 330 555 112000 7.94054 3.40378 47.6302 103.342 162.498 162.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1850 0.000128 2048 250 3060 146000 11.6252 14.409 1095.03 418.746 1539.89 1539.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 590 0.000128 4096 50 2715 136200 23.2264 28.4201 1733.06 837.524 2622.31 2622.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1030 3.2e-05 1024 60 705 592000 46.2468 26.949 611.289 837.087 1521.74 1521.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1330 0.000256 1024 230 540 68400 4.55568 3.42394 50.5946 125.264 183.941 184.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1290 0.000256 512 500 345 52800 3.65405 1.68874 14.2646 51.7298 71.4927 71.6213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1420 6.4e-05 2048 290 2370 272800 44.3784 28.4081 1832.88 837.207 2743.02 2743.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 670 0.000512 2048 240 1500 18816 5.00922 3.5192 93.6719 103.801 206.113 206.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1830 0.000512 512 230 225 36288 0.721632 0.827392 4.90989 26.1927 32.7251 32.8027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 630 3.2e-05 512 240 240 229376 63.9649 13.0483 44.629 403.947 525.856 526.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1090 0.000128 512 330 555 111104 8.00829 3.40106 47.2401 103.669 162.496 162.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1850 0.000128 2048 250 3060 146272 11.5684 14.3646 1106.79 419.114 1551.91 1551.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 590 0.000128 4096 50 2715 136416 23.0923 28.377 1751.16 838.213 2640.91 2640.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1030 3.2e-05 1024 60 705 591360 46.1253 26.8923 616.029 836.629 1525.84 1525.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1330 0.000256 1024 230 540 68544 4.51958 3.41517 51.0588 124.16 183.251 183.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1290 0.000256 512 500 345 53760 3.6319 1.6937 14.5973 51.9094 71.9782 72.1081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1420 6.4e-05 2048 290 2370 273280 44.1215 28.414 1852.76 836.713 2762.15 2762.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 670 0.000512 2048 240 1500 19200 5.07802 3.57411 94.356 104.868 207.988 208.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1830 0.000512 512 230 225 36480 0.72704 0.833536 4.88435 26.3108 32.8275 32.9049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 630 3.2e-05 512 240 240 245760 63.8893 13.1645 46.9443 412.592 536.858 537.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1090 0.000128 512 330 555 111360 7.96774 3.40262 46.7103 103.441 161.707 161.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1850 0.000128 2048 250 3060 146160 11.5753 14.3893 1088.48 419.194 1533.72 1533.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 590 0.000128 4096 50 2715 136320 23.1183 28.3852 1725.76 838.394 2615.73 2615.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1030 3.2e-05 1024 60 705 591360 46.2859 26.9293 605.808 837.866 1517.05 1517.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1330 0.000256 1024 230 540 68160 4.5383 3.41744 49.8565 122.963 180.877 180.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1290 0.000256 512 500 345 51840 3.68512 1.69098 13.8469 51.7914 71.1718 71.2993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1420 6.4e-05 2048 290 2370 272640 44.3169 28.3976 1819.05 837.994 2729.89 2730.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 670 0.000512 2048 240 1500 19456 5.06326 3.59219 90.4738 104.857 204.102 204.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1830 0.000512 512 230 225 36352 0.72704 0.833312 4.6577 26.3046 32.5934 32.6696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 630 3.2e-05 512 240 240 262144 63.2529 13.3344 47.9241 417.612 542.392 542.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1090 0.000128 512 330 555 114688 7.94598 3.40621 46.1287 104.719 162.39 162.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1850 0.000128 2048 250 3060 145920 11.5444 14.3678 1039 418.482 1483.48 1483.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 590 0.000128 4096 50 2715 136192 23.0719 28.3317 1652.91 836.953 2541.35 2541.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1030 3.2e-05 1024 60 705 591872 46.1458 26.8814 579.474 837.833 1490.5 1490.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1330 0.000256 1024 230 540 68096 4.53152 3.40992 47.6566 123.056 178.757 178.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1290 0.000256 512 500 345 53248 3.69664 1.70429 13.5986 52.4361 71.5915 71.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1420 6.4e-05 2048 290 2370 273408 44.1152 28.3599 1744.03 837.984 2654.63 2654.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 670 0.000512 2048 240 1500 18432 5.00755 3.52624 95.894 103.648 208.187 208.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1830 0.000512 512 230 225 36096 0.725088 0.828032 5.43382 26.2618 33.321 33.3962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 630 3.2e-05 512 240 240 196608 65.8862 12.8128 42.5804 395.876 517.423 517.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1090 0.000128 512 330 555 110592 7.99786 3.39875 52.0792 103.35 167.001 167.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1850 0.000128 2048 250 3060 145920 11.5328 14.457 1213.92 418.623 1658.61 1658.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 590 0.000128 4096 50 2715 135936 23.0361 28.3368 1917.96 837.393 2806.8 2806.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1030 3.2e-05 1024 60 705 589824 46.2548 26.8688 675.29 836.484 1585.06 1585.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1330 0.000256 1024 230 540 67584 4.52835 3.40378 55.5623 123.726 187.318 187.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1290 0.000256 512 500 345 52224 3.66794 1.68483 15.739 51.7797 73.0257 73.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1420 6.4e-05 2048 290 2370 271872 44.1954 28.3628 2020.02 838.382 2931.09 2931.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 670 0.000512 2048 240 1500 18400 5.03347 3.52518 98.8973 103.68 211.248 211.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1830 0.000512 512 230 225 36400 0.728576 0.831328 5.5337 26.282 33.4475 33.5244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 630 3.2e-05 512 240 240 256000 62.8301 13.1637 55.7851 412.177 544.231 544.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1090 0.000128 512 330 555 108800 8.12608 3.40493 51.855 103.398 166.968 167.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1850 0.000128 2048 250 3060 146000 11.5935 14.3659 1225.64 418.938 1670.62 1670.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 590 0.000128 4096 50 2715 136000 23.1477 28.3966 1921.63 838.367 2811.62 2811.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1030 3.2e-05 1024 60 705 592000 46.2216 26.9388 678.667 837.037 1589.25 1589.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1330 0.000256 1024 230 540 68000 4.53085 3.41811 55.939 122.771 186.76 186.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1290 0.000256 512 500 345 51200 3.7241 1.68944 15.6344 51.7883 72.9923 73.1237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1420 6.4e-05 2048 290 2370 272000 44.3382 28.3648 2039.78 838.824 2951.45 2951.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 670 0.000512 2048 240 1500 18432 4.95411 3.47613 92.2796 102.473 203.295 203.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1830 0.000512 512 230 225 35840 0.719296 0.825344 4.99386 26.0533 32.665 32.7434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 630 3.2e-05 512 240 240 196608 65.8929 12.8195 39.0432 395.803 513.835 514.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1090 0.000128 512 330 555 114688 7.95722 3.41168 49.2749 104.802 165.63 165.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1850 0.000128 2048 250 3060 145408 11.5334 14.3442 1107.19 418.205 1551.35 1551.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 590 0.000128 4096 50 2715 135680 23.0666 28.345 1763.03 836.361 2650.89 2650.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1030 3.2e-05 1024 60 705 589824 46.0199 26.8228 617.197 835.398 1525.6 1525.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1330 0.000256 1024 230 540 67584 4.54726 3.41053 50.7367 124.061 182.861 182.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1290 0.000256 512 500 345 53248 3.70867 1.70867 14.7857 52.519 72.8749 73.0063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1420 6.4e-05 2048 290 2370 272384 44.0432 28.3876 1858.13 835.694 2766.4 2766.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 670 0.000512 2048 240 1500 19200 5.06208 3.57366 81.2492 104.699 194.692 194.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1830 0.000512 512 230 240 36288 0.72464 0.831488 7.38704 26.3085 35.3209 35.3997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 630 3.2e-05 512 240 240 253952 64.4375 13.3265 66.5652 417.944 562.549 562.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1090 0.000128 512 330 560 114688 7.9465 3.40861 37.0812 104.733 153.358 153.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1850 0.000128 2048 250 3060 146240 11.5381 14.4357 843.769 419.297 1289.11 1289.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 590 0.000128 4096 50 2720 136448 23.0567 28.3329 1417.89 838.746 2308.1 2308.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1030 3.2e-05 1024 60 720 591872 46.2413 26.8772 550.146 838.513 1461.95 1462.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1330 0.000256 1024 230 540 68352 4.55782 3.41466 67.6493 125.799 201.526 201.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1290 0.000256 512 500 340 53248 3.68464 1.7031 10.8357 52.4104 68.7842 68.9167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1420 6.4e-05 2048 290 2380 273152 44.1572 28.3079 1415.63 838.809 2327.04 2327.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 670 0.000512 2048 240 1500 19200 5.06166 3.56816 82.3585 104.571 195.671 195.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1830 0.000512 512 230 240 36240 0.729088 0.830048 8.31664 26.2907 36.2385 36.3266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 630 3.2e-05 512 240 240 256000 64.5284 13.3832 71.2375 419.074 568.5 568.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1090 0.000128 512 330 560 115200 7.97328 3.41811 42.0721 105.023 158.677 158.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1850 0.000128 2048 250 3060 146240 11.6084 14.3663 949.172 419.083 1394.31 1394.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 590 0.000128 4096 50 2720 136400 23.174 28.3928 1511.78 838.006 2401.43 2401.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1030 3.2e-05 1024 60 720 592000 46.359 26.9552 541.627 838.069 1453.18 1453.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1330 0.000256 1024 230 540 68320 4.55184 3.42835 44.4083 124.884 177.376 177.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1290 0.000256 512 500 340 53120 3.72554 1.70854 12.1664 52.5569 70.314 70.4424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1420 6.4e-05 2048 290 2380 273280 44.3343 28.3657 1596.54 838.08 2507.46 2507.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 670 0.000512 2048 240 1500 19200 5.07296 3.58106 77.9771 104.917 191.662 191.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1830 0.000512 512 230 240 36288 0.72896 0.834016 4.17443 26.3301 32.1411 32.2207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 630 3.2e-05 512 240 240 245760 63.8133 13.1429 37.2874 412.492 527.007 527.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1090 0.000128 512 330 560 113664 7.95136 3.41523 38.5324 104.407 154.487 154.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1850 0.000128 2048 250 3060 146304 11.581 14.4179 884.838 419.452 1330.37 1330.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 590 0.000128 4096 50 2720 136416 23.1005 28.3872 1406.38 838.865 2296.81 2296.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1030 3.2e-05 1024 60 720 591360 46.3217 26.9227 504.305 838.239 1415.95 1416.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1330 0.000256 1024 230 540 68160 4.53917 3.41414 40.4048 123.546 172.007 172.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1290 0.000256 512 500 340 52992 3.6865 1.70061 11.3253 52.2536 69.1232 69.2516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1420 6.4e-05 2048 290 2380 273024 44.2028 28.4192 1483.59 838.876 2395.22 2395.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 670 0.000512 2048 240 1500 19264 5.0935 3.58352 80.1245 104.873 193.787 193.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1830 0.000512 512 230 240 36288 0.729248 0.831744 4.34509 26.3116 32.2906 32.3666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 630 3.2e-05 512 240 240 243712 64.467 13.2012 38.1157 413.58 529.641 529.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1090 0.000128 512 330 560 114688 7.98598 3.41942 39.9528 104.822 156.368 156.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1850 0.000128 2048 250 3060 146160 11.6062 14.3579 897.377 419.021 1342.44 1342.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 590 0.000128 4096 50 2720 136416 23.169 28.3817 1428.92 837.96 2318.51 2318.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1030 3.2e-05 1024 60 720 591360 46.4122 26.9523 511.939 837.821 1423.29 1423.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1330 0.000256 1024 230 540 68320 4.55158 3.41843 41.4811 122.904 172.457 172.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1290 0.000256 512 500 340 52864 3.72573 1.71008 11.5608 52.4825 69.6381 69.7663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1420 6.4e-05 2048 290 2380 273280 44.3404 28.439 1505.4 837.78 2416.09 2416.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 670 0.000512 2048 240 1500 19200 5.05696 3.57786 79.3374 104.794 192.877 192.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1830 0.000512 512 230 240 36224 0.727488 0.831488 4.35334 26.29 32.2729 32.3461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 630 3.2e-05 512 240 240 245760 65.2253 13.3325 38.6536 417.995 535.473 535.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1090 0.000128 512 330 560 114688 7.94643 3.40787 39.4582 104.759 155.754 155.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1850 0.000128 2048 250 3060 146176 11.5588 14.3701 892.343 419.426 1337.77 1337.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 590 0.000128 4096 50 2720 136448 23.0753 28.3569 1452.2 838.773 2342.49 2342.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1030 3.2e-05 1024 60 720 591872 46.2086 26.8845 520.53 838.585 1432.36 1432.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1330 0.000256 1024 230 540 68096 4.59776 3.4065 41.638 123.834 173.576 173.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1290 0.000256 512 500 340 53248 3.69114 1.70493 11.7185 52.589 69.8558 69.9843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1420 6.4e-05 2048 290 2380 272896 44.1761 28.3078 1510.25 838.562 2421.43 2421.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 670 0.000512 2048 240 1500 19008 5.0784 3.57594 93.2578 104.662 206.68 206.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1830 0.000512 512 230 240 36144 0.727168 0.830016 5.34554 26.2559 33.2325 33.3128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 630 3.2e-05 512 240 240 239616 63.7065 13.0642 46.7172 408.091 531.848 532.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1090 0.000128 512 330 560 112896 7.94365 3.41309 49.4673 103.845 164.855 165.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1850 0.000128 2048 250 3060 146160 11.5786 14.3818 1120.3 418.97 1565.31 1565.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 590 0.000128 4096 50 2720 136368 23.0994 28.381 1766.22 837.911 2655.69 2655.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1030 3.2e-05 1024 60 720 590976 46.3596 26.9374 636.892 837.663 1548.01 1548.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1330 0.000256 1024 230 540 68256 4.55254 3.42762 51.7615 123.231 183.073 183.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1290 0.000256 512 500 340 51840 3.7184 1.69302 14.1924 51.9745 71.7279 71.8569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1420 6.4e-05 2048 290 2380 273024 44.3284 28.3914 1872.31 837.71 2782.87 2782.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 670 0.000512 2048 240 1500 18432 5.04624 3.5423 68.7813 109.613 187.098 187.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1830 0.000512 512 230 240 36000 0.726944 0.833728 3.79517 28.2768 33.7042 33.7828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 630 3.2e-05 512 240 240 221184 62.9172 12.8249 30.5365 396.07 502.618 502.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1090 0.000128 512 330 560 110592 7.87578 3.38349 33.8613 102.311 147.617 147.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1850 0.000128 2048 250 3060 146016 11.5528 14.4649 777.026 419.467 1222.58 1222.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 590 0.000128 4096 50 2720 136224 23.0625 28.3737 1224.98 838.798 2115.29 2115.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1030 3.2e-05 1024 60 720 589824 46.3954 26.9111 441.466 838.25 1353.18 1353.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1330 0.000256 1024 230 540 67968 4.52736 3.41328 36.0141 123.522 167.577 167.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1290 0.000256 512 500 340 50688 3.66966 1.67322 9.81059 51.2841 66.59 66.7192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1420 6.4e-05 2048 290 2380 273024 44.1506 28.3279 1300.29 838.435 2211.34 2211.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 670 0.000512 2048 240 1500 18880 5.03642 3.55158 93.5034 104.233 206.44 206.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1830 0.000512 512 230 240 36160 0.72704 0.82992 5.1217 26.2541 33.0043 33.0814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 630 3.2e-05 512 240 240 245760 63.8554 13.1379 45.961 412.171 535.4 535.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1090 0.000128 512 330 560 115200 7.95802 3.42118 48.1849 105.031 164.785 164.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1850 0.000128 2048 250 3060 146240 11.5622 14.4111 1078.2 419.127 1523.38 1523.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 590 0.000128 4096 50 2720 136320 23.1002 28.3776 1705.18 838.273 2595.01 2595.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1030 3.2e-05 1024 60 720 591360 46.2394 26.9136 612.451 837.926 1523.69 1523.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1330 0.000256 1024 230 540 67840 4.52416 3.40992 49.4105 123.98 181.429 181.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1290 0.000256 512 500 340 51200 3.70179 1.68512 13.469 51.7132 70.728 70.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1420 6.4e-05 2048 290 2380 273280 44.1594 28.3525 1808.37 838.014 2719.04 2719.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 670 0.000512 2048 240 1500 18560 5.0017 3.51846 68.1759 103.677 180.484 180.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1830 0.000512 512 230 240 35840 0.724992 0.830016 3.6553 26.2206 31.5017 31.5796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 630 3.2e-05 512 240 240 245760 63.7776 13.122 32.7435 412.525 522.433 522.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1090 0.000128 512 330 560 112640 7.87805 3.39722 33.4612 103.418 148.334 148.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1850 0.000128 2048 250 3060 145920 11.5269 14.3435 752.077 418.766 1196.79 1196.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 590 0.000128 4096 50 2720 136000 23.039 28.3351 1187.08 837.483 2076.01 2076.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1030 3.2e-05 1024 60 720 591360 46.1186 26.8843 429.896 839.009 1342.08 1342.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1330 0.000256 1024 230 540 67200 4.51766 3.39952 34.3911 122.132 164.54 164.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1290 0.000256 512 500 340 51200 3.70266 1.68346 9.62544 51.8092 66.9779 67.1072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1420 6.4e-05 2048 290 2380 272640 44.1483 28.3218 1259.75 838.949 2171.3 2171.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 670 0.000512 2048 240 1500 18816 5.04544 3.56938 86.9559 104.53 200.213 200.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1830 0.000512 512 230 240 36096 0.724992 0.827904 4.82896 26.2236 32.6766 32.7552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 630 3.2e-05 512 240 240 245760 63.7652 13.1278 43.146 412.524 532.832 533.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1090 0.000128 512 330 560 110592 7.97824 3.39363 43.3652 103.614 158.538 158.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1850 0.000128 2048 250 3060 146112 11.5437 14.3436 1007.48 419.345 1452.79 1452.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 590 0.000128 4096 50 2720 136320 23.0462 28.333 1600.45 838.722 2490.63 2490.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1030 3.2e-05 1024 60 720 589824 46.198 27.0766 571.238 837.566 1482.24 1482.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1330 0.000256 1024 230 540 67968 4.53341 3.4103 46.4388 123.175 177.659 177.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1290 0.000256 512 500 340 52224 3.65523 1.6856 12.8277 51.7689 70.0923 70.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1420 6.4e-05 2048 290 2380 272640 44.1115 28.3015 1688.63 837.391 2598.57 2598.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 670 0.000512 2048 240 1500 18432 5.20499 3.5287 65.8553 103.76 178.463 178.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1830 0.000512 512 230 240 36096 0.724992 0.829184 3.53658 26.2948 31.46 31.5372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 630 3.2e-05 512 240 240 196608 65.909 12.8184 25.2748 396.103 500.377 500.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1090 0.000128 512 330 560 110592 7.99683 3.3983 31.2714 103.374 146.224 146.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1850 0.000128 2048 250 3060 145920 11.5404 14.4343 722.015 419.078 1167.15 1167.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 590 0.000128 4096 50 2720 135936 23.0455 28.3443 1133.65 838.033 2023.15 2023.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1030 3.2e-05 1024 60 720 589824 46.2384 26.8708 409.044 837.289 1319.6 1319.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1330 0.000256 1024 230 540 67584 4.51987 3.40666 33.299 124.347 165.673 165.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1290 0.000256 512 500 340 52224 3.67078 1.68374 9.36115 51.8344 66.7033 66.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1420 6.4e-05 2048 290 2380 271872 44.2263 28.4303 1203.6 837.535 2113.92 2114.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 670 0.000512 2048 240 1500 19200 5.05779 3.56515 90.0542 104.586 203.375 203.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1830 0.000512 512 230 240 36000 0.72704 0.82944 5.05549 26.235 32.9165 32.9912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 630 3.2e-05 512 240 240 230400 65.9059 13.1634 42.3477 412.524 534.213 534.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1090 0.000128 512 330 560 112000 7.94285 3.40717 45.9899 103.393 160.918 161.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1850 0.000128 2048 250 3060 146000 11.6261 14.3831 1052.89 419.092 1498.06 1498.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 590 0.000128 4096 50 2720 136200 23.2294 28.4178 1668.46 838.212 2558.4 2558.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1030 3.2e-05 1024 60 720 590400 46.4413 26.9517 600.54 837.663 1511.76 1511.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1330 0.000256 1024 230 540 68000 4.57011 3.42016 48.6888 125.344 182.128 182.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1290 0.000256 512 500 340 51200 3.71206 1.68742 13.2597 51.7709 70.5866 70.7153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1420 6.4e-05 2048 290 2380 272800 44.3641 28.4571 1764.37 837.795 2675.13 2675.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 670 0.000512 2048 240 1500 18400 5.15891 3.51782 66.4275 103.794 179.013 179.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1830 0.000512 512 230 240 36000 0.72816 0.829312 3.61267 26.3095 31.5518 31.6273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 630 3.2e-05 512 240 240 204800 69.0131 13.1543 27.1243 412.637 522.201 522.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1090 0.000128 512 330 560 108800 8.12534 3.40605 31.7916 103.391 146.903 147.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1850 0.000128 2048 250 3060 146000 11.5876 14.3807 741.37 419.394 1186.81 1186.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 590 0.000128 4096 50 2720 136000 23.1509 28.4037 1170.05 838.666 2060.35 2060.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1030 3.2e-05 1024 60 720 588800 46.619 26.9368 421.713 837.895 1333.33 1333.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1330 0.000256 1024 230 540 67200 4.54861 3.41072 34.022 123.394 165.478 165.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1290 0.000256 512 500 340 51200 3.72109 1.69043 9.52554 51.8432 66.9391 67.0704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1420 6.4e-05 2048 290 2380 272000 44.3779 28.414 1237.49 838.167 2148.59 2148.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 670 0.000512 2048 240 1500 18816 5.00531 3.52272 108.311 103.894 220.843 220.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1830 0.000512 512 230 240 36064 0.723072 0.827392 6.48058 26.2126 34.3144 34.3939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 630 3.2e-05 512 240 240 229376 63.9897 13.0517 54.1623 404.288 535.762 535.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1090 0.000128 512 330 560 111104 8.01187 3.40096 58.8948 103.772 174.259 174.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1850 0.000128 2048 250 3060 146048 11.555 14.494 1342.58 419.472 1788.18 1788.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 590 0.000128 4096 50 2720 136416 23.0755 28.4014 2128.02 838.79 3018.36 3018.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1030 3.2e-05 1024 60 720 589568 46.2982 26.8944 763.301 837.229 1673.89 1674.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1330 0.000256 1024 230 540 68096 4.53229 3.41354 62.1256 124.246 194.417 194.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1290 0.000256 512 500 340 51968 3.69453 1.69258 17.1778 51.9535 74.6737 74.8021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1420 6.4e-05 2048 290 2380 272384 44.2065 28.3136 2237.93 837.39 3147.98 3148.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 670 0.000512 2048 240 1500 18816 5.02134 3.54918 75.9791 104.122 188.782 188.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1830 0.000512 512 230 240 35840 0.72192 0.826784 4.35059 26.1252 32.0924 32.1712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 630 3.2e-05 512 240 240 172032 66.1794 12.6258 27.1516 384.862 491.084 491.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1090 0.000128 512 330 560 107520 7.88675 3.36896 37.28 101.264 149.989 150.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1850 0.000128 2048 250 3060 145600 11.5103 14.3626 870.747 418.875 1315.57 1315.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 590 0.000128 4096 50 2720 136192 23.007 28.3341 1392.53 837.617 2281.56 2281.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1030 3.2e-05 1024 60 720 587776 46.5409 26.8679 495.928 837.372 1406.88 1407.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1330 0.000256 1024 230 540 67200 4.48563 3.38662 40.1795 122.582 170.738 170.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1290 0.000256 512 500 340 50176 3.62854 1.65725 10.9839 50.7878 67.2111 67.3378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1420 6.4e-05 2048 290 2380 272384 44.154 28.3218 1464.52 837.036 2374.16 2374.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 670 0.000512 2048 240 1500 19200 5.07382 3.57533 107.042 104.855 220.659 220.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1830 0.000512 512 230 240 36000 0.729088 0.831456 6.21085 26.3111 34.1552 34.2326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 630 3.2e-05 512 240 240 245760 63.9071 13.1624 55.648 412.547 545.528 545.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1090 0.000128 512 330 560 111360 7.97107 3.40378 56.6892 103.435 171.684 171.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1850 0.000128 2048 250 3060 145920 11.5608 14.3626 1281.72 419.152 1726.87 1726.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 590 0.000128 4096 50 2720 136080 23.1295 28.3786 2039.38 838.146 2929.11 2929.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1030 3.2e-05 1024 60 720 591360 46.2751 26.9332 732.608 837.966 1643.94 1644.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1330 0.000256 1024 230 540 67680 4.54678 3.41446 59.2262 123.996 191.285 191.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1290 0.000256 512 500 340 51840 3.69334 1.69107 16.5648 51.7875 73.8856 74.0164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1420 6.4e-05 2048 290 2380 272640 44.3085 28.462 2149.46 839.319 3061.69 3061.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 670 0.000512 2048 240 1500 18240 5.0447 3.52125 75.4351 103.816 187.928 188.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1830 0.000512 512 230 240 35520 0.71904 0.823104 4.29059 26.046 31.9509 32.0265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 630 3.2e-05 512 240 240 245760 63.8451 13.1502 38.1087 412.332 527.7 527.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1090 0.000128 512 330 560 107520 8.19238 3.4015 37.1319 103.42 152.33 152.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1850 0.000128 2048 250 3060 145920 11.5569 14.3626 870.127 419.164 1315.29 1315.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 590 0.000128 4096 50 2720 135840 23.0666 28.3733 1377.78 838.296 2267.59 2267.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1030 3.2e-05 1024 60 720 587520 46.1915 26.8447 492.373 834.697 1400.27 1400.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1330 0.000256 1024 230 540 67200 4.54618 3.4145 40.0607 124.4 172.523 172.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1290 0.000256 512 500 340 49920 3.76253 1.68736 10.9279 51.829 68.36 68.4892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1420 6.4e-05 2048 290 2380 270720 44.1941 28.4262 1444.67 835.196 2352.63 2352.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 670 0.000512 2048 240 1500 18944 5.07226 3.5879 102.956 104.977 216.701 216.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1830 0.000512 512 230 240 36096 0.728896 0.835584 6.06874 26.3363 34.0412 34.1156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 630 3.2e-05 512 240 240 229376 67.2953 13.3313 50.3944 418.089 549.383 549.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1090 0.000128 512 330 560 114688 7.93974 3.40512 56.7336 104.823 173.088 173.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1850 0.000128 2048 250 3060 145920 11.5241 14.3335 1243.47 419.165 1688.57 1688.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 590 0.000128 4096 50 2720 136192 23.057 28.33 1989.17 837.786 2878.43 2878.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1030 3.2e-05 1024 60 720 591872 46.1376 26.8812 708.972 838.979 1621.13 1621.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1330 0.000256 1024 230 540 68096 4.52218 3.41181 57.7876 125.28 191.102 191.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1290 0.000256 512 500 340 53248 3.69622 1.70336 16.5229 52.4865 74.568 74.6947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1420 6.4e-05 2048 290 2380 272384 44.1945 28.3012 2086.93 840.416 2999.98 3000.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 670 0.000512 2048 240 1500 17408 5.08192 3.47466 71.3081 102.568 182.546 182.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1830 0.000512 512 230 240 35328 0.723104 0.825344 4.13549 26.0762 31.8324 31.9097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 630 3.2e-05 512 240 240 196608 65.9097 12.8112 29.5608 396.179 504.731 504.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1090 0.000128 512 330 560 114688 7.95773 3.41712 38.1238 104.801 154.487 154.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1850 0.000128 2048 250 3060 145408 11.5425 14.3772 835.77 418.594 1280.36 1280.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 590 0.000128 4096 50 2720 135680 23.0461 28.3158 1330.92 837.069 2219.43 2219.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1030 3.2e-05 1024 60 720 589824 46.0116 26.8308 476.089 836.075 1385.17 1385.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1330 0.000256 1024 230 540 67584 4.54125 3.4137 38.8592 122.563 169.482 169.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1290 0.000256 512 500 340 53248 3.70701 1.70678 11.2473 52.5707 69.3902 69.5194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1420 6.4e-05 2048 290 2380 270336 44.279 28.2702 1390.52 836.416 2299.61 2299.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 670 0.000512 2048 240 1500 18432 5.02019 3.53747 91.8468 103.77 204.287 204.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1830 0.000512 512 230 240 36096 0.72496 0.829824 5.30755 26.2922 33.2255 33.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 630 3.2e-05 512 240 240 196608 65.8926 12.8184 37.9408 396.132 513.051 513.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1090 0.000128 512 330 560 110592 7.99507 3.39946 47.2437 103.466 162.285 162.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1850 0.000128 2048 250 3060 145920 11.5282 14.392 1090.76 419.121 1535.88 1535.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 590 0.000128 4096 50 2720 135936 23.0467 28.3321 1740.77 838.182 2630.42 2630.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1030 3.2e-05 1024 60 720 589824 46.2748 26.8692 617.238 837.467 1528.01 1528.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1330 0.000256 1024 230 540 67584 4.52595 3.40378 50.2315 123.853 182.115 182.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1290 0.000256 512 500 340 52224 3.66672 1.68602 14.0681 51.841 71.4167 71.5446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1420 6.4e-05 2048 290 2380 271872 44.213 28.3341 1824.29 837.714 2734.69 2734.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 670 0.000512 2048 240 1500 18432 5.05213 3.55171 68.1377 104.369 181.225 181.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1830 0.000512 512 230 240 35328 0.722176 0.8256 3.83878 26.1604 31.6164 31.6938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 630 3.2e-05 512 240 240 196608 65.9103 12.8176 27.2891 396.273 502.551 502.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1090 0.000128 512 330 560 98304 8.17325 3.34438 29.8686 99.391 140.956 141.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1850 0.000128 2048 250 3060 145152 11.5123 14.3308 761.486 417.573 1204.98 1205.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 590 0.000128 4096 50 2720 135168 23.0439 28.3258 1200.49 835.005 2086.93 2087.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1030 3.2e-05 1024 60 720 583680 46.3877 26.736 431.347 833.86 1338.49 1338.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1330 0.000256 1024 230 540 66048 4.50563 3.37498 34.6707 122.194 164.845 164.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1290 0.000256 512 500 340 49152 3.5753 1.6271 9.49066 49.9065 64.754 64.8846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1420 6.4e-05 2048 290 2380 270336 44.1276 28.2317 1269.91 834.159 2176.56 2176.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 670 0.000512 2048 240 1500 18400 5.03878 3.51846 94.102 103.791 206.56 206.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1830 0.000512 512 230 240 36000 0.73024 0.830272 5.46442 26.3092 33.4051 33.4833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 630 3.2e-05 512 240 240 204800 68.9911 13.1635 41.2335 412.643 536.304 536.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1090 0.000128 512 330 560 108800 8.12618 3.40378 48.5685 103.471 163.753 163.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1850 0.000128 2048 250 3060 146000 11.5974 14.3652 1132 419.619 1577.65 1577.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 590 0.000128 4096 50 2720 136000 23.149 28.3976 1780.26 838.821 2670.71 2670.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1030 3.2e-05 1024 60 720 588800 46.6367 26.9351 641.503 838.18 1553.42 1553.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1330 0.000256 1024 230 540 67200 4.55008 3.41219 51.7338 123.942 183.741 183.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1290 0.000256 512 500 340 51200 3.72016 1.69034 14.4116 51.8439 71.8235 71.9521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1420 6.4e-05 2048 290 2380 272000 44.3577 28.499 1887.61 838.134 2798.74 2798.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 670 0.000512 2048 240 1500 17600 5.08099 3.54262 70.5392 104.329 183.602 183.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1830 0.000512 512 230 240 35200 0.722624 0.82944 3.91856 26.1713 31.7121 31.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 630 3.2e-05 512 240 240 204800 68.9558 13.1465 29.787 412.772 524.928 525.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1090 0.000128 512 330 560 102400 8.49715 3.39952 33.0501 103.607 148.741 148.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1850 0.000128 2048 250 3060 144800 11.5241 14.3569 812.457 417.786 1256.2 1256.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 590 0.000128 4096 50 2720 135200 23.0581 28.3465 1251.16 835.523 2138.17 2138.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1030 3.2e-05 1024 60 720 582400 46.5571 26.7899 448.762 834.051 1356.32 1356.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1330 0.000256 1024 230 540 65600 4.51866 3.37818 36.1877 122.256 166.443 166.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1290 0.000256 512 500 340 51200 3.72877 1.69533 10.3634 51.9799 67.9224 68.0538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1420 6.4e-05 2048 290 2380 268800 44.3592 28.3397 1345.06 834.435 2252.33 2252.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 670 0.000512 2048 240 1488 19200 5.05696 3.57712 80.7153 104.622 194.081 194.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1830 0.000512 512 230 240 36160 0.725632 0.831232 7.35712 26.2904 35.2781 35.3533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 630 3.2e-05 512 240 240 221184 68.6704 13.3334 56.8606 417.623 556.767 556.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1090 0.000128 512 330 576 112640 8.06819 3.40986 36.7159 104.665 153.046 153.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1850 0.000128 2048 250 3072 146304 11.5427 14.4568 834.75 418.985 1279.81 1279.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 590 0.000128 4096 50 2712 136576 23.0645 28.3327 1397.05 837.934 2286.46 2286.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1030 3.2e-05 1024 60 720 593408 46.1285 27.0396 534.741 837.835 1445.91 1446.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1330 0.000256 1024 230 552 68608 4.52557 3.41731 39.9323 123.658 171.635 171.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1290 0.000256 512 500 336 54272 3.65347 1.70176 10.9024 52.3705 68.7822 68.9085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1420 6.4e-05 2048 290 2376 273408 44.1005 28.3402 1399.81 837.947 2310.33 2310.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 670 0.000512 2048 240 1488 19200 5.07699 3.57088 77.5155 104.56 190.837 190.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1830 0.000512 512 230 240 36160 0.729504 0.832096 4.23296 26.2882 32.155 32.2335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 630 3.2e-05 512 240 240 225280 68.4037 13.3884 55.6569 419.012 556.74 556.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1090 0.000128 512 330 576 112640 8.14467 3.41811 38.8613 105.012 155.623 155.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1850 0.000128 2048 250 3072 146240 11.6068 14.3872 885.558 419.012 1330.64 1330.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 590 0.000128 4096 50 2712 136560 23.1875 28.3876 1400.15 838.011 2289.82 2289.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1030 3.2e-05 1024 60 720 593280 46.2554 26.9495 499.579 838.754 1411.71 1411.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1330 0.000256 1024 230 552 68640 4.54704 3.4304 41.8233 123.792 173.696 173.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1290 0.000256 512 500 336 54400 3.68246 1.71098 11.5044 52.5465 69.6025 69.7445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1420 6.4e-05 2048 290 2376 273280 44.3369 28.3935 1480.31 837.989 2391.18 2391.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 670 0.000512 2048 240 1488 19200 5.0752 3.5785 76.0976 104.933 189.798 189.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1830 0.000512 512 230 240 36192 0.727328 0.833664 4.22211 26.3288 32.1845 32.2624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 630 3.2e-05 512 240 240 208896 68.3565 13.1396 32.5228 412.742 527.033 527.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1090 0.000128 512 330 576 112128 8.05613 3.41066 38.6134 104.396 154.665 154.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1850 0.000128 2048 250 3072 146304 11.575 14.3659 873.657 419.504 1319.18 1319.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 590 0.000128 4096 50 2712 136608 23.0953 28.378 1379.97 838.971 2270.49 2270.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1030 3.2e-05 1024 60 720 592896 46.1279 26.9169 492.956 838.536 1404.7 1404.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1330 0.000256 1024 230 552 68544 4.52589 3.41411 40.699 123.73 172.47 172.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1290 0.000256 512 500 336 53760 3.65546 1.69706 11.3933 52.259 69.1639 69.2939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1420 6.4e-05 2048 290 2376 273024 44.1802 28.3707 1456.4 839.652 2368.74 2368.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 670 0.000512 2048 240 1488 18816 5.3641 3.56931 53.9749 104.545 167.567 167.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1830 0.000512 512 230 240 35904 0.722944 0.828864 7.2873 26.2285 35.1379 35.2217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 630 3.2e-05 512 240 240 196608 69.9472 13.1299 46.5196 412.572 542.451 542.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1090 0.000128 512 330 576 110592 7.98509 3.39389 24.8453 103.408 139.817 139.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1850 0.000128 2048 250 3072 146112 11.5328 14.3563 562.741 419.369 1008.08 1008.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 590 0.000128 4096 50 2712 136512 23.0277 28.3382 885.87 838.704 1776.02 1776.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1030 3.2e-05 1024 60 720 591360 46.0852 26.8613 317.791 837.812 1228.71 1228.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1330 0.000256 1024 230 552 68352 4.5209 3.4119 27.5615 123.076 158.677 158.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1290 0.000256 512 500 336 52224 3.65885 1.68416 7.19107 51.7758 64.4674 64.6019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1420 6.4e-05 2048 290 2376 272640 44.1581 28.4652 937.466 837.401 1847.63 1847.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 670 0.000512 2048 240 1488 19264 5.08262 3.58531 85.9001 104.954 199.632 199.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1830 0.000512 512 230 240 36176 0.730464 0.832128 4.94797 26.3284 32.913 32.9857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 630 3.2e-05 512 240 240 215040 68.0796 13.1988 39.1421 413.914 534.598 534.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1090 0.000128 512 330 576 112896 8.10566 3.41811 45.2137 104.921 161.841 161.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1850 0.000128 2048 250 3072 146272 11.5981 14.3727 1005.87 419.365 1451.29 1451.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 590 0.000128 4096 50 2712 136528 23.1461 28.4037 1601.12 838.742 2491.49 2491.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1030 3.2e-05 1024 60 720 593152 46.1938 26.9582 568.921 838.561 1480.79 1480.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1330 0.000256 1024 230 552 68544 4.5328 3.41667 47.463 124.48 179.991 180.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1290 0.000256 512 500 336 54656 3.6609 1.70803 13.4654 52.5217 71.5112 71.6341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1420 6.4e-05 2048 290 2376 273280 44.3106 28.5244 1680.48 838.45 2591.9 2592.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 670 0.000512 2048 240 1488 18816 5.18746 3.51907 60.4008 103.789 173.009 173.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1830 0.000512 512 230 240 35840 0.725376 0.826848 3.20659 26.1918 31.021 31.0989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 630 3.2e-05 512 240 240 200704 67.6901 13.0484 56.3726 403.894 541.271 541.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1090 0.000128 512 330 576 111104 8.01258 3.40787 28.4455 103.655 143.708 143.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1850 0.000128 2048 250 3072 146272 11.5487 14.3804 637.289 419.047 1082.34 1082.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 590 0.000128 4096 50 2712 136416 23.084 28.3772 1005.12 838.054 1894.7 1894.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1030 3.2e-05 1024 60 720 591360 46.1136 26.9025 360.649 836.373 1270.2 1270.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1330 0.000256 1024 230 552 68544 4.52397 3.41354 30.3 123.809 162.15 162.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1290 0.000256 512 500 336 53760 3.62746 1.6929 8.55338 51.8972 65.9263 66.0531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1420 6.4e-05 2048 290 2376 272384 44.208 28.4201 1060.09 836.453 1969.3 1969.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 670 0.000512 2048 240 1488 19200 5.0607 3.57581 84.4319 104.806 197.986 198.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1830 0.000512 512 230 240 36096 0.726816 0.82752 4.77811 26.2998 32.7034 32.7804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 630 3.2e-05 512 240 240 212992 69.1225 13.3318 37.1245 418.038 537.882 538.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1090 0.000128 512 330 576 112640 8.06426 3.40992 42.5768 104.772 159.01 159.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1850 0.000128 2048 250 3072 146304 11.5544 14.5369 959.285 419.472 1404.92 1405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 590 0.000128 4096 50 2712 136576 23.0666 28.3402 1547.21 838.882 2437.57 2437.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1030 3.2e-05 1024 60 720 592896 46.0204 26.8747 554.936 838.735 1466.73 1466.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1330 0.000256 1024 230 552 68352 4.50851 3.40506 45.7582 124.138 177.91 178.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1290 0.000256 512 500 336 54272 3.65798 1.70189 12.8745 52.4357 70.8263 70.9549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1420 6.4e-05 2048 290 2376 273408 44.1282 28.3075 1620.93 838.747 2532.25 2532.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 670 0.000512 2048 240 1488 18944 5.27053 3.59024 59.8787 104.962 173.812 173.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1830 0.000512 512 230 240 36096 0.72832 0.833216 3.31162 26.3355 31.2801 31.3577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 630 3.2e-05 512 240 240 196608 71.1245 13.3263 23.5208 418.036 526.274 526.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1090 0.000128 512 330 576 110592 8.21053 3.40637 28.0312 104.791 144.621 144.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1850 0.000128 2048 250 3072 145920 11.5206 14.4116 629.381 418.899 1074.29 1074.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 590 0.000128 4096 50 2712 136192 23.0797 28.3239 1021.31 837.728 1910.51 1910.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1030 3.2e-05 1024 60 720 591872 46.1216 26.88 370.306 838.742 1282.2 1282.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1330 0.000256 1024 230 552 68096 4.52304 3.40781 30.809 123.87 162.713 162.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1290 0.000256 512 500 336 53248 3.69165 1.70422 8.57034 52.4763 66.5958 66.7275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1420 6.4e-05 2048 290 2376 273408 44.1165 28.3648 1063.82 838.72 1975.16 1975.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 670 0.000512 2048 240 1488 19008 5.08102 3.5697 90.7067 104.74 204.208 204.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1830 0.000512 512 230 240 36000 0.729088 0.832736 5.17446 26.2764 33.0828 33.1586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 630 3.2e-05 512 240 240 202752 68.2641 13.0615 38.76 408.432 528.781 528.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1090 0.000128 512 330 576 110592 8.08736 3.40954 46.8786 103.903 162.458 162.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1850 0.000128 2048 250 3072 146160 11.5712 14.3687 1071.97 419.324 1517.31 1517.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 590 0.000128 4096 50 2712 136512 23.1055 28.3901 1689.17 838.613 2579.36 2579.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1030 3.2e-05 1024 60 720 592128 46.2499 26.9446 604.449 838.363 1516.17 1516.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1330 0.000256 1024 230 552 68544 4.54144 3.42944 50.3591 124.366 182.796 182.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1290 0.000256 512 500 336 52992 3.67203 1.696 13.8131 52.0186 71.3545 71.4852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1420 6.4e-05 2048 290 2376 273024 44.3075 28.4098 1792.23 838.312 2703.39 2703.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 670 0.000512 2048 240 1488 18432 5.0487 3.53702 66.4793 104.142 179.317 179.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1830 0.000512 512 230 240 36000 0.727936 0.83184 3.67715 26.3176 31.6269 31.7051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 630 3.2e-05 512 240 240 184320 67.4203 12.8284 25.1391 396.031 501.68 501.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1090 0.000128 512 330 576 105984 8.13898 3.38915 31.714 102.302 145.726 145.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1850 0.000128 2048 250 3072 146016 11.5595 14.3524 750.469 419.418 1195.87 1195.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 590 0.000128 4096 50 2712 136512 23.0625 28.3815 1179.52 838.706 2069.74 2069.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1030 3.2e-05 1024 60 720 592128 46.0896 26.921 422.095 838.399 1333.66 1333.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1330 0.000256 1024 230 552 67968 4.52902 3.41059 35.0289 124.563 167.634 167.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1290 0.000256 512 500 336 50688 3.66941 1.67315 9.40835 51.2827 66.1877 66.3164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1420 6.4e-05 2048 290 2376 273024 44.1286 28.3776 1252.31 838.339 2163.3 2163.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 670 0.000512 2048 240 1488 18880 5.03027 3.54509 86.8908 104.31 199.887 199.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1830 0.000512 512 230 240 36000 0.724512 0.829472 4.9103 26.2776 32.8103 32.8878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 630 3.2e-05 512 240 240 204800 68.9053 13.1388 37.167 412.46 531.938 532.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1090 0.000128 512 330 576 112640 8.12144 3.41894 45.2335 105.086 162.044 162.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1850 0.000128 2048 250 3072 146240 11.5674 14.3872 1017.96 419.416 1463.41 1463.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 590 0.000128 4096 50 2712 136480 23.0762 28.3852 1609.21 838.859 2499.61 2499.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1030 3.2e-05 1024 60 720 592640 46.0981 26.9227 574.55 838.567 1486.3 1486.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1330 0.000256 1024 230 552 68160 4.51197 3.40394 47.4445 124.045 179.504 179.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1290 0.000256 512 500 336 52480 3.65261 1.6855 12.9661 51.7509 70.2088 70.3365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1420 6.4e-05 2048 290 2376 273280 44.1587 28.4169 1702.76 838.601 2614.07 2614.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 670 0.000512 2048 240 1488 18560 5.17168 3.51894 66.1362 103.662 178.599 178.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1830 0.000512 512 230 240 35840 0.72352 0.828864 3.55779 26.2215 31.4047 31.4778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 630 3.2e-05 512 240 240 204800 68.8703 13.1307 27.1124 412.495 521.874 522.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1090 0.000128 512 330 576 107520 8.16931 3.3975 31.2704 103.336 146.355 146.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1850 0.000128 2048 250 3072 145920 11.5176 14.4101 729.013 418.747 1173.76 1173.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 590 0.000128 4096 50 2712 136000 23.0175 28.3296 1141.26 837.356 2030.04 2030.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1030 3.2e-05 1024 60 720 591360 46.113 26.8799 410.503 838.472 1322.12 1322.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1330 0.000256 1024 230 552 67840 4.48765 3.3937 34.0532 123.171 165.204 165.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1290 0.000256 512 500 336 51200 3.70339 1.68419 9.25734 51.8043 66.6052 66.7328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1420 6.4e-05 2048 290 2376 272640 44.1439 28.4328 1214.05 839.289 2126.05 2126.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 670 0.000512 2048 240 1488 18816 5.04726 3.57251 104.328 104.448 217.504 217.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1830 0.000512 512 230 240 35904 0.72144 0.826784 6.35802 26.2004 34.1788 34.2569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 630 3.2e-05 512 240 240 196608 69.7308 13.1242 46.3264 412.183 541.629 541.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1090 0.000128 512 330 576 110592 7.97738 3.39718 57.6601 103.34 172.562 172.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1850 0.000128 2048 250 3072 146112 11.52 14.5088 1305.34 418.991 1750.44 1750.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 590 0.000128 4096 50 2712 136512 23.0216 28.3382 2052.98 837.82 2942.23 2942.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1030 3.2e-05 1024 60 720 591360 46.0313 26.8564 737.315 836.501 1646.86 1646.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1330 0.000256 1024 230 552 68352 4.51946 3.41142 61.3971 124.13 193.56 193.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1290 0.000256 512 500 336 52224 3.66442 1.68256 16.6203 51.729 73.8494 73.9758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1420 6.4e-05 2048 290 2376 272640 44.0783 28.4364 2169.36 836.664 3078.68 3078.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 670 0.000512 2048 240 1488 18432 5.01606 3.53002 71.546 103.68 183.883 183.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1830 0.000512 512 230 240 35712 0.724992 0.8312 4.13498 26.2678 32.0303 32.1055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 630 3.2e-05 512 240 240 147456 72.0722 12.8104 22.9402 395.766 503.863 504.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1090 0.000128 512 330 576 110592 7.99014 3.39789 37.2678 103.289 152.128 152.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1850 0.000128 2048 250 3072 145920 11.5381 14.4298 830.462 418.726 1275.23 1275.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 590 0.000128 4096 50 2712 136320 23.0359 28.3505 1315.65 837.32 2204.43 2204.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1030 3.2e-05 1024 60 720 589824 46.2219 26.8657 468.532 836.578 1378.35 1378.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1330 0.000256 1024 230 552 67584 4.5263 3.40557 38.7236 124.511 171.266 171.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1290 0.000256 512 500 336 52224 3.66954 1.68624 10.866 51.7906 68.1676 68.2931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1420 6.4e-05 2048 290 2376 271872 44.1813 28.3111 1386.43 836.835 2295.89 2295.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 670 0.000512 2048 240 1488 19200 5.05779 3.56877 105.673 104.603 219.011 219.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1830 0.000512 512 230 240 36000 0.725376 0.827296 6.29882 26.241 34.1633 34.2385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 630 3.2e-05 512 240 240 204800 68.9348 13.1666 47.5338 412.59 542.493 542.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1090 0.000128 512 330 576 108800 8.11888 3.40413 56.012 103.431 171.149 171.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1850 0.000128 2048 250 3072 146000 11.6028 14.4101 1278.83 419.158 1724.08 1724.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 590 0.000128 4096 50 2712 136400 23.212 28.4172 2027.43 838.586 2917.72 2917.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1030 3.2e-05 1024 60 720 592000 46.2466 26.952 726.059 837.859 1637.28 1637.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1330 0.000256 1024 230 552 68400 4.55392 3.41971 60.2622 124.308 192.641 192.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1290 0.000256 512 500 336 52800 3.65808 1.68614 16.6872 51.7826 73.967 74.0922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1420 6.4e-05 2048 290 2376 272800 44.3735 28.4385 2136.62 837.971 3047.55 3047.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 670 0.000512 2048 240 1488 18400 5.04013 3.51482 75.2715 103.696 187.637 187.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1830 0.000512 512 230 240 36000 0.729536 0.830464 4.2928 26.2822 32.207 32.2826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 630 3.2e-05 512 240 240 204800 68.9854 13.1636 32.4759 412.246 527.135 527.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1090 0.000128 512 330 576 108800 8.11827 3.4073 37.8761 103.29 152.873 153.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1850 0.000128 2048 250 3072 146000 11.5773 14.4697 868.785 418.997 1313.95 1314.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 590 0.000128 4096 50 2712 136400 23.1545 28.395 1371.27 837.869 2260.77 2260.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1030 3.2e-05 1024 60 720 592000 46.1733 26.9273 489.595 837.148 1400.01 1400.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1330 0.000256 1024 230 552 68000 4.52554 3.41488 40.6919 122.323 171.053 171.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1290 0.000256 512 500 336 51200 3.71901 1.68941 11.0409 51.798 68.4001 68.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1420 6.4e-05 2048 290 2376 272000 44.3747 28.4365 1443.05 837.416 2353.41 2353.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 670 0.000512 2048 240 1488 18816 5.00464 3.52256 101.267 103.803 213.704 213.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1830 0.000512 512 230 240 35840 0.724 0.827872 6.16282 26.1906 33.9755 34.0538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 630 3.2e-05 512 240 240 200704 67.601 13.0376 45.5814 403.941 530.429 530.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1090 0.000128 512 330 576 111104 8.01395 3.39926 55.655 103.664 170.918 171.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1850 0.000128 2048 250 3072 146272 11.563 14.3665 1260.08 419.109 1705.19 1705.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 590 0.000128 4096 50 2712 136416 23.0681 28.3774 1992.7 838.15 2882.37 2882.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1030 3.2e-05 1024 60 720 591360 46.1216 26.8948 708.012 836.575 1617.77 1617.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1330 0.000256 1024 230 552 68544 4.528 3.41478 59.2326 124.156 191.435 191.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1290 0.000256 512 500 336 53760 3.62781 1.69171 16.7671 51.9092 74.1491 74.2765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1420 6.4e-05 2048 290 2376 272384 44.1847 28.3262 2098.26 836.601 3007.51 3007.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 670 0.000512 2048 240 1488 18816 5.02778 3.54989 72.5894 104.105 185.383 185.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1830 0.000512 512 230 240 35392 0.722816 0.82944 4.12182 26.1145 31.8602 31.9386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 630 3.2e-05 512 240 240 172032 66.1745 12.6136 26.3102 384.803 490.169 490.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1090 0.000128 512 330 576 107520 7.88317 3.37085 35.6614 101.248 148.352 148.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1850 0.000128 2048 250 3072 146048 11.5201 14.3625 830.721 418.808 1275.49 1275.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 590 0.000128 4096 50 2712 136192 23.0225 28.317 1306.23 837.479 2195.13 2195.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1030 3.2e-05 1024 60 720 591360 46.0479 26.8718 468.506 836.603 1378.18 1378.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1330 0.000256 1024 230 552 67200 4.47882 3.37917 38.5014 121.516 167.977 168.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1290 0.000256 512 500 336 50176 3.63603 1.6681 10.2861 50.7796 66.5274 66.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1420 6.4e-05 2048 290 2376 272384 44.1311 28.2988 1381.7 836.895 2291.16 2291.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 670 0.000512 2048 240 1488 19200 5.07395 3.57171 98.3655 104.769 211.885 211.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1830 0.000512 512 230 240 36000 0.728608 0.82944 6.01626 26.2865 33.9317 34.0088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 630 3.2e-05 512 240 240 215040 67.8045 18.4344 47.6018 412.19 546.295 546.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1090 0.000128 512 330 576 107520 8.20179 3.4017 52.8053 103.36 167.951 168.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1850 0.000128 2048 250 3072 145920 11.5876 14.4097 1218.59 418.795 1663.46 1663.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 590 0.000128 4096 50 2712 136320 23.1329 28.3882 1920.31 837.583 2809.49 2809.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1030 3.2e-05 1024 60 720 591360 46.2854 26.9277 692.383 837.628 1603.38 1603.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1330 0.000256 1024 230 552 68160 4.53546 3.41229 57.3771 124.959 190.387 190.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1290 0.000256 512 500 336 51840 3.68877 1.6896 15.6595 51.7429 72.9299 73.0596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1420 6.4e-05 2048 290 2376 272640 44.3289 28.357 2033.77 837.209 2943.8 2943.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 670 0.000512 2048 240 1488 18240 5.20867 3.51574 69.6744 104.027 182.545 182.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1830 0.000512 512 230 240 35520 0.7216 0.82336 3.94784 26.0421 31.6056 31.6847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 630 3.2e-05 512 240 240 184320 71.2989 13.151 26.9294 412.279 523.926 524.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1090 0.000128 512 330 576 107520 8.19712 3.40378 34.3423 103.325 149.451 149.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1850 0.000128 2048 250 3072 145920 11.5597 14.3647 786.92 419.117 1232.04 1232.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 590 0.000128 4096 50 2712 136320 23.0889 28.3873 1236.57 838.081 2126.21 2126.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1030 3.2e-05 1024 60 720 587520 46.1729 26.8465 442.691 834.653 1350.53 1350.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1330 0.000256 1024 230 552 68160 4.52941 3.41562 37.2056 122.276 167.529 167.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1290 0.000256 512 500 336 49920 3.76144 1.6896 9.9023 51.8219 67.33 67.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1420 6.4e-05 2048 290 2376 270720 44.2167 28.3257 1299.48 834.9 2207.06 2207.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 670 0.000512 2048 240 1488 18944 5.07949 3.59018 94.6115 104.963 208.357 208.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1830 0.000512 512 230 240 36096 0.725184 0.829472 5.77162 26.3311 33.73 33.8063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 630 3.2e-05 512 240 240 196608 71.1226 13.3228 41.6191 418.056 544.384 544.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1090 0.000128 512 330 576 110592 8.21379 3.40947 51.8167 104.818 168.443 168.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1850 0.000128 2048 250 3072 145920 11.5405 14.4873 1166.23 418.92 1611.25 1611.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 590 0.000128 4096 50 2712 136192 23.0615 28.3361 1834.81 837.804 2724.09 2724.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1030 3.2e-05 1024 60 720 591872 46.122 26.8882 660.66 839.205 1573.04 1573.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1330 0.000256 1024 230 552 68096 4.52314 3.40714 54.6672 124.207 186.904 187.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1290 0.000256 512 500 336 53248 3.69843 1.70394 15.3196 52.4822 73.3548 73.4818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1420 6.4e-05 2048 290 2376 273408 44.1073 28.3526 1945.43 838.833 2856.86 2856.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 670 0.000512 2048 240 1488 17408 5.20032 3.46726 66.3087 102.46 177.55 177.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1830 0.000512 512 230 240 35328 0.72192 0.825344 3.92787 26.0489 31.5943 31.6683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 630 3.2e-05 512 240 240 131072 73.699 12.8164 19.2596 395.756 501.8 502.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1090 0.000128 512 330 576 106496 8.44147 3.40992 33.4999 104.692 150.226 150.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1850 0.000128 2048 250 3072 145408 11.5459 14.3705 780.278 418.151 1224.42 1224.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 590 0.000128 4096 50 2712 135680 23.0564 28.3218 1230.43 836.156 2118.04 2118.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1030 3.2e-05 1024 60 720 589824 46.0044 26.8268 441.883 835.202 1350.08 1350.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1330 0.000256 1024 230 552 67584 4.54106 3.41123 36.4964 124.235 168.781 168.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1290 0.000256 512 500 336 53248 3.70906 1.70618 10.4691 52.5114 68.5507 68.6817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1420 6.4e-05 2048 290 2376 272384 44.0264 28.3013 1307.67 835.501 2215.63 2215.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 670 0.000512 2048 240 1500 19328 5.05242 3.57376 90.8284 104.613 204.181 204.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1830 0.000512 512 230 225 36288 0.724832 0.830944 7.86842 26.291 35.7833 35.8578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 630 3.2e-05 512 240 250 221184 68.4457 13.3257 66.0356 417.595 565.677 565.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1090 0.000128 512 330 575 113664 7.996 3.40848 42.4126 104.655 158.653 158.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1850 0.000128 2048 250 3050 146304 11.5425 14.3401 941.565 418.96 1386.48 1386.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 590 0.000128 4096 50 2725 136320 23.0459 28.3349 1585.83 838.009 2475.3 2475.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1030 3.2e-05 1024 60 725 592896 46.1041 26.8805 613.908 837.794 1524.84 1524.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1330 0.000256 1024 230 550 68480 4.52579 3.41699 45.4933 124.794 178.33 178.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1290 0.000256 512 500 350 53248 3.68445 1.70307 12.706 52.369 70.6163 70.7441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1420 6.4e-05 2048 290 2375 273408 44.0854 28.4262 1585.77 838.057 2496.47 2496.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 670 0.000512 2048 240 1500 19200 5.07654 3.57635 74.9444 104.561 188.271 188.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1830 0.000512 512 230 225 36240 0.728192 0.830272 3.86896 26.2898 31.7896 31.8677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 630 3.2e-05 512 240 250 215040 69.4878 13.3883 52.8883 419.015 555.062 555.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1090 0.000128 512 330 575 113920 8.06234 3.41619 38.2118 105.265 155.144 155.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1850 0.000128 2048 250 3050 146320 11.6122 14.379 845.376 419.021 1290.46 1290.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 590 0.000128 4096 50 2725 136320 23.1817 28.4005 1351.42 838.026 2241.11 2241.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1030 3.2e-05 1024 60 725 592640 46.3236 26.9435 484.683 837.874 1395.99 1396.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1330 0.000256 1024 230 550 68480 4.55389 3.42643 40.4742 123.623 172.177 172.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1290 0.000256 512 500 350 53760 3.70195 1.71037 11.3973 52.5501 69.5156 69.6502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1420 6.4e-05 2048 290 2375 273280 44.3475 28.3484 1424.93 839.175 2336.94 2337.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 670 0.000512 2048 240 1500 18880 5.20986 3.54509 63.2915 104.252 176.412 176.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1830 0.000512 512 230 225 36160 0.724992 0.831488 6.85875 26.2633 34.7492 34.8261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 630 3.2e-05 512 240 250 204800 69.256 13.1357 50.7332 412.237 545.641 545.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1090 0.000128 512 330 575 112640 8.13184 3.41782 24.7758 105.037 141.546 141.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1850 0.000128 2048 250 3050 146240 11.5665 14.3706 546.865 419.172 992.049 992.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 590 0.000128 4096 50 2725 136320 23.0967 28.3749 965.188 838.28 1855.02 1855.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1030 3.2e-05 1024 60 725 592640 46.2491 26.9169 397.95 838.283 1309.56 1309.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1330 0.000256 1024 230 550 68160 4.51661 3.41395 26.8605 121.931 156.823 156.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1290 0.000256 512 500 350 52480 3.6497 1.68448 7.45248 51.7244 64.6627 64.7926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1420 6.4e-05 2048 290 2375 273280 44.1849 28.3301 919.673 838.092 1830.41 1830.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 670 0.000512 2048 240 1500 19392 5.07427 3.57526 81.2979 104.922 194.98 195.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1830 0.000512 512 230 225 36288 0.72736 0.831968 4.15546 26.3295 32.1176 32.1979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 630 3.2e-05 512 240 250 208896 68.3493 13.1463 34.6408 412.495 528.898 529.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1090 0.000128 512 330 575 113664 7.9512 3.40992 40.7627 104.398 156.708 156.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1850 0.000128 2048 250 3050 146304 11.5691 14.3658 900 419.471 1345.48 1345.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 590 0.000128 4096 50 2725 136320 23.0994 28.3695 1439.84 838.865 2330.25 2330.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1030 3.2e-05 1024 60 725 592128 46.1895 26.9227 514.345 838.228 1425.85 1425.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1330 0.000256 1024 230 550 68352 4.52618 3.41722 41.8575 124.156 174.058 174.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1290 0.000256 512 500 350 52992 3.68624 1.69754 12.0312 52.2512 69.8175 69.9496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1420 6.4e-05 2048 290 2375 273024 44.201 28.4286 1516.01 838.179 2426.97 2427.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 670 0.000512 2048 240 1500 19200 5.21434 3.56595 57.7972 104.449 171.135 171.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1830 0.000512 512 230 225 36096 0.722176 0.82944 6.83594 26.205 34.6644 34.7462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 630 3.2e-05 512 240 250 196608 70.0498 13.1289 47.9425 412.189 543.583 543.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1090 0.000128 512 330 575 110592 7.97917 3.39811 25.9027 103.322 140.787 140.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1850 0.000128 2048 250 3050 146112 11.5364 14.3526 580.332 418.991 1025.29 1025.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 590 0.000128 4096 50 2725 136128 23.0417 28.3322 927.164 837.924 1816.53 1816.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1030 3.2e-05 1024 60 725 591360 46.0909 26.8634 334.114 836.758 1243.98 1244.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1330 0.000256 1024 230 550 68352 4.5225 3.40992 28.5993 123.916 160.553 160.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1290 0.000256 512 500 350 52224 3.66109 1.6855 7.72198 51.725 64.9479 65.0711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1420 6.4e-05 2048 290 2375 272640 44.1048 28.3238 977.656 837.256 1887.47 1887.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 670 0.000512 2048 240 1500 19264 5.08102 3.5769 83.327 104.863 196.961 197.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1830 0.000512 512 230 225 36288 0.727776 0.83376 4.516 26.3052 32.4564 32.5345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 630 3.2e-05 512 240 250 215040 68.0748 13.2009 38.9228 413.519 533.99 534.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1090 0.000128 512 330 575 112896 8.11078 3.4233 43.793 104.827 160.337 160.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1850 0.000128 2048 250 3050 146272 11.5934 14.3708 970.089 418.96 1415.09 1415.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 590 0.000128 4096 50 2725 136304 23.1391 28.378 1547.64 837.924 2437.16 2437.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1030 3.2e-05 1024 60 725 592256 46.2543 26.9558 549.352 837.776 1460.5 1460.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1330 0.000256 1024 230 550 68320 4.54314 3.41472 45.5064 124.118 177.688 177.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1290 0.000256 512 500 350 53760 3.69539 1.70803 13.2778 52.4727 71.3093 71.4342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1420 6.4e-05 2048 290 2375 273280 44.3065 28.383 1624.32 837.842 2534.99 2535.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 670 0.000512 2048 240 1500 18816 5.20416 3.52045 58.7796 103.809 171.429 171.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1830 0.000512 512 230 225 36064 0.724352 0.826624 2.9408 26.1901 30.7528 30.8288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 630 3.2e-05 512 240 250 200704 67.63 13.049 23.6989 403.95 508.595 508.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1090 0.000128 512 330 575 111104 8.01146 3.40192 27.4379 103.579 142.612 142.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1850 0.000128 2048 250 3050 146272 11.5651 14.4118 608.284 419.101 1053.44 1053.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 590 0.000128 4096 50 2725 136192 23.0888 28.3853 973.049 838.085 1862.68 1862.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1030 3.2e-05 1024 60 725 591360 46.0968 27.1133 350.689 836.454 1260.51 1260.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1330 0.000256 1024 230 550 68096 4.53149 3.41357 29.1697 124.659 161.872 161.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1290 0.000256 512 500 350 51968 3.69581 1.68973 8.20102 51.9103 65.6505 65.7799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1420 6.4e-05 2048 290 2375 272384 44.2367 28.4166 1021.12 836.608 1930.51 1930.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 670 0.000512 2048 240 1500 19200 5.056 3.5799 85.995 104.798 199.54 199.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1830 0.000512 512 230 225 36224 0.724992 0.829568 4.67533 26.2924 32.5935 32.6712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 630 3.2e-05 512 240 250 212992 69.134 13.3313 39.8769 417.999 540.618 540.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1090 0.000128 512 330 575 112640 8.07517 3.41402 45.2989 104.776 161.741 161.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1850 0.000128 2048 250 3050 146304 11.5578 14.3853 997.004 419.426 1442.45 1442.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 590 0.000128 4096 50 2725 136320 23.0687 28.3668 1600.15 838.885 2490.55 2490.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1030 3.2e-05 1024 60 725 592896 46.025 26.8836 577.114 838.551 1488.73 1488.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1330 0.000256 1024 230 550 68096 4.51174 3.40378 47.5275 124.128 179.672 179.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1290 0.000256 512 500 350 53248 3.69078 1.70598 13.6608 52.4339 71.645 71.7763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1420 6.4e-05 2048 290 2375 273408 44.1048 28.3363 1684.14 840.12 2596.84 2596.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 670 0.000512 2048 240 1500 18944 5.27395 3.59418 62.2739 104.881 176.134 176.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1830 0.000512 512 230 225 36096 0.726912 0.831488 3.24314 26.3137 31.1873 31.2619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 630 3.2e-05 512 240 250 196608 71.1168 13.3325 25.062 417.697 527.475 527.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1090 0.000128 512 330 575 110592 8.21238 3.41046 29.2353 104.62 145.661 145.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1850 0.000128 2048 250 3050 145920 11.5282 14.4371 648.255 418.557 1092.86 1092.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 590 0.000128 4096 50 2725 135936 23.0625 28.34 1058 836.984 1946.46 1946.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1030 3.2e-05 1024 60 725 591872 46.1055 26.8823 383.675 837.872 1294.7 1294.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1330 0.000256 1024 230 550 68096 4.52467 3.40787 31.7845 123.58 163.397 163.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1290 0.000256 512 500 350 53248 3.69853 1.70598 9.19053 52.4338 67.1849 67.3137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1420 6.4e-05 2048 290 2375 273408 44.1035 28.2972 1103.69 838.027 2014.25 2014.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 670 0.000512 2048 240 1500 19296 5.06064 3.57171 92.9976 104.657 206.397 206.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1830 0.000512 512 230 225 36144 0.725248 0.831232 4.92339 26.2524 32.8072 32.8827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 630 3.2e-05 512 240 250 202752 68.2524 13.0583 40.0783 408.107 529.765 529.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1090 0.000128 512 330 575 112896 7.9433 3.40656 48.2319 103.818 163.588 163.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1850 0.000128 2048 250 3050 146160 11.5692 14.3688 1067.41 418.993 1512.42 1512.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 590 0.000128 4096 50 2725 136224 23.1127 28.3951 1694.98 838.001 2584.56 2584.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1030 3.2e-05 1024 60 725 592128 46.2471 26.9429 607.904 838.139 1519.39 1519.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1330 0.000256 1024 230 550 68256 4.55069 3.4263 50.1536 124.281 182.513 182.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1290 0.000256 512 500 350 52992 3.67053 1.69418 14.3844 51.9764 71.8806 72.0091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1420 6.4e-05 2048 290 2375 273024 44.3023 28.3587 1793.25 837.658 2703.7 2703.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 670 0.000512 2048 240 1500 19008 5.02099 3.53914 70.8756 104.15 183.697 183.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1830 0.000512 512 230 225 36000 0.728928 0.834176 3.60813 26.3206 31.5652 31.6399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 630 3.2e-05 512 240 250 184320 67.4012 12.8246 26.5792 396.066 503.134 503.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1090 0.000128 512 330 575 110592 7.86883 3.3817 34.1675 102.309 147.909 148.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1850 0.000128 2048 250 3050 146016 11.5587 14.3542 765.288 419.466 1210.74 1210.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 590 0.000128 4096 50 2725 136224 23.0863 28.3932 1209.19 838.79 2099.53 2099.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1030 3.2e-05 1024 60 725 592128 46.1123 26.9138 435.107 838.245 1346.53 1346.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1330 0.000256 1024 230 550 67968 4.52867 3.41066 36.0064 123.522 167.569 167.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1290 0.000256 512 500 350 50688 3.67274 1.67286 10.0055 51.2836 66.7885 66.9143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1420 6.4e-05 2048 290 2375 273024 44.131 28.3734 1285.37 838.437 2196.45 2196.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 670 0.000512 2048 240 1500 18880 5.03242 3.54509 89.5222 104.232 202.442 202.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1830 0.000512 512 230 225 36160 0.72624 0.83072 4.77088 26.2556 32.6548 32.7319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 630 3.2e-05 512 240 250 204800 68.8897 13.142 39.3357 412.161 533.801 534.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1090 0.000128 512 330 575 112640 8.13296 3.41402 46.7936 105.014 163.537 163.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1850 0.000128 2048 250 3050 146240 11.5716 14.379 1034.72 419.114 1479.86 1479.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 590 0.000128 4096 50 2725 136320 23.092 28.3737 1648.76 838.142 2538.44 2538.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1030 3.2e-05 1024 60 725 592640 46.0843 26.9224 592.612 837.916 1503.7 1503.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1330 0.000256 1024 230 550 68160 4.51514 3.40573 49.0141 123.97 181.004 181.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1290 0.000256 512 500 350 52480 3.65181 1.68771 13.8596 51.7256 71.0852 71.2174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1420 6.4e-05 2048 290 2375 273280 44.1575 28.3867 1745.59 838.252 2656.53 2656.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 670 0.000512 2048 240 1500 18560 5.17334 3.52576 65.8488 103.603 178.262 178.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1830 0.000512 512 230 225 35840 0.722944 0.827424 3.43613 26.2069 31.2681 31.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 630 3.2e-05 512 240 250 204800 68.8772 13.1244 28.1098 412.276 522.656 522.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1090 0.000128 512 330 575 107520 8.16301 3.39715 31.7134 103.28 146.737 146.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1850 0.000128 2048 250 3050 145920 11.5207 14.3675 727.724 418.521 1172.21 1172.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 590 0.000128 4096 50 2725 136000 23.0266 28.3382 1153.87 836.897 2042.21 2042.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1030 3.2e-05 1024 60 725 591360 46.1167 26.8918 415.987 838.002 1327.16 1327.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1330 0.000256 1024 230 550 67840 4.48867 3.39581 34.3962 123.118 165.502 165.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1290 0.000256 512 500 350 51200 3.70803 1.68307 9.69878 51.7759 67.0235 67.1498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1420 6.4e-05 2048 290 2375 272640 44.134 28.3197 1220.66 838.209 2131.46 2131.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 670 0.000512 2048 240 1500 19200 5.02246 3.56966 105.746 104.45 218.897 218.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1830 0.000512 512 230 225 36096 0.721344 0.827808 5.90486 26.2014 33.7272 33.8031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 630 3.2e-05 512 240 250 196608 69.7053 13.1277 46.7872 412.189 542.079 542.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1090 0.000128 512 330 575 110592 7.97907 3.39405 56.9376 103.344 171.839 171.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1850 0.000128 2048 250 3050 146112 11.536 14.3499 1258.84 419.006 1703.81 1703.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 590 0.000128 4096 50 2725 136128 23.0183 28.3319 2008.39 837.996 2897.81 2897.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1030 3.2e-05 1024 60 725 591360 46.0364 26.8704 721.509 836.644 1631.22 1631.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1330 0.000256 1024 230 550 68352 4.52173 3.40739 59.814 125.184 193.024 193.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1290 0.000256 512 500 350 52224 3.65734 1.68362 16.9517 51.7279 74.1773 74.3055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1420 6.4e-05 2048 290 2375 272640 44.0965 28.3197 2111.6 836.933 3021.08 3021.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 670 0.000512 2048 240 1500 18432 5.10746 3.52989 73.0994 103.773 185.621 185.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1830 0.000512 512 230 225 36096 0.724736 0.829568 3.97821 26.2922 31.8979 31.9734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 630 3.2e-05 512 240 250 147456 72.0723 12.8161 23.7944 396.377 505.326 505.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1090 0.000128 512 330 575 110592 7.99693 3.40093 37.9584 103.39 152.932 153.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1850 0.000128 2048 250 3050 145920 11.5261 14.3497 844.763 419.119 1289.83 1289.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 590 0.000128 4096 50 2725 135936 23.0318 28.3411 1344.95 838.118 2234.52 2234.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1030 3.2e-05 1024 60 725 589824 46.2279 26.8692 481.278 837.39 1391.92 1392.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1330 0.000256 1024 230 550 67584 4.52173 3.40342 39.7099 123.605 171.34 171.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1290 0.000256 512 500 350 52224 3.67062 1.68496 11.3928 51.842 68.7485 68.8743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1420 6.4e-05 2048 290 2375 271872 44.1804 28.2938 1414.06 837.639 2324.31 2324.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 670 0.000512 2048 240 1500 19200 5.05398 3.56419 105.126 104.59 218.447 218.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1830 0.000512 512 230 225 36000 0.72752 0.82944 5.91811 26.2382 33.7841 33.8596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 630 3.2e-05 512 240 250 204800 68.9378 13.1701 48.6508 412.525 543.553 543.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1090 0.000128 512 330 575 112000 7.95117 3.40614 57.774 103.423 172.738 172.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1850 0.000128 2048 250 3050 146000 11.6095 14.412 1256.21 419.089 1701.4 1701.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 590 0.000128 4096 50 2725 136000 23.2193 28.4221 2019.74 838.032 2909.49 2909.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1030 3.2e-05 1024 60 725 592000 46.2753 26.9598 720.078 837.833 1631.31 1631.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1330 0.000256 1024 230 550 68400 4.56179 3.42016 59.8879 124.289 192.258 192.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1290 0.000256 512 500 350 51200 3.71174 1.68829 16.7896 51.7713 74.1181 74.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1420 6.4e-05 2048 290 2375 272800 44.3458 28.3915 2117.14 837.875 3027.89 3028.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 670 0.000512 2048 240 1500 18400 5.03613 3.51914 74.5154 103.697 186.877 186.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1830 0.000512 512 230 225 36000 0.729088 0.82944 4.06042 26.2883 31.9794 32.0546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 630 3.2e-05 512 240 250 204800 68.9906 13.1561 33.1743 412.25 527.841 528.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1090 0.000128 512 330 575 108800 8.12272 3.4039 37.5704 103.376 152.658 152.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1850 0.000128 2048 250 3050 146000 11.5881 14.3748 845.86 419.006 1290.9 1290.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 590 0.000128 4096 50 2725 136000 23.1382 28.4056 1353.67 837.864 2243.15 2243.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1030 3.2e-05 1024 60 725 592000 46.1839 26.9357 481.82 837.114 1392.21 1392.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1330 0.000256 1024 230 550 68000 4.52813 3.4121 39.9656 124.347 172.35 172.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1290 0.000256 512 500 350 51200 3.7247 1.69075 11.3658 51.7979 68.7352 68.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1420 6.4e-05 2048 290 2375 272000 44.3612 28.3747 1412.97 837.375 2323.22 2323.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 670 0.000512 2048 240 1500 18816 5.00429 3.51917 98.8542 103.898 211.387 211.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1830 0.000512 512 230 225 36064 0.724992 0.826368 5.69107 26.2144 33.5271 33.6018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 630 3.2e-05 512 240 250 200704 67.6073 13.0429 46.1163 404.335 531.368 531.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1090 0.000128 512 330 575 111104 8.01216 3.4033 55.0494 103.756 170.403 170.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1850 0.000128 2048 250 3050 146272 11.5569 14.404 1224.56 419.518 1670.11 1670.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 590 0.000128 4096 50 2725 136192 23.0851 28.3849 1951.6 838.996 2842.15 2842.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1030 3.2e-05 1024 60 725 591360 46.1227 26.8949 704.217 837.327 1614.72 1614.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1330 0.000256 1024 230 550 68096 4.53446 3.41347 57.8969 124.254 190.199 190.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1290 0.000256 512 500 350 51968 3.70093 1.69616 16.3608 51.9556 73.8654 73.9937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1420 6.4e-05 2048 290 2375 272384 44.2108 28.3204 2051.75 839.084 2963.5 2963.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 670 0.000512 2048 240 1500 18816 5.02928 3.54861 71.7855 104.102 184.577 184.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1830 0.000512 512 230 225 35840 0.723488 0.82576 3.89472 26.1162 31.6321 31.7115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 630 3.2e-05 512 240 250 172032 66.1753 12.6197 26.4392 384.807 490.306 490.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1090 0.000128 512 330 575 107520 7.88266 3.3663 35.0712 101.253 147.753 147.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1850 0.000128 2048 250 3050 146048 11.525 14.3676 803.236 418.806 1248.01 1248.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 590 0.000128 4096 50 2725 135744 23.0098 28.3248 1272.42 837.477 2161.31 2161.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1030 3.2e-05 1024 60 725 591360 46.0288 26.8727 460.058 836.612 1369.73 1369.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1330 0.000256 1024 230 550 67200 4.47962 3.3799 37.7063 122.568 168.234 168.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1290 0.000256 512 500 350 50176 3.63322 1.65574 10.4158 50.7849 66.6445 66.7717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1420 6.4e-05 2048 290 2375 272384 44.1337 28.3148 1342.72 836.91 2252.21 2252.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 670 0.000512 2048 240 1500 19200 5.07578 3.58051 98.1205 104.857 211.743 211.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1830 0.000512 512 230 225 36000 0.728896 0.831488 5.53088 26.3066 33.4706 33.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 630 3.2e-05 512 240 250 184320 71.3579 13.1604 41.3549 412.545 538.694 538.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1090 0.000128 512 330 575 111360 7.97101 3.39808 53.8069 103.439 168.802 168.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1850 0.000128 2048 250 3050 146160 11.5812 14.4548 1185.93 419.149 1631.2 1631.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 590 0.000128 4096 50 2725 136080 23.1158 28.3878 1884.9 838.282 2774.76 2774.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1030 3.2e-05 1024 60 725 591360 46.2891 26.974 680.526 837.863 1591.82 1591.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1330 0.000256 1024 230 550 68160 4.53235 3.41197 56.1312 122.95 187.124 187.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1290 0.000256 512 500 350 51840 3.68771 1.69312 15.8984 51.7876 73.2242 73.3541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1420 6.4e-05 2048 290 2375 272640 44.3155 28.3909 1989.02 837.915 2899.78 2899.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 670 0.000512 2048 240 1500 18240 5.09338 3.51846 69.6912 103.804 182.223 182.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1830 0.000512 512 230 225 35520 0.718432 0.820576 3.72707 26.0383 31.3741 31.4497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 630 3.2e-05 512 240 250 184320 71.3229 13.1459 27.6635 412.272 524.672 524.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1090 0.000128 512 330 575 107520 8.19206 3.39933 34.35 103.318 149.44 149.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1850 0.000128 2048 250 3050 145920 11.5589 14.3651 783.612 419.109 1228.72 1228.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 590 0.000128 4096 50 2725 135840 23.0789 28.3719 1245.25 838.09 2134.87 2134.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1030 3.2e-05 1024 60 725 587520 46.1889 26.8474 447.249 834.577 1355.02 1355.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1330 0.000256 1024 230 550 68160 4.52694 3.41197 37.2711 123.327 168.637 168.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1290 0.000256 512 500 350 49920 3.76016 1.69126 10.3179 51.8222 67.7485 67.8785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1420 6.4e-05 2048 290 2375 270720 44.2217 28.3955 1312.22 835.09 2220.06 2220.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 670 0.000512 2048 240 1500 18944 5.07776 3.59414 96.1119 104.891 209.79 209.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1830 0.000512 512 230 225 36096 0.726816 0.831968 5.40678 26.3149 33.3508 33.4254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 630 3.2e-05 512 240 250 196608 71.093 13.3292 42.2743 417.762 544.735 544.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1090 0.000128 512 330 575 110592 8.208 3.4097 51.3077 104.754 167.866 168.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1850 0.000128 2048 250 3050 145920 11.5446 14.3401 1131.69 418.751 1576.4 1576.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 590 0.000128 4096 50 2725 135936 23.0549 28.3374 1805.01 837.223 2693.7 2693.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1030 3.2e-05 1024 60 725 591872 46.1456 26.8797 648.676 838.301 1560.16 1560.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1330 0.000256 1024 230 550 68096 4.52838 3.40835 53.6018 124.14 185.778 185.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1290 0.000256 512 500 350 53248 3.69546 1.70662 15.7033 52.4409 73.7057 73.8304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1420 6.4e-05 2048 290 2375 273408 44.0895 28.338 1901.35 838.257 2812.18 2812.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 670 0.000512 2048 240 1500 17408 5.19802 3.46931 67.8828 102.572 179.233 179.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1830 0.000512 512 230 225 35328 0.721024 0.822336 3.83046 26.0752 31.5187 31.5952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 630 3.2e-05 512 240 250 131072 73.6754 12.8142 20.406 396.189 503.355 503.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1090 0.000128 512 330 575 106496 8.44019 3.41402 34.5341 104.802 151.371 151.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1850 0.000128 2048 250 3050 145408 11.5426 14.3493 795.155 418.609 1239.73 1239.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 590 0.000128 4096 50 2725 135680 23.0646 28.3238 1279.8 837.089 2168.36 2168.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1030 3.2e-05 1024 60 725 589824 46.0209 26.8235 454.952 836.092 1364.04 1364.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1330 0.000256 1024 230 550 67584 4.54141 3.41168 37.4402 124.665 170.157 170.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1290 0.000256 512 500 350 53248 3.70538 1.7073 11.1275 52.5701 69.2697 69.3984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1420 6.4e-05 2048 290 2375 272384 44.0213 28.3382 1343.04 836.428 2251.96 2252.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 670 0.000512 2048 240 1504 19072 5.06179 3.57184 79.0201 104.634 192.403 192.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1830 0.000512 512 230 224 36544 0.727104 0.832672 6.34096 26.2965 34.2689 34.3473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 630 3.2e-05 512 240 256 237568 66.6446 13.326 60.5849 417.694 558.522 558.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1090 0.000128 512 330 576 110592 8.18307 3.40963 36.2064 104.681 152.668 152.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1850 0.000128 2048 250 3072 146304 11.5503 14.3688 829.231 419.054 1274.28 1274.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 590 0.000128 4096 50 2720 136448 23.042 28.3364 1379.26 838.087 2268.81 2268.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1030 3.2e-05 1024 60 704 590848 46.3111 26.883 466.344 838.525 1378.23 1378.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1330 0.000256 1024 230 544 68864 4.51251 3.41766 39.131 124.611 171.772 171.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1290 0.000256 512 500 352 50688 3.77616 1.70189 10.7276 52.3796 68.7389 68.8711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1420 6.4e-05 2048 290 2368 273152 44.1752 28.2952 1389.39 837.976 2299.97 2300.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 670 0.000512 2048 240 1504 18944 5.25584 3.58275 62.603 104.684 176.24 176.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1830 0.000512 512 230 224 36480 0.725504 0.829472 6.3057 26.2656 34.1999 34.2749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 630 3.2e-05 512 240 256 229376 67.7279 13.3266 57.7812 417.552 556.659 556.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1090 0.000128 512 330 576 110592 8.19085 3.41197 23.6584 104.648 140.094 140.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1850 0.000128 2048 250 3072 146304 11.5604 14.3434 535.082 418.965 980.026 980.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 590 0.000128 4096 50 2720 136448 23.0666 28.3596 935.662 837.87 1825.03 1825.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1030 3.2e-05 1024 60 704 590848 46.4372 26.8764 400.547 837.652 1311.68 1311.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1330 0.000256 1024 230 544 68608 4.53741 3.424 67.4341 125.538 201.035 201.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1290 0.000256 512 500 352 50176 3.80621 1.7008 14.8188 52.3857 72.8646 72.9933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1420 6.4e-05 2048 290 2368 272896 44.1482 28.3408 892.809 837.741 1803.17 1803.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 670 0.000512 2048 240 1504 19040 5.07405 3.56915 75.6174 104.542 188.915 189.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1830 0.000512 512 230 224 36560 0.728576 0.829952 3.78589 26.284 31.7012 31.7789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 630 3.2e-05 512 240 256 235520 67.1875 13.3878 59.7401 418.961 559.554 559.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1090 0.000128 512 330 576 111360 8.20794 3.41581 37.5661 105.001 154.373 154.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1850 0.000128 2048 250 3072 146240 11.6019 14.4785 847.022 418.958 1292.14 1292.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 590 0.000128 4096 50 2720 136400 23.1653 28.3863 1345.02 838.03 2234.68 2234.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1030 3.2e-05 1024 60 704 590720 46.4448 26.9547 474.575 837.768 1385.92 1386.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1330 0.000256 1024 230 544 68960 4.53834 3.42221 39.9488 124.524 172.535 172.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1290 0.000256 512 500 352 50560 3.82032 1.7113 10.95 52.5387 69.1759 69.3062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1420 6.4e-05 2048 290 2368 272960 44.391 28.4356 1418.11 852.155 2343.32 2343.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 670 0.000512 2048 240 1504 18880 5.34848 3.54474 53.4738 104.212 166.692 166.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1830 0.000512 512 230 224 36480 0.724288 0.829696 6.41094 26.2595 34.298 34.3814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 630 3.2e-05 512 240 256 225280 66.8064 13.1396 53.3086 412.063 545.592 545.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1090 0.000128 512 330 576 110080 8.27133 3.41802 24.1013 105.001 140.973 141.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1850 0.000128 2048 250 3072 146240 11.5582 14.3591 546.451 419.002 991.442 991.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 590 0.000128 4096 50 2720 136320 23.0851 28.3773 955.91 837.966 1845.41 1845.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1030 3.2e-05 1024 60 704 590080 46.412 26.9177 306.806 837.649 1217.94 1218.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1330 0.000256 1024 230 544 68480 4.5016 3.40739 26.2313 124.224 158.464 158.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1290 0.000256 512 500 352 48640 3.79213 1.68669 6.90995 51.7036 64.2453 64.3769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1420 6.4e-05 2048 290 2368 272640 44.2447 28.3507 912.866 837.739 1823.34 1823.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 670 0.000512 2048 240 1504 19008 5.07331 3.57376 80.6454 104.806 194.207 194.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1830 0.000512 512 230 224 36576 0.726528 0.831488 4.11226 26.2984 32.0391 32.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 630 3.2e-05 512 240 256 221184 67.0096 13.1398 38.5459 412.039 530.999 531.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1090 0.000128 512 330 576 110592 8.12595 3.40819 40.6525 104.28 156.647 156.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1850 0.000128 2048 250 3072 146304 11.5608 14.4 920.417 419.007 1365.46 1365.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 590 0.000128 4096 50 2720 136416 23.0936 28.3791 1455.67 837.933 2345.15 2345.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1030 3.2e-05 1024 60 704 590592 46.3267 26.9186 515.064 837.401 1425.87 1426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1330 0.000256 1024 230 544 68736 4.51779 3.40992 42.6172 124.304 174.947 175.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1290 0.000256 512 500 352 49920 3.80083 1.70086 11.833 52.1932 69.6791 69.8086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1420 6.4e-05 2048 290 2368 273024 44.1531 28.3378 1533.5 837.398 2443.52 2443.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 670 0.000512 2048 240 1504 18816 5.35181 3.57059 55.8126 104.448 169.299 169.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1830 0.000512 512 230 224 36288 0.722976 0.82944 2.688 26.2033 30.5141 30.5893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 630 3.2e-05 512 240 256 221184 67.1115 13.1318 57.6409 412.179 550.333 550.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1090 0.000128 512 330 576 107520 8.16931 3.39546 25.9022 103.321 140.97 141.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1850 0.000128 2048 250 3072 146112 11.5369 14.3361 589.423 418.982 1034.35 1034.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 590 0.000128 4096 50 2720 136320 23.0298 28.3341 927.002 838.126 1816.57 1816.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1030 3.2e-05 1024 60 704 589824 46.1639 26.8595 331.211 836.53 1240.92 1241.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1330 0.000256 1024 230 544 68736 4.50582 3.40957 28.9395 124.788 161.744 161.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1290 0.000256 512 500 352 49152 3.78 1.6855 7.59402 51.7241 64.9365 65.0614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1420 6.4e-05 2048 290 2368 272640 44.079 28.2688 982.073 837.374 1891.93 1892.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 670 0.000512 2048 240 1504 19040 5.1032 3.57917 78.5326 104.955 192.279 192.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1830 0.000512 512 230 224 36512 0.73024 0.831488 4.0968 26.3331 32.059 32.1352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 630 3.2e-05 512 240 256 229376 66.2669 13.1996 39.2952 413.913 532.939 533.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1090 0.000128 512 330 576 111104 8.20352 3.41261 40.1464 104.895 156.838 156.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1850 0.000128 2048 250 3072 146272 11.5795 14.3602 904.824 419.362 1350.2 1350.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 590 0.000128 4096 50 2720 136416 23.1494 28.3831 1429.56 838.654 2319.82 2319.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1030 3.2e-05 1024 60 704 590464 46.4652 26.9502 507.943 838.623 1420.14 1420.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1330 0.000256 1024 230 544 68768 4.53229 3.41872 42.4198 125.356 175.828 175.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1290 0.000256 512 500 352 50176 3.82406 1.70803 11.6393 52.5222 69.8441 69.9752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1420 6.4e-05 2048 290 2368 272832 44.3423 28.5005 1509.77 838.632 2421.38 2421.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 670 0.000512 2048 240 1504 18368 5.34064 3.51846 53.6036 103.883 166.467 166.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1830 0.000512 512 230 224 36288 0.724992 0.827936 2.72112 26.2134 30.5632 30.6442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 630 3.2e-05 512 240 256 200704 67.6214 13.0457 22.6301 404.248 507.815 508.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1090 0.000128 512 330 576 107520 8.22835 3.39811 25.0803 103.656 140.548 140.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1850 0.000128 2048 250 3072 146272 11.5528 14.3713 577.98 419.415 1023.39 1023.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 590 0.000128 4096 50 2720 136416 23.1058 28.3868 916.735 838.936 1807.24 1807.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1030 3.2e-05 1024 60 704 589568 46.3208 26.8973 325.985 837.069 1236.44 1236.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1330 0.000256 1024 230 544 68544 4.52243 3.41443 27.3382 123.77 159.147 159.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1290 0.000256 512 500 352 48384 3.83091 1.69478 7.32819 51.9468 64.9603 65.0932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1420 6.4e-05 2048 290 2368 272384 44.2181 28.3448 964.255 837.211 1874.17 1874.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 670 0.000512 2048 240 1504 18144 5.36061 3.50064 44.9302 103.375 157.281 157.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1830 0.000512 512 230 224 35952 0.72704 0.827392 2.29629 26.1638 30.0857 30.1636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 630 3.2e-05 512 240 256 215040 66.1144 13.0538 52.7887 404.046 536.283 536.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1090 0.000128 512 330 576 107520 8.42483 3.41811 20.9056 104.828 137.755 137.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1850 0.000128 2048 250 3072 145824 11.5721 14.3709 471.64 418.714 916.374 916.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 590 0.000128 4096 50 2720 136080 23.1214 28.4078 749.959 837.311 1638.88 1638.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1030 3.2e-05 1024 60 704 588672 46.5381 26.9272 266.961 836.662 1177.25 1177.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1330 0.000256 1024 230 544 68544 4.54736 3.42384 23.7985 123.706 155.574 155.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1290 0.000256 512 500 352 48384 3.91386 1.7119 6.25971 52.5549 64.5946 64.7231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1420 6.4e-05 2048 290 2368 271488 44.4478 28.4404 783.67 836.88 1693.57 1693.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 670 0.000512 2048 240 1504 18944 5.07142 3.57782 79.9314 104.792 193.479 193.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1830 0.000512 512 230 224 36480 0.726688 0.82944 4.16198 26.2893 32.0795 32.1559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 630 3.2e-05 512 240 256 229376 67.298 13.3263 39.9338 418.001 538.833 539.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1090 0.000128 512 330 576 110592 8.19347 3.40582 40.1617 104.758 156.704 156.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1850 0.000128 2048 250 3072 146304 11.5563 14.3651 905.232 419.426 1350.65 1350.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 590 0.000128 4096 50 2720 136448 23.0795 28.345 1454.16 838.764 2344.42 2344.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1030 3.2e-05 1024 60 704 590848 46.273 26.8862 517.95 838.599 1429.87 1430
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1330 0.000256 1024 230 544 68608 4.5097 3.40714 43.1311 125.177 176.324 176.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1290 0.000256 512 500 352 50176 3.80928 1.69984 11.8882 52.4348 69.9809 70.1093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1420 6.4e-05 2048 290 2368 272896 44.1672 28.3031 1520.55 839.524 2432.67 2432.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 670 0.000512 2048 240 1504 18944 5.32714 3.59014 59.4009 104.856 173.284 173.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1830 0.000512 512 230 224 36352 0.730368 0.837376 2.94867 26.3108 30.8975 30.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 630 3.2e-05 512 240 256 229376 67.3204 13.3354 27.4574 417.602 525.977 526.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1090 0.000128 512 330 576 110592 8.20371 3.41302 27.0297 104.596 143.426 143.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1850 0.000128 2048 250 3072 145920 11.5263 14.3526 597.368 418.462 1041.79 1041.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 590 0.000128 4096 50 2720 136192 23.0458 28.334 978.201 836.792 1866.45 1866.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1030 3.2e-05 1024 60 704 589824 46.3459 26.8841 348.349 837.676 1259.41 1259.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1330 0.000256 1024 230 544 68608 4.51347 3.40758 29.3079 123.559 160.889 160.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1290 0.000256 512 500 352 49152 3.85373 1.7071 8.14173 52.4226 66.2775 66.4066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1420 6.4e-05 2048 290 2368 272384 44.2072 28.399 1009.38 837.841 1919.96 1920.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 670 0.000512 2048 240 1504 18432 5.33293 3.52461 49.5883 103.747 162.305 162.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1830 0.000512 512 230 224 36096 0.728256 0.82912 2.45638 26.2875 30.3713 30.4465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 630 3.2e-05 512 240 256 196608 65.9068 12.8146 19.8195 396.024 494.828 495.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1090 0.000128 512 330 576 104448 8.36365 3.39779 21.3553 103.358 136.654 136.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1850 0.000128 2048 250 3072 145920 11.5246 14.3584 499.479 418.992 944.425 944.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 590 0.000128 4096 50 2720 135936 23.0529 28.3258 809.551 838.028 1699.03 1699.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1030 3.2e-05 1024 60 704 589824 46.2383 26.8638 290.387 837.115 1200.76 1200.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1330 0.000256 1024 230 544 68352 4.50502 3.40173 24.5395 124.326 156.871 156.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1290 0.000256 512 500 352 49152 3.78429 1.68346 6.77917 51.8232 64.2236 64.3547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1420 6.4e-05 2048 290 2368 271872 44.1776 28.3385 837.709 837.36 1747.72 1747.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 670 0.000512 2048 240 1504 19008 5.07341 3.56947 104.774 104.64 218.166 218.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1830 0.000512 512 230 224 36432 0.726496 0.82944 5.87827 26.2495 33.7549 33.8313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 630 3.2e-05 512 240 256 221184 66.0989 13.0601 54.6182 408.054 542.1 542.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1090 0.000128 512 330 576 108288 8.21904 3.41197 57.033 103.84 172.684 172.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1850 0.000128 2048 250 3072 146160 11.5676 14.4098 1308.34 418.935 1753.32 1753.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 590 0.000128 4096 50 2720 136368 23.1183 28.3848 2061.46 837.95 2950.99 2951.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1030 3.2e-05 1024 60 704 589824 46.5284 26.9496 733.315 837.631 1644.58 1644.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1330 0.000256 1024 230 544 68832 4.53645 3.42509 61.3767 125.321 194.758 194.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1290 0.000256 512 500 352 49536 3.80083 1.69613 16.6602 51.9686 74.2791 74.4059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1420 6.4e-05 2048 290 2368 273024 44.3056 28.3526 2179.34 839.215 3091.35 3091.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 670 0.000512 2048 240 1504 18432 5.04186 3.5377 72.5795 104.161 185.43 185.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1830 0.000512 512 230 224 36288 0.729088 0.829696 3.79526 26.3235 31.75 31.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 630 3.2e-05 512 240 256 184320 67.3839 12.8256 29.8664 396.11 506.447 506.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1090 0.000128 512 330 576 105984 8.13722 3.38739 35.9861 102.32 150.011 150.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1850 0.000128 2048 250 3072 146016 11.5613 14.3566 825.853 419.516 1271.37 1271.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 590 0.000128 4096 50 2720 136224 23.0769 28.369 1308.37 838.881 2198.77 2198.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1030 3.2e-05 1024 60 704 589824 46.3942 26.9247 460.662 838.347 1372.48 1372.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1330 0.000256 1024 230 544 68544 4.50675 3.41203 38.589 124.583 171.193 171.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1290 0.000256 512 500 352 48384 3.75437 1.67277 10.6718 51.2972 67.5499 67.6803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1420 6.4e-05 2048 290 2368 273024 44.1509 28.3659 1380.64 838.527 2291.82 2291.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 670 0.000512 2048 240 1504 18144 5.20262 3.4729 62.7278 102.705 174.226 174.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1830 0.000512 512 230 224 35856 0.72624 0.82064 3.2768 26.06 30.9514 31.0295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 630 3.2e-05 512 240 256 221184 66.0818 13.0611 29.391 408.102 516.901 517.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1090 0.000128 512 330 576 103680 8.31539 3.38998 29.2937 102.263 143.444 143.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1850 0.000128 2048 250 3072 146016 11.5697 14.3752 681.484 418.873 1126.38 1126.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 590 0.000128 4096 50 2720 136080 23.1011 28.3839 1070.68 837.622 1959.87 1959.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1030 3.2e-05 1024 60 704 587520 46.2816 26.8724 381.36 834.468 1289.14 1289.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1330 0.000256 1024 230 544 68256 4.53808 3.41248 32.1448 123.282 163.479 163.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1290 0.000256 512 500 352 48384 3.77107 1.67386 9.04694 51.2842 65.9282 66.0571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1420 6.4e-05 2048 290 2368 271296 44.2966 28.3461 1128.71 834.737 2036.22 2036.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 670 0.000512 2048 240 1504 18880 5.03379 3.5448 100.64 104.33 213.656 213.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1830 0.000512 512 230 224 36480 0.724992 0.831264 5.52035 26.2832 33.4314 33.5091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 630 3.2e-05 512 240 256 225280 66.4947 13.1441 52.3783 412.559 544.843 545.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1090 0.000128 512 330 576 110080 8.2681 3.4183 54.6925 105.13 171.696 171.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1850 0.000128 2048 250 3072 146240 11.5644 14.4216 1219.85 419.517 1665.43 1665.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 590 0.000128 4096 50 2720 136320 23.0646 28.3934 1938.09 839.017 2828.64 2828.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1030 3.2e-05 1024 60 704 590080 46.3717 26.9208 685.305 838.665 1597.42 1597.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1330 0.000256 1024 230 544 68480 4.50563 3.40528 56.9722 124.23 189.21 189.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1290 0.000256 512 500 352 48640 3.79248 1.68755 15.5508 51.766 72.948 73.0782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1420 6.4e-05 2048 290 2368 272640 44.2004 28.3317 2038.27 838.775 2949.71 2949.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 670 0.000512 2048 240 1504 18560 4.99939 3.52506 74.3431 103.604 186.578 186.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1830 0.000512 512 230 224 36160 0.72416 0.831488 3.76195 26.2044 31.5908 31.6662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 630 3.2e-05 512 240 256 204800 68.8537 13.13 32.484 412.287 527.023 527.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1090 0.000128 512 330 576 107520 8.17098 3.39648 35.8485 103.363 150.963 151.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1850 0.000128 2048 250 3072 145920 11.5366 14.3323 820.086 418.523 1264.55 1264.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 590 0.000128 4096 50 2720 136000 23.0277 28.3276 1298.99 837.009 2187.42 2187.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1030 3.2e-05 1024 60 704 588800 46.4418 26.8787 454.951 838.035 1366.46 1366.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1330 0.000256 1024 230 544 67840 4.49459 3.39558 38.0022 124.176 170.172 170.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1290 0.000256 512 500 352 48640 3.7961 1.68544 10.537 51.7786 67.951 68.0743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1420 6.4e-05 2048 290 2368 272640 44.1382 28.4117 1363.27 839.703 2275.65 2275.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 670 0.000512 2048 240 1504 18240 5.20602 3.52051 61.0639 103.809 173.709 173.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1830 0.000512 512 230 224 36000 0.721216 0.823392 3.27274 26.049 30.9428 31.0231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 630 3.2e-05 512 240 256 184320 71.3175 13.1523 24.7983 412.292 521.823 522.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1090 0.000128 512 330 576 107520 8.19133 3.40323 30.1453 103.325 145.251 145.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1850 0.000128 2048 250 3072 145920 11.5589 14.4384 685.906 419.128 1131.11 1131.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 590 0.000128 4096 50 2720 135840 23.0791 28.3791 1090.56 838.127 1980.22 1980.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1030 3.2e-05 1024 60 704 587520 46.2086 26.8556 382.168 834.62 1290.02 1290.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1330 0.000256 1024 230 544 68160 4.53181 3.41626 32.1772 122.285 162.514 162.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1290 0.000256 512 500 352 46080 3.9199 1.692 8.6553 51.8265 66.2501 66.3826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1420 6.4e-05 2048 290 2368 270720 44.2104 28.338 1134.49 834.925 2042.11 2042.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 670 0.000512 2048 240 1504 18816 5.04246 3.57376 93.0671 104.464 206.255 206.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1830 0.000512 512 230 224 36288 0.723168 0.830592 5.1472 26.2078 32.9805 33.0586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 630 3.2e-05 512 240 256 221184 66.9609 13.1252 49.1432 412.245 541.742 541.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1090 0.000128 512 330 576 107520 8.17117 3.39453 50.6098 103.342 165.699 165.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1850 0.000128 2048 250 3072 146112 11.5241 14.3364 1156.43 419.057 1601.42 1601.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 590 0.000128 4096 50 2720 136320 23.0201 28.3364 1826.61 840.255 2718.3 2718.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1030 3.2e-05 1024 60 704 589824 46.1849 26.8636 651.303 836.893 1561.41 1561.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1330 0.000256 1024 230 544 68736 4.50771 3.82621 54.2847 125.205 187.925 188.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1290 0.000256 512 500 352 49152 3.77002 1.68755 14.768 51.7307 72.1101 72.2413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1420 6.4e-05 2048 290 2368 272640 44.1018 28.3279 1929.82 836.681 2839.07 2839.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 670 0.000512 2048 240 1504 18432 5.19626 3.52666 68.3469 103.749 180.933 181.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1830 0.000512 512 230 224 36096 0.725024 0.829408 3.49709 26.2862 31.4128 31.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 630 3.2e-05 512 240 256 196608 65.904 12.8162 28.5082 396.063 503.565 503.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1090 0.000128 512 330 576 104448 8.36109 3.40179 31.821 103.366 147.132 147.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1850 0.000128 2048 250 3072 145920 11.5319 14.4369 749.024 419.036 1194.11 1194.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 590 0.000128 4096 50 2720 135936 23.0359 28.3363 1176.76 837.927 2066.14 2066.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1030 3.2e-05 1024 60 704 589824 46.2296 26.8564 421.357 837.188 1331.8 1331.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1330 0.000256 1024 230 544 68352 4.49997 3.40582 35.2458 123.28 166.532 166.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1290 0.000256 512 500 352 49152 3.78838 1.68438 9.74784 51.8284 67.2044 67.3321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1420 6.4e-05 2048 290 2368 271872 44.1918 28.3297 1248.86 837.432 2158.95 2159.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 670 0.000512 2048 240 1504 17280 5.20973 3.48467 60.1368 102.988 171.93 172.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1830 0.000512 512 230 224 35712 0.724384 0.830016 2.91363 26.2245 30.7633 30.8396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 630 3.2e-05 512 240 256 147456 72.0713 12.8201 19.1542 396.162 500.473 500.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1090 0.000128 512 330 576 101376 7.98112 3.34806 27.4109 99.3166 138.24 138.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1850 0.000128 2048 250 3072 145152 11.518 14.6193 649.383 418.307 1093.9 1093.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 590 0.000128 4096 50 2720 135360 22.9989 28.3257 1022.72 836.478 1910.59 1910.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1030 3.2e-05 1024 60 704 585216 46.4675 26.8083 363.557 835.593 1272.59 1272.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1330 0.000256 1024 230 544 67968 4.4855 3.38477 30.5228 122.716 161.21 161.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1290 0.000256 512 500 352 46080 3.69299 1.62234 7.8711 49.8364 63.1764 63.3099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1420 6.4e-05 2048 290 2368 271872 43.9984 28.2767 1084.46 835.706 1992.57 1992.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 670 0.000512 2048 240 1504 18800 5.07875 3.56832 95.4431 104.518 208.717 208.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1830 0.000512 512 230 224 36400 0.725024 0.82832 5.16669 26.2172 33.0122 33.0889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 630 3.2e-05 512 240 256 204800 68.9485 13.1678 44.7171 412.246 539.348 539.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1090 0.000128 512 330 576 108800 8.12125 3.40726 50.3445 103.353 165.406 165.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1850 0.000128 2048 250 3072 146000 11.6185 14.4508 1137.08 418.808 1582.04 1582.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 590 0.000128 4096 50 2720 136200 23.2202 28.4078 1801.98 837.596 2691.28 2691.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1030 3.2e-05 1024 60 704 588800 46.6311 26.9558 636.832 837.093 1547.67 1547.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1330 0.000256 1024 230 544 68800 4.53821 3.41811 53.4895 124.224 185.77 185.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1290 0.000256 512 500 352 49600 3.77776 1.69046 14.8617 51.7366 72.2256 72.3515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1420 6.4e-05 2048 290 2368 272800 44.3498 28.3686 1894.65 837.218 2804.72 2804.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 670 0.000512 2048 240 1504 18400 5.03933 3.51642 69.0856 103.711 181.461 181.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1830 0.000512 512 230 224 36400 0.728992 0.840704 3.6577 27.1546 32.4576 32.5371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 630 3.2e-05 512 240 256 204800 69.011 13.1546 31.2415 412.303 525.972 526.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1090 0.000128 512 330 576 108800 8.12266 3.40384 35.0685 103.39 150.171 150.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1850 0.000128 2048 250 3072 146000 11.5876 14.3787 790.65 419.054 1235.75 1235.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 590 0.000128 4096 50 2720 136000 23.1431 28.3955 1257.98 838.049 2147.65 2147.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1030 3.2e-05 1024 60 704 588800 46.6097 26.9372 441.2 837.205 1352.11 1352.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1330 0.000256 1024 230 544 68000 4.53088 3.41402 36.6291 122.258 166.935 167.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1290 0.000256 512 500 352 48000 3.83901 1.69091 10.0317 51.808 67.5261 67.6534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1420 6.4e-05 2048 290 2368 272000 44.3548 28.3581 1322.01 837.473 2232.34 2232.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 670 0.000512 2048 240 1504 18000 5.26432 3.53498 61.7997 103.966 174.678 174.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1830 0.000512 512 230 224 36000 0.722944 0.825856 3.04368 26.0815 30.7472 30.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 630 3.2e-05 512 240 256 153600 74.919 13.1723 20.0271 412.312 520.7 520.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1090 0.000128 512 330 576 105600 8.34026 3.40582 28.643 103.362 143.936 144.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1850 0.000128 2048 250 3072 145200 11.583 14.4691 652.779 417.658 1096.57 1096.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 590 0.000128 4096 50 2720 135600 23.1793 28.4092 1036.88 835.183 1923.73 1923.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1030 3.2e-05 1024 60 704 585600 46.7636 26.9671 366.566 837.453 1277.91 1278.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1330 0.000256 1024 230 544 67200 4.49779 3.38144 30.5428 122.364 160.89 160.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1290 0.000256 512 500 352 48000 3.85338 1.69165 8.32522 51.8663 65.894 66.0251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1420 6.4e-05 2048 290 2368 271200 44.5583 28.4666 1088.33 837.606 1999.1 1999.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 670 0.000512 2048 240 1504 18368 5.02902 3.52256 90.6693 103.8 203.129 203.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1830 0.000512 512 230 224 36288 0.722944 0.827264 5.0137 26.1881 32.8258 32.9017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 630 3.2e-05 512 240 256 200704 67.6048 13.0469 42.3386 403.939 527.198 527.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1090 0.000128 512 330 576 107520 8.22918 3.39814 48.2083 103.668 163.695 163.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1850 0.000128 2048 250 3072 146272 11.565 14.3967 1107.74 419.101 1552.88 1552.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 590 0.000128 4096 50 2720 136416 23.082 28.381 1765.16 838.333 2655.04 2655.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1030 3.2e-05 1024 60 704 589568 46.2851 26.9355 620.308 836.631 1530.33 1530.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1330 0.000256 1024 230 544 68544 4.52861 3.4207 52.038 124.16 184.251 184.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1290 0.000256 512 500 352 48384 3.82778 1.692 13.9866 51.9079 71.5751 71.7006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1420 6.4e-05 2048 290 2368 272384 44.2249 28.3639 1853.07 837.006 2762.8 2762.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 670 0.000512 2048 240 1504 17920 5.23376 3.54714 66.6045 104.191 179.692 179.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1830 0.000512 512 230 224 35840 0.725024 0.823168 3.56595 26.1385 31.3242 31.4032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 630 3.2e-05 512 240 256 172032 66.1664 12.6136 25.6603 385.128 489.836 490.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1090 0.000128 512 330 576 100352 8.30282 3.36867 31.2148 101.334 144.402 144.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1850 0.000128 2048 250 3072 146048 11.5231 14.3723 769.896 419.163 1215.03 1215.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 590 0.000128 4096 50 2720 136192 23.0057 28.3295 1220.35 838.195 2109.95 2110.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1030 3.2e-05 1024 60 704 587776 46.5312 26.8667 429.814 838.094 1341.47 1341.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1330 0.000256 1024 230 544 67200 4.4784 3.37933 35.6819 122.651 166.293 166.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1290 0.000256 512 500 352 46592 3.77226 1.6559 9.51469 50.8242 65.9211 66.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1420 6.4e-05 2048 290 2368 272384 44.1541 28.3508 1288.88 837.617 2199.14 2199.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 670 0.000512 2048 240 1504 17472 5.27744 3.43466 59.0047 101.996 169.829 169.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1830 0.000512 512 230 224 35616 0.721152 0.82144 2.85782 26.0422 30.5153 30.5924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 630 3.2e-05 512 240 256 172032 71.0906 13.0482 21.677 404.086 510.176 510.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1090 0.000128 512 330 576 96768 8.54605 3.37242 25.2738 101.321 138.697 138.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1850 0.000128 2048 250 3072 145824 11.5621 14.4811 634.79 419.093 1080 1080.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 590 0.000128 4096 50 2720 135744 23.0618 28.3765 997.936 838.048 1887.5 1887.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1030 3.2e-05 1024 60 704 585984 46.6361 26.9128 354.513 836.727 1264.95 1265.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1330 0.000256 1024 230 544 67200 4.46205 3.37053 29.7415 122.118 159.792 159.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1290 0.000256 512 500 352 43008 3.92938 1.66048 7.50246 50.8538 64.1008 64.2275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1420 6.4e-05 2048 290 2368 271488 44.279 28.3237 1053.29 837.167 1963.19 1963.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 670 0.000512 2048 240 1504 18720 5.09312 3.57472 92.0957 104.872 205.751 205.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1830 0.000512 512 230 224 36480 0.728576 0.831712 4.99843 26.3116 32.9427 33.0209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 630 3.2e-05 512 240 256 215040 67.8228 13.1686 44.4837 412.589 538.331 538.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1090 0.000128 512 330 576 107520 8.19981 3.39878 47.322 103.442 162.548 162.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1850 0.000128 2048 250 3072 145920 11.5855 14.3634 1085.17 419.194 1530.39 1530.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 590 0.000128 4096 50 2720 136080 23.1301 28.3833 1734.49 838.359 2624.43 2624.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1030 3.2e-05 1024 60 704 589440 46.5312 26.9294 602.379 837.889 1513.9 1514.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1330 0.000256 1024 230 544 68640 4.5233 3.41526 50.6863 122.97 181.693 181.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1290 0.000256 512 500 352 48000 3.83619 1.68755 13.7219 51.7942 71.1945 71.3257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1420 6.4e-05 2048 290 2368 272640 44.3293 28.3753 1815.4 838.026 2726.27 2726.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 670 0.000512 2048 240 1504 18240 5.22032 3.52214 68.0112 103.806 180.675 180.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1830 0.000512 512 230 224 36000 0.720256 0.823296 3.68682 26.0402 31.3441 31.4224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 630 3.2e-05 512 240 256 184320 71.3544 13.1453 27.8055 412.263 524.839 525.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1090 0.000128 512 330 576 107520 8.19507 3.40173 33.9337 103.32 149.037 149.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1850 0.000128 2048 250 3072 145920 11.562 14.3594 776 419.096 1221.1 1221.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 590 0.000128 4096 50 2720 135840 23.07 28.3851 1222 838.068 2111.6 2111.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1030 3.2e-05 1024 60 704 587520 46.1931 26.8465 433.81 835.25 1342.27 1342.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1330 0.000256 1024 230 544 68160 4.53478 3.41773 36.3502 122.276 166.682 166.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1290 0.000256 512 500 352 46080 3.91514 1.69075 9.70323 51.8254 67.2874 67.4182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1420 6.4e-05 2048 290 2368 270720 44.2168 28.3161 1286.97 834.88 2194.53 2194.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 670 0.000512 2048 240 1504 17280 5.29078 3.42182 59.4443 101.651 169.919 170.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1830 0.000512 512 230 224 35280 0.722944 0.819168 3.03866 25.9891 30.6399 30.7157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 630 3.2e-05 512 240 256 92160 72.5816 11.8961 12.2715 371.53 468.534 468.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1090 0.000128 512 330 576 103680 8.064 3.3624 27.192 100.924 139.728 139.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1850 0.000128 2048 250 3072 145440 11.5937 14.4323 638.023 418.547 1082.67 1082.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 590 0.000128 4096 50 2720 135360 23.1425 28.4077 1010 837.191 1898.82 1898.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1030 3.2e-05 1024 60 704 587520 46.3247 26.8858 358.666 835.544 1267.58 1267.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1330 0.000256 1024 230 544 67680 4.56781 3.42874 29.9889 123.592 161.678 161.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1290 0.000256 512 500 352 46080 3.79075 1.65133 8.14003 50.6612 64.3987 64.5234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1420 6.4e-05 2048 290 2368 270720 44.3352 28.3427 1060.32 836.015 1969.15 1969.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 670 0.000512 2048 240 1504 18944 5.07648 3.59613 91.8827 104.875 205.541 205.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1830 0.000512 512 230 224 36352 0.727424 0.831968 5.03414 26.3086 32.9745 33.0492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 630 3.2e-05 512 240 256 229376 67.326 13.3339 47.7664 417.696 546.391 546.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1090 0.000128 512 330 576 110592 8.20787 3.40941 49.1432 104.73 165.669 165.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1850 0.000128 2048 250 3072 145920 11.5487 14.3435 1091.46 418.564 1536 1536.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 590 0.000128 4096 50 2720 136192 23.0599 28.3267 1726.77 837.099 2615.34 2615.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1030 3.2e-05 1024 60 704 589824 46.389 26.8813 613.499 838.031 1524.98 1525.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1330 0.000256 1024 230 544 68608 4.50838 3.40992 50.9565 124.131 183.105 183.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1290 0.000256 512 500 352 49152 3.85216 1.70557 14.202 52.4327 72.3484 72.4746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1420 6.4e-05 2048 290 2368 272384 44.2214 28.3812 1820.14 838.104 2730.99 2731.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 670 0.000512 2048 240 1504 17408 5.01146 3.47242 65.6887 102.471 176.755 176.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1830 0.000512 512 230 224 35840 0.720736 0.824064 3.48854 26.0504 31.1565 31.2296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 630 3.2e-05 512 240 256 196608 65.9043 12.8069 28.3387 395.807 503.127 503.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1090 0.000128 512 330 576 106496 8.43594 3.41462 32.2534 104.702 148.99 149.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1850 0.000128 2048 250 3072 145408 11.5384 14.3636 735.774 418.209 1179.96 1180.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 590 0.000128 4096 50 2720 135680 23.0564 28.3146 1158.23 836.275 2045.95 2046.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1030 3.2e-05 1024 60 704 585728 46.5502 26.8247 411.962 835.279 1320.78 1320.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1330 0.000256 1024 230 544 68608 4.51741 3.41402 34.4292 123.518 165.98 166.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1290 0.000256 512 500 352 49152 3.86509 1.70579 9.89798 52.5209 68.1428 68.2742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1420 6.4e-05 2048 290 2368 270336 44.2666 28.2768 1222.84 835.629 2131.15 2131.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 670 0.000512 2048 240 1504 18432 5.23984 3.55603 61.7916 104.19 174.892 174.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1830 0.000512 512 230 224 35328 0.722944 0.82864 3.09347 26.1366 30.8543 30.9325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 630 3.2e-05 512 240 256 196608 65.9106 12.8177 25.5989 395.9 500.496 500.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1090 0.000128 512 330 576 98304 8.17331 3.34838 26.8041 99.2983 137.809 137.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1850 0.000128 2048 250 3072 145152 11.5125 14.334 663.785 417.179 1106.89 1106.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 590 0.000128 4096 50 2720 135168 23.0471 28.3152 1061.81 834.217 1947.48 1947.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1030 3.2e-05 1024 60 704 583680 46.3818 26.7393 368.707 832.711 1274.7 1274.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1330 0.000256 1024 230 544 67584 4.4737 3.3791 31.5553 122.096 161.605 161.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1290 0.000256 512 500 352 43008 3.81898 1.62442 8.13619 49.8596 63.5956 63.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1420 6.4e-05 2048 290 2368 270336 44.137 28.2663 1105.44 833.363 2011.35 2011.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 670 0.000512 2048 240 1520 18688 5.07174 3.57181 80.853 104.718 194.326 194.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1830 0.000512 512 230 240 36288 0.725248 0.831232 6.72515 26.3162 34.6702 34.7551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 630 3.2e-05 512 240 240 204800 70.3529 13.3284 47.2538 418.028 549.236 549.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1090 0.000128 512 330 560 110592 8.17725 3.41014 36.7406 104.752 153.264 153.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1850 0.000128 2048 250 3080 146240 11.5487 14.3524 844.452 419.614 1290.04 1290.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 590 0.000128 4096 50 2720 136448 23.0356 28.3253 1402.88 838.746 2293.06 2293.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1030 3.2e-05 1024 60 720 588800 46.5734 26.88 480.708 838.601 1392.92 1393.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1330 0.000256 1024 230 560 67968 4.54374 3.42118 41.3145 124.682 174.063 174.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1290 0.000256 512 500 360 52224 3.72218 1.70083 11.4249 52.4229 69.4259 69.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1420 6.4e-05 2048 290 2400 272896 44.1285 28.3323 1420.68 839.726 2333.01 2333.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 670 0.000512 2048 240 1520 18688 5.26042 3.57869 61.5187 104.798 175.264 175.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1830 0.000512 512 230 240 36224 0.725568 0.82944 6.92995 26.2938 34.8506 34.9243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 630 3.2e-05 512 240 240 196608 71.4003 13.3231 46.206 418.003 549.204 549.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1090 0.000128 512 330 560 110592 8.19453 3.40582 23.8366 104.762 140.383 140.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1850 0.000128 2048 250 3080 146176 11.5526 14.4409 542.678 419.42 988.167 988.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 590 0.000128 4096 50 2720 136448 23.0851 28.3628 951.101 838.763 1841.39 1841.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1030 3.2e-05 1024 60 720 588800 46.6576 26.8861 393.012 838.556 1305.27 1305.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1330 0.000256 1024 230 560 67584 4.55562 3.40992 70.0735 124.529 202.67 202.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1290 0.000256 512 500 360 52224 3.73302 1.7023 15.9644 52.4409 73.9965 74.1212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1420 6.4e-05 2048 290 2400 272896 44.18 28.2893 913.546 838.547 1824.7 1824.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 670 0.000512 2048 240 1520 18560 5.08922 3.5719 81.979 104.53 195.278 195.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1830 0.000512 512 230 240 36240 0.729088 0.830752 4.59808 26.2787 32.5099 32.5857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 630 3.2e-05 512 240 240 204800 70.6183 13.3898 54.1209 418.909 557.306 557.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1090 0.000128 512 330 560 110080 8.29014 3.42064 41.97 105.005 158.869 159.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1850 0.000128 2048 250 3080 146240 11.5935 14.3671 962.321 418.914 1407.27 1407.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 590 0.000128 4096 50 2720 136400 23.1465 28.3924 1525.97 837.879 2415.46 2415.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1030 3.2e-05 1024 60 720 588800 46.6716 26.9437 540.937 837.722 1452.43 1452.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1330 0.000256 1024 230 560 68000 4.56141 3.42778 46.81 125.552 180.457 180.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1290 0.000256 512 500 360 52480 3.7512 1.70806 13.2098 52.5381 71.362 71.4951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1420 6.4e-05 2048 290 2400 272960 44.3395 28.3955 1620.58 837.728 2531.17 2531.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 670 0.000512 2048 240 1520 18240 5.23818 3.54957 57.166 104.335 170.398 170.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1830 0.000512 512 230 240 36160 0.7264 0.831488 7.60115 26.2847 35.5117 35.5963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 630 3.2e-05 512 240 240 184320 71.4449 13.14 45.0543 412.557 542.467 542.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1090 0.000128 512 330 560 110080 8.27155 3.41962 27.0798 105.122 144.074 144.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1850 0.000128 2048 250 3080 146240 11.5632 14.3897 610.775 419.514 1056.31 1056.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 590 0.000128 4096 50 2720 136320 23.084 28.3791 962.549 838.976 1853.06 1853.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1030 3.2e-05 1024 60 720 588800 46.5421 26.9169 347.918 838.746 1260.28 1260.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1330 0.000256 1024 230 560 67520 4.52954 3.40989 30.6819 123.528 162.254 162.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1290 0.000256 512 500 360 51200 3.70006 1.68704 8.32285 51.7631 65.6232 65.7522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1420 6.4e-05 2048 290 2400 272640 44.1797 28.3079 1024.84 838.745 1936.2 1936.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 670 0.000512 2048 240 1520 18240 5.28954 3.57392 60.9463 104.852 174.771 174.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1830 0.000512 512 230 240 36000 0.729248 0.828096 7.94618 26.3045 35.8804 35.9553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 630 3.2e-05 512 240 240 184320 71.5109 13.1563 48.3031 412.495 545.731 545.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1090 0.000128 512 330 560 107520 8.20365 3.40026 21.9552 103.407 137.145 137.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1850 0.000128 2048 250 3080 145920 11.5794 14.3659 499.791 419.09 944.901 944.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 590 0.000128 4096 50 2720 136080 23.1182 28.3895 900.325 838.118 1790.03 1790.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1030 3.2e-05 1024 60 720 587520 46.7681 26.9317 285.255 837.708 1196.82 1196.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1330 0.000256 1024 230 560 67680 4.54586 3.41402 25.7073 123.458 157.226 157.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1290 0.000256 512 500 360 49920 3.7671 1.68979 6.90128 51.7811 64.2932 64.4194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1420 6.4e-05 2048 290 2400 272640 44.3373 28.3526 840.437 837.816 1751.08 1751.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 670 0.000512 2048 240 1520 18624 5.08832 3.5799 77.9577 104.904 191.637 191.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1830 0.000512 512 230 240 36288 0.724992 0.830976 4.19629 26.319 32.142 32.2189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 630 3.2e-05 512 240 240 196608 69.7876 13.1461 30.8206 412.422 526.45 526.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1090 0.000128 512 330 560 109056 8.23187 3.40467 37.9387 104.374 154.127 154.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1850 0.000128 2048 250 3080 146208 11.5692 14.377 884.404 419.398 1329.82 1329.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 590 0.000128 4096 50 2720 136416 23.0827 28.379 1401.43 838.858 2291.83 2291.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1030 3.2e-05 1024 60 720 588288 46.6956 26.9195 501.327 838.059 1413.16 1413.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1330 0.000256 1024 230 560 67776 4.53834 3.41338 41.8431 124.997 174.892 174.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1290 0.000256 512 500 360 51456 3.73629 1.69766 11.6435 52.2403 69.4747 69.5996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1420 6.4e-05 2048 290 2400 272640 44.1757 28.3197 1489.47 838.266 2400.37 2400.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 670 0.000512 2048 240 1520 18432 5.36768 3.56598 54.35 104.425 167.823 167.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1830 0.000512 512 230 240 36096 0.725376 0.82944 2.86182 26.2004 30.6913 30.7646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 630 3.2e-05 512 240 240 196608 70.0721 13.1323 42.1972 412.095 537.768 537.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1090 0.000128 512 330 560 107520 8.16538 3.39789 24.7961 103.202 139.744 139.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1850 0.000128 2048 250 3080 146112 11.5261 14.3324 580.561 419.119 1025.62 1025.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 590 0.000128 4096 50 2720 136320 23.0195 28.3317 914.595 837.656 1803.67 1803.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1030 3.2e-05 1024 60 720 586752 46.6074 26.8644 327.632 836.284 1237.55 1237.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1330 0.000256 1024 230 560 67584 4.53674 3.40992 27.8513 124.62 160.52 160.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1290 0.000256 512 500 360 50688 3.71622 1.68758 7.71738 51.7149 64.9889 65.1161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1420 6.4e-05 2048 290 2400 271872 44.1698 28.2977 969.966 836.4 1878.97 1879.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 670 0.000512 2048 240 1520 17856 5.36573 3.54294 44.0442 104.062 157.13 157.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1830 0.000512 512 230 240 36000 0.72704 0.835104 2.39299 26.3049 30.3319 30.4059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 630 3.2e-05 512 240 240 147456 72.2637 12.8249 31.7736 395.726 512.865 513.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1090 0.000128 512 330 560 105984 8.14154 3.38534 20.5621 102.22 134.489 134.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1850 0.000128 2048 250 3080 146016 11.5589 14.4266 475.258 419.099 920.417 920.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 590 0.000128 4096 50 2720 136224 23.083 28.3849 748.579 838.056 1638.18 1638.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1030 3.2e-05 1024 60 720 587520 46.619 26.9164 270.896 837.515 1182.1 1182.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1330 0.000256 1024 230 560 67392 4.54381 3.40992 24.2196 124.491 156.762 156.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1290 0.000256 512 500 360 48384 3.75709 1.67341 6.28026 51.2423 63.1068 63.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1420 6.4e-05 2048 290 2400 271872 44.227 28.4722 794.392 837.702 1704.93 1705.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 670 0.000512 2048 240 1520 18592 5.10445 3.58195 99.3505 104.856 213.004 213.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1830 0.000512 512 230 240 36288 0.731136 0.833536 6.10083 26.3064 34.0392 34.1176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 630 3.2e-05 512 240 240 186368 71.3947 13.2028 42.0746 413.518 540.451 540.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1090 0.000128 512 330 560 109312 8.31773 3.41744 54.6613 104.853 171.429 171.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1850 0.000128 2048 250 3080 146160 11.5835 14.3758 1270.19 418.97 1715.19 1715.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 590 0.000128 4096 50 2720 136416 23.1402 28.3862 1995.75 837.785 2885.14 2885.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1030 3.2e-05 1024 60 720 588672 46.7378 26.949 729.488 837.762 1641.1 1641.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1330 0.000256 1024 230 560 67872 4.5512 3.41859 61.7554 123.068 192.897 192.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1290 0.000256 512 500 360 51968 3.75715 1.70598 17.1423 52.4697 75.2283 75.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1420 6.4e-05 2048 290 2400 272832 44.3077 28.4395 2134.12 837.728 3044.73 3044.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 670 0.000512 2048 240 1520 17920 5.22243 3.52314 66.985 103.889 179.732 179.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1830 0.000512 512 230 240 36064 0.72304 0.828896 3.96544 26.2101 31.7986 31.8765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 630 3.2e-05 512 240 240 172032 70.992 13.0545 25.2295 404.287 513.831 514.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1090 0.000128 512 330 560 107520 8.2183 4.6872 34.7099 103.668 151.462 151.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1850 0.000128 2048 250 3080 146048 11.5609 14.4814 798.95 419.457 1244.52 1244.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 590 0.000128 4096 50 2720 136416 23.0666 28.3832 1257.05 838.779 2147.36 2147.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1030 3.2e-05 1024 60 720 587776 46.5673 26.9039 454.716 837.154 1365.5 1365.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1330 0.000256 1024 230 560 67648 4.54429 3.41558 38.5387 123.698 170.294 170.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1290 0.000256 512 500 360 50176 3.76234 1.69165 10.7852 51.9541 68.3479 68.4774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1420 6.4e-05 2048 290 2400 272384 44.2186 28.3382 1337.32 837.298 2247.31 2247.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 670 0.000512 2048 240 1520 17472 5.38403 3.50438 57.532 103.37 169.907 170.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1830 0.000512 512 230 240 35952 0.730784 0.827392 3.23373 26.1588 31.0203 31.0968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 630 3.2e-05 512 240 240 172032 71.0833 13.06 21.0124 404.046 509.473 509.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1090 0.000128 512 330 560 107520 8.42192 3.42221 28.4168 104.834 145.277 145.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1850 0.000128 2048 250 3080 145824 11.5612 14.3604 648.021 418.716 1092.74 1092.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 590 0.000128 4096 50 2720 136080 23.1187 28.373 1021.17 837.31 1910.05 1910.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1030 3.2e-05 1024 60 720 585984 46.7292 26.922 369.383 836.655 1279.86 1280
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1330 0.000256 1024 230 560 67872 4.56746 3.42608 31.6096 122.646 162.347 162.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1290 0.000256 512 500 360 51072 3.80013 1.71158 8.99184 52.5561 67.2151 67.3505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1420 6.4e-05 2048 290 2400 271488 44.4349 28.3585 1081.8 837.087 1991.81 1991.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 670 0.000512 2048 240 1520 18688 5.07117 3.5799 96.6101 104.792 210.163 210.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1830 0.000512 512 230 240 36224 0.726496 0.829728 5.74438 26.2917 33.6657 33.7444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 630 3.2e-05 512 240 240 196608 71.0517 13.3263 41.6148 417.998 544.267 544.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1090 0.000128 512 330 560 110592 8.19994 3.41011 51.9284 104.781 168.509 168.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1850 0.000128 2048 250 3080 146176 11.5616 14.4341 1179.9 419.657 1625.63 1625.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 590 0.000128 4096 50 2720 136448 23.0511 28.3423 1861.79 838.837 2752.1 2752.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1030 3.2e-05 1024 60 720 588800 46.5181 26.8802 680.259 838.479 1592.3 1592.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1330 0.000256 1024 230 560 67584 4.53242 3.40992 56.9963 123.073 188.113 188.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1290 0.000256 512 500 360 52224 3.73059 1.70352 16.1503 52.4371 74.1809 74.3123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1420 6.4e-05 2048 290 2400 272896 44.1348 28.3546 1979.79 838.56 2890.98 2891.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 670 0.000512 2048 240 1520 18432 5.09421 3.59018 67.1334 104.88 180.811 180.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1830 0.000512 512 230 240 36096 0.727456 0.837632 3.80211 26.3117 31.7486 31.8219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 630 3.2e-05 512 240 240 196608 71.1052 13.3286 27.2037 417.691 529.599 529.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1090 0.000128 512 330 560 110592 8.20909 3.40653 33.4999 104.619 149.917 150.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1850 0.000128 2048 250 3080 145920 11.5354 14.3401 742.787 418.554 1187.29 1187.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 590 0.000128 4096 50 2720 136192 23.0544 28.3497 1185 836.968 2073.45 2073.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1030 3.2e-05 1024 60 720 587776 46.5062 26.8879 431.951 837.877 1343.38 1343.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1330 0.000256 1024 230 560 67584 4.53805 3.4111 36.4986 123.581 168.13 168.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1290 0.000256 512 500 360 51200 3.7785 1.70394 10.2716 52.4368 68.3428 68.4722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1420 6.4e-05 2048 290 2400 272384 44.1988 28.3282 1250.64 838.022 2161.33 2161.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 670 0.000512 2048 240 1520 17664 5.36323 3.5287 54.8071 103.69 167.502 167.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1830 0.000512 512 230 240 36096 0.727328 0.831488 3.13888 26.2685 31.0393 31.1169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 630 3.2e-05 512 240 240 147456 72.0614 12.8175 17.131 395.822 498.098 498.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1090 0.000128 512 330 560 104448 8.36403 3.3975 25.361 103.303 140.605 140.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1850 0.000128 2048 250 3080 145920 11.5261 14.3852 606.089 418.785 1050.86 1050.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 590 0.000128 4096 50 2720 135936 23.0286 28.3264 959.558 837.44 1848.43 1848.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1030 3.2e-05 1024 60 720 586752 46.6289 27.0438 349.444 836.696 1259.97 1260.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1330 0.000256 1024 230 560 66816 4.53363 3.40397 29.4141 123.219 160.67 160.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1290 0.000256 512 500 360 49152 3.78666 1.68582 8.20957 51.7964 65.6334 65.7615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1420 6.4e-05 2048 290 2400 271872 44.1777 28.4422 1015.57 836.938 1925.26 1925.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 670 0.000512 2048 240 1520 18432 5.09306 3.56733 96.3436 104.732 209.845 209.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1830 0.000512 512 230 240 36144 0.727168 0.83072 5.87968 26.2733 33.7807 33.8575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 630 3.2e-05 512 240 240 184320 70.5197 13.0662 40.278 408.389 532.521 532.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1090 0.000128 512 330 560 108288 8.23056 3.41245 52.6778 103.89 168.393 168.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1850 0.000128 2048 250 3080 146160 11.5881 14.3969 1212.05 419.281 1657.4 1657.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 590 0.000128 4096 50 2720 136368 23.1199 28.3812 1905.11 838.534 2795.22 2795.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1030 3.2e-05 1024 60 720 588672 46.7194 26.9489 691.658 838.296 1603.78 1603.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1330 0.000256 1024 230 560 67968 4.56218 3.42499 58.3922 124.353 190.832 190.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1290 0.000256 512 500 360 50688 3.75402 1.69734 16.2429 52.0113 73.8618 73.9881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1420 6.4e-05 2048 290 2400 272448 44.3177 28.3651 2033.98 838.236 2945.03 2945.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 670 0.000512 2048 240 1520 17856 5.17533 3.53917 69.1569 104.166 182.147 182.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1830 0.000512 512 230 240 36000 0.729088 0.82912 3.86794 26.3231 31.8217 31.8975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 630 3.2e-05 512 240 240 147456 72.098 12.8333 21.4044 396.111 502.717 502.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1090 0.000128 512 330 560 105984 8.14298 3.38317 33.8186 102.321 147.848 147.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1850 0.000128 2048 250 3080 146016 11.548 14.4438 788.657 419.511 1234.23 1234.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 590 0.000128 4096 50 2720 136224 23.0743 28.3685 1237.93 838.871 2128.32 2128.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1030 3.2e-05 1024 60 720 587520 46.6209 26.9148 446.83 838.33 1358.86 1358.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1330 0.000256 1024 230 560 67392 4.53645 3.40752 37.7805 123.529 169.35 169.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1290 0.000256 512 500 360 48384 3.75526 1.672 10.1123 51.2896 66.9841 67.1131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1420 6.4e-05 2048 290 2400 271872 44.2472 28.4549 1314.07 838.523 2225.43 2225.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 670 0.000512 2048 240 1520 17280 5.22352 3.47318 62.2055 102.712 173.722 173.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1830 0.000512 512 230 240 35424 0.723968 0.823808 3.4592 26.0604 31.1396 31.2177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 630 3.2e-05 512 240 240 165888 72.8012 13.0617 21.4287 408.141 515.696 515.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1090 0.000128 512 330 560 103680 8.30874 3.38416 29.0174 102.275 143.174 143.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1850 0.000128 2048 250 3080 146016 11.5797 14.3695 695.371 418.917 1140.32 1140.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 590 0.000128 4096 50 2720 136080 23.1075 28.3903 1091.51 837.697 1980.79 1980.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1030 3.2e-05 1024 60 720 584064 46.6942 26.8759 390.429 834.548 1298.71 1298.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1330 0.000256 1024 230 560 67392 4.56067 3.4263 33.5406 124.354 165.982 166.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1290 0.000256 512 500 360 48384 3.77229 1.67629 9.20531 51.2914 66.1019 66.2323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1420 6.4e-05 2048 290 2400 271296 44.3112 28.3463 1157.1 834.829 2064.72 2064.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 670 0.000512 2048 240 1520 17280 5.34317 3.48774 56.5404 102.997 168.488 168.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1830 0.000512 512 230 240 35712 0.725504 0.82768 2.99437 26.2308 30.8503 30.9269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 630 3.2e-05 512 240 240 147456 72.0684 12.8206 17.1693 396.213 498.541 498.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1090 0.000128 512 330 560 101376 7.99018 3.35258 25.2652 99.3335 136.12 136.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1850 0.000128 2048 250 3080 145152 11.5159 14.3689 614.883 418.346 1059.19 1059.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 590 0.000128 4096 50 2720 135360 23.0067 28.3409 963.299 836.557 1851.28 1851.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1030 3.2e-05 1024 60 720 585216 46.4774 26.8106 348.353 835.425 1257.23 1257.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1330 0.000256 1024 230 560 66816 4.51523 3.3856 29.6484 123.783 161.431 161.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1290 0.000256 512 500 360 46080 3.68765 1.62406 8.07658 49.844 63.387 63.5167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1420 6.4e-05 2048 290 2400 269568 44.2864 28.2876 1022.66 835.823 1931.19 1931.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 670 0.000512 2048 240 1520 18240 5.05811 3.54358 93.2224 104.33 206.267 206.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1830 0.000512 512 230 240 36160 0.724992 0.828256 5.50861 26.2803 33.4152 33.4909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 630 3.2e-05 512 240 240 184320 71.299 13.1437 37.7716 412.559 535.041 535.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1090 0.000128 512 330 560 110080 8.27318 3.41811 50.0417 105.11 167.029 167.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1850 0.000128 2048 250 3080 146240 11.561 14.3603 1139.18 419.519 1584.7 1584.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 590 0.000128 4096 50 2720 136320 23.0767 28.375 1792.81 839.047 2683.38 2683.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1030 3.2e-05 1024 60 720 588800 46.5695 26.9169 645.802 838.67 1558.12 1558.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1330 0.000256 1024 230 560 67520 4.53619 3.40787 54.4601 124.068 186.571 186.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1290 0.000256 512 500 360 51200 3.69949 1.68864 15.3564 51.7697 72.67 72.7997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1420 6.4e-05 2048 290 2400 272640 44.1831 28.4283 1903.19 838.886 2814.82 2814.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 670 0.000512 2048 240 1520 17920 5.1984 3.51642 67.9462 103.589 180.364 180.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1830 0.000512 512 230 240 35840 0.724384 0.830176 3.77338 26.2014 31.5982 31.6759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 630 3.2e-05 512 240 240 163840 73.9136 13.1305 23.3452 412.393 523.051 523.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1090 0.000128 512 330 560 107520 8.17248 3.39808 33.337 103.264 148.36 148.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1850 0.000128 2048 250 3080 145920 11.5316 14.3647 771.797 418.462 1216.24 1216.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 590 0.000128 4096 50 2720 136000 23.0292 28.3357 1211.92 836.792 2100.15 2100.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1030 3.2e-05 1024 60 720 588800 46.4191 26.8809 437.57 838.131 1349.16 1349.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1330 0.000256 1024 230 560 67200 4.51344 3.39763 37.0236 124.159 169.192 169.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1290 0.000256 512 500 360 51200 3.70381 1.68515 10.6012 51.7712 67.9197 68.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1420 6.4e-05 2048 290 2400 272640 44.1644 28.3183 1295.82 838.105 2206.54 2206.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 670 0.000512 2048 240 1520 17280 5.31053 3.51744 60.7312 103.875 173.551 173.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1830 0.000512 512 230 240 35520 0.720608 0.822656 3.32781 26.0606 31.0025 31.0784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 630 3.2e-05 512 240 240 184320 71.3545 13.1467 22.3552 412.567 519.701 519.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1090 0.000128 512 330 560 107520 8.20234 3.40378 28.0798 103.396 143.263 143.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1850 0.000128 2048 250 3080 145920 11.5656 14.3629 648.297 419.412 1093.71 1093.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 590 0.000128 4096 50 2720 135840 23.0748 28.3858 1015.78 838.682 1905.99 1906.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1030 3.2e-05 1024 60 720 583680 46.5959 26.8504 365.744 835.377 1274.72 1274.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1330 0.000256 1024 230 560 67200 4.54656 3.4145 31.3144 124.455 163.834 163.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1290 0.000256 512 500 360 49920 3.77277 1.68982 8.91392 51.8581 66.3882 66.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1420 6.4e-05 2048 290 2400 270720 44.1918 28.3483 1076.68 835.481 1984.84 1984.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 670 0.000512 2048 240 1520 17920 5.37472 3.54854 57.8819 104.039 170.96 171.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1830 0.000512 512 230 240 35200 0.72432 0.826976 3.04198 26.1029 30.7681 30.8471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 630 3.2e-05 512 240 240 81920 76.5249 12.6212 10.2535 384.934 484.604 484.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1090 0.000128 512 330 560 102400 8.49226 3.39747 25.9977 103.394 141.469 141.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1850 0.000128 2048 250 3080 145280 11.5404 14.3216 636.704 418.112 1080.76 1080.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 590 0.000128 4096 50 2720 135680 23.0605 28.3275 1017.08 836.069 1904.61 1904.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1030 3.2e-05 1024 60 720 588800 46.478 27.3797 357.794 838.24 1270.05 1270.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1330 0.000256 1024 230 560 66560 4.48355 3.37699 30.6622 122.481 161.104 161.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1290 0.000256 512 500 360 51200 3.72416 1.6896 8.99744 51.8859 66.4489 66.5788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1420 6.4e-05 2048 290 2400 268800 44.0965 28.1236 1055.48 831.796 1959.63 1959.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 670 0.000512 2048 240 1520 18432 5.05037 3.56966 89.4205 104.527 202.677 202.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1830 0.000512 512 230 240 36096 0.724384 0.82944 5.24339 26.2184 33.0864 33.1632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 630 3.2e-05 512 240 240 196608 69.7377 13.1297 38.0379 412.478 533.647 533.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1090 0.000128 512 330 560 107520 8.16634 3.39776 46.0508 103.392 161.187 161.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1850 0.000128 2048 250 3080 146112 11.5345 14.351 1072.5 419.299 1517.76 1517.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 590 0.000128 4096 50 2720 136320 23.0205 28.332 1703.46 838.579 2593.47 2593.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1030 3.2e-05 1024 60 720 586752 46.5773 26.8589 600.412 837.159 1511.17 1511.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1330 0.000256 1024 230 560 67584 4.53194 3.40586 51.4762 125.269 184.784 184.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1290 0.000256 512 500 360 50688 3.71162 1.68365 14.3628 51.7612 71.6719 71.8019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1420 6.4e-05 2048 290 2400 271872 44.1624 28.3272 1790 838.884 2701.51 2701.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 670 0.000512 2048 240 1520 17664 5.23411 3.52723 65.9251 103.752 178.554 178.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1830 0.000512 512 230 240 36096 0.726208 0.828128 3.8112 26.2875 31.7246 31.7973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 630 3.2e-05 512 240 240 147456 72.0658 12.8096 20.8976 396.064 502.105 502.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1090 0.000128 512 330 560 104448 8.35997 3.39645 31.6624 103.366 146.971 147.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1850 0.000128 2048 250 3080 145920 11.5282 14.3829 761.989 419.038 1207.01 1207.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 590 0.000128 4096 50 2720 135936 23.0437 28.3363 1197.3 837.943 2086.7 2086.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1030 3.2e-05 1024 60 720 586752 46.6036 26.8673 430.956 837.207 1341.8 1341.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1330 0.000256 1024 230 560 66816 4.54182 3.4001 36.3133 124.331 168.684 168.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1290 0.000256 512 500 360 49152 3.78432 1.68346 10.0377 51.8274 67.4881 67.6161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1420 6.4e-05 2048 290 2400 271872 44.2049 28.3044 1274.56 837.444 2184.65 2184.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 670 0.000512 2048 240 1520 17280 5.2089 3.48771 56.1183 102.922 167.85 167.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1830 0.000512 512 230 240 35712 0.725344 0.829152 3.0215 26.2062 30.8553 30.9313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 630 3.2e-05 512 240 240 147456 72.0172 12.8082 17.4529 395.89 498.432 498.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1090 0.000128 512 330 560 101376 7.98934 3.34813 25.6053 99.2511 136.378 136.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1850 0.000128 2048 250 3080 145152 11.5188 14.4052 626.367 418.008 1070.37 1070.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 590 0.000128 4096 50 2720 135360 22.9916 28.3218 981.785 836.102 1869.28 1869.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1030 3.2e-05 1024 60 720 585216 46.4716 26.8068 355.218 834.752 1263.41 1263.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1330 0.000256 1024 230 560 66816 4.51005 3.38739 30.1594 123.699 161.857 161.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1290 0.000256 512 500 360 46080 3.68669 1.62282 8.17846 49.8025 63.4468 63.5763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1420 6.4e-05 2048 290 2400 269568 44.2938 28.3069 1040.16 835.144 1948.04 1948.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 670 0.000512 2048 240 1520 16896 5.42541 3.55504 52.9168 104.183 166.195 166.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1830 0.000512 512 230 240 35328 0.726464 0.831488 3.05549 26.1376 30.823 30.8997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 630 3.2e-05 512 240 240 98304 77.1717 12.8246 11.6252 395.865 497.755 497.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1090 0.000128 512 330 560 98304 8.17635 3.35149 23.9134 99.2933 134.914 135.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1850 0.000128 2048 250 3080 145152 11.5238 14.3688 589.539 417.141 1032.65 1032.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 590 0.000128 4096 50 2720 135168 23.0444 28.3154 920.769 834.144 1806.35 1806.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1030 3.2e-05 1024 60 720 583680 46.3849 26.7351 333.286 832.634 1239.2 1239.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1330 0.000256 1024 230 560 66048 4.5056 3.37603 28.347 122.087 158.418 158.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1290 0.000256 512 500 360 43008 3.82179 1.62781 7.33507 49.8564 62.7976 62.9268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1420 6.4e-05 2048 290 2400 270336 44.1535 28.2883 981.003 833.758 1887.34 1887.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 670 0.000512 2048 240 1520 18400 5.08723 3.56685 85.915 104.498 199.18 199.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1830 0.000512 512 230 240 36000 0.727744 0.83168 5.33872 26.2169 33.1881 33.2669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 630 3.2e-05 512 240 240 179200 72.0303 13.172 36.0428 412.186 533.699 533.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1090 0.000128 512 330 560 105600 8.31597 3.40253 47.294 103.335 162.532 162.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1850 0.000128 2048 250 3080 146000 11.6168 14.3749 1111.82 418.736 1556.62 1556.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 590 0.000128 4096 50 2720 136200 23.2182 28.416 1751.23 837.459 2640.4 2640.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1030 3.2e-05 1024 60 720 587200 46.8405 26.9537 629.722 837.061 1540.74 1540.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1330 0.000256 1024 230 560 67600 4.56858 3.41981 53.3275 124.201 185.62 185.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1290 0.000256 512 500 360 51200 3.71514 1.68819 15.0484 51.7283 72.3353 72.4666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1420 6.4e-05 2048 290 2400 272000 44.3781 28.381 1861.14 837.218 2771.26 2771.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 670 0.000512 2048 240 1520 17600 5.08637 3.51642 69.644 103.763 182.118 182.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1830 0.000512 512 230 240 36000 0.730624 0.829824 3.75574 26.2985 31.6841 31.7617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 630 3.2e-05 512 240 240 153600 74.8793 13.1669 21.6523 412.494 522.458 522.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1090 0.000128 512 330 560 102400 8.51437 3.40582 31.2316 103.355 146.684 146.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1850 0.000128 2048 250 3080 146000 11.598 14.5802 757.197 419.251 1202.71 1202.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 590 0.000128 4096 50 2720 136000 23.1317 28.391 1185.63 838.376 2075.6 2075.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1030 3.2e-05 1024 60 720 585600 46.7227 26.9297 427.543 837.607 1338.96 1339.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1330 0.000256 1024 230 560 67200 4.54448 3.41178 36.2806 123.353 167.689 167.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1290 0.000256 512 500 360 51200 3.7216 1.68966 10.3938 51.8252 67.7836 67.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1420 6.4e-05 2048 290 2400 272000 44.3796 28.387 1264.13 838.483 2175.52 2175.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 670 0.000512 2048 240 1520 18000 5.28598 3.5328 61.9389 103.966 174.832 174.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1830 0.000512 512 230 240 35400 0.725216 0.825664 3.26416 26.0828 30.9698 31.0442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 630 3.2e-05 512 240 240 153600 74.8844 13.1707 18.873 412.313 519.507 519.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1090 0.000128 512 330 560 105600 8.34445 3.40406 27.7684 103.359 143.061 143.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1850 0.000128 2048 250 3080 145200 11.5824 14.422 652.104 417.66 1095.85 1095.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 590 0.000128 4096 50 2720 135600 23.1743 28.4099 1049.76 835.191 1936.61 1936.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1030 3.2e-05 1024 60 720 585600 46.732 26.9578 369.808 837.222 1280.88 1281.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1330 0.000256 1024 230 560 66000 4.52778 3.38739 30.9867 122.366 161.367 161.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1290 0.000256 512 500 360 48000 3.85398 1.69562 8.87418 51.8613 66.4427 66.5662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1420 6.4e-05 2048 290 2400 271200 44.5963 28.4338 1090.48 837.609 2001.25 2001.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 670 0.000512 2048 240 1520 17600 5.25104 3.54531 57.4496 104.556 170.916 171.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1830 0.000512 512 230 240 35200 0.726304 0.824064 2.9975 26.1733 30.792 30.8674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 630 3.2e-05 512 240 240 102400 80.6967 13.1448 12.2822 412.782 519.179 519.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1090 0.000128 512 330 560 102400 8.50218 3.39997 25.2774 103.528 140.893 141.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1850 0.000128 2048 250 3080 144800 11.5264 14.3866 597.687 417.796 1041.47 1041.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 590 0.000128 4096 50 2720 135200 23.0539 28.3446 938.875 835.468 1825.82 1825.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1030 3.2e-05 1024 60 720 582400 46.5582 26.7859 339.034 834.409 1246.95 1247.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1330 0.000256 1024 230 560 65600 4.51546 3.38067 29.0135 123.302 160.315 160.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1290 0.000256 512 500 360 51200 3.72666 1.6896 8.64861 51.9706 66.192 66.3186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1420 6.4e-05 2048 290 2400 268800 44.3362 28.3014 992.762 834.377 1899.91 1900.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 670 0.000512 2048 240 1488 18944 5.05395 3.57581 86.7518 104.619 200.108 200.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1830 0.000512 512 230 240 36160 0.724704 0.831488 7.37485 26.2891 35.2906 35.3741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 630 3.2e-05 512 240 240 139264 77.4429 13.3282 35.5164 417.622 544.174 544.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1090 0.000128 512 330 576 107520 8.35146 3.40995 39.6515 104.664 156.26 156.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1850 0.000128 2048 250 3072 146304 11.531 14.4044 901.128 418.979 1346.12 1346.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 590 0.000128 4096 50 2736 136064 23.0292 28.341 1536.69 838.431 2426.58 2426.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1030 3.2e-05 1024 60 720 591872 46.0766 26.8779 518.314 837.788 1429.21 1429.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1330 0.000256 1024 230 576 67328 4.55114 3.41437 46.1751 124.338 178.582 178.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1290 0.000256 512 500 336 50176 3.79738 1.70246 11.4173 52.3772 69.4489 69.5726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1420 6.4e-05 2048 290 2400 272640 44.1133 28.3502 1526.22 837.748 2436.56 2436.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 670 0.000512 2048 240 1488 18944 5.25725 3.58064 66.2296 104.724 179.903 180
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1830 0.000512 512 230 240 36096 0.72704 0.83072 7.65398 26.2727 35.5539 35.6311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 630 3.2e-05 512 240 240 131072 78.567 13.3302 33.6313 417.712 543.504 543.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1090 0.000128 512 330 576 106496 8.43517 3.40992 25.5796 104.685 142.293 142.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1850 0.000128 2048 250 3072 146304 11.5569 14.3705 585.097 419.129 1030.23 1030.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 590 0.000128 4096 50 2736 136064 23.0564 28.3442 1043.06 838.174 1932.71 1932.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1030 3.2e-05 1024 60 720 591872 46.1445 26.882 430.709 838.071 1341.97 1342.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1330 0.000256 1024 230 576 67072 4.54038 3.40643 30.9578 125.281 164.288 164.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1290 0.000256 512 500 336 50176 3.81027 1.70413 7.67475 52.4006 65.7437 65.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1420 6.4e-05 2048 290 2400 272384 44.2101 28.3158 985.156 838.522 1896.34 1896.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 670 0.000512 2048 240 1488 18816 5.22413 3.56765 61.9148 104.462 175.282 175.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1830 0.000512 512 230 240 35904 0.7232 0.827392 7.70806 26.206 35.5332 35.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 630 3.2e-05 512 240 240 122880 77.9895 13.1322 33.033 412.244 536.663 536.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1090 0.000128 512 330 576 104448 8.34387 3.38998 20.6307 103.24 135.788 135.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1850 0.000128 2048 250 3072 146112 11.5324 14.3466 484.379 419.046 929.378 929.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 590 0.000128 4096 50 2736 135936 23.0178 28.3406 892.617 837.95 1782 1782.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1030 3.2e-05 1024 60 720 589824 46.1872 27.8487 410.401 836.57 1321.17 1321.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1330 0.000256 1024 230 576 67200 4.5536 3.42861 78.9521 125.839 212.873 212.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1290 0.000256 512 500 336 49152 3.77872 1.6855 15.4083 51.7372 72.7637 72.8915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1420 6.4e-05 2048 290 2400 271872 44.153 28.3196 814.446 836.694 1723.74 1723.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 670 0.000512 2048 240 1488 18880 5.07565 3.57008 76.5063 104.641 189.906 190.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1830 0.000512 512 230 240 36160 0.729088 0.832832 4.27638 26.3097 32.2206 32.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 630 3.2e-05 512 240 240 143360 77.3022 13.3857 34.174 419.352 544.489 544.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1090 0.000128 512 330 576 107520 8.43283 3.41581 38.0509 105.082 155.17 155.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1850 0.000128 2048 250 3072 146240 11.5876 14.3749 879.24 419.359 1324.64 1324.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 590 0.000128 4096 50 2736 136080 23.169 28.3935 1404.07 838.866 2294.58 2294.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1030 3.2e-05 1024 60 720 591360 46.362 26.9461 503.765 838.565 1415.8 1415.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1330 0.000256 1024 230 576 67200 4.57258 3.42848 43.8748 123.658 175.637 175.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1290 0.000256 512 500 336 50560 3.82531 1.71011 11.1059 52.594 69.3967 69.5337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1420 6.4e-05 2048 290 2400 272640 44.3534 28.3587 1488.79 838.471 2400.12 2400.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 670 0.000512 2048 240 1488 18560 5.35002 3.54806 53.657 104.322 166.996 167.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1830 0.000512 512 230 240 36000 0.724992 0.831488 6.7487 26.2801 34.6566 34.7429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 630 3.2e-05 512 240 240 122880 78.3324 13.1456 27.1677 412.519 531.435 531.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1090 0.000128 512 330 576 107520 8.42394 3.41606 25.3184 105.014 142.356 142.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1850 0.000128 2048 250 3072 146240 11.559 14.4457 577.383 419.463 1022.93 1023.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 590 0.000128 4096 50 2736 136000 23.0776 28.3772 917.592 838.794 1807.92 1808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1030 3.2e-05 1024 60 720 591360 46.1942 26.9161 330.111 838.498 1241.88 1242.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1330 0.000256 1024 230 576 66880 4.53814 3.40653 29.5644 123.506 161.123 161.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1290 0.000256 512 500 336 48640 3.79322 1.6855 7.13693 51.7577 64.5339 64.6656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1420 6.4e-05 2048 290 2400 272640 44.1951 28.3384 973.519 838.602 1884.8 1884.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 670 0.000512 2048 240 1488 18720 5.4249 3.57888 45.3706 104.766 159.254 159.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1830 0.000512 512 230 240 36000 0.730048 0.828256 6.80858 26.2922 34.7302 34.8099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 630 3.2e-05 512 240 240 122880 78.1888 13.1564 26.6601 412.172 530.441 530.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1090 0.000128 512 330 576 103680 8.42256 3.39968 20.257 103.234 135.495 135.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1850 0.000128 2048 250 3072 145920 11.5692 14.3605 469.941 418.765 914.708 914.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 590 0.000128 4096 50 2736 135840 23.1178 28.3791 844.644 837.401 1733.62 1733.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1030 3.2e-05 1024 60 720 589440 46.4801 26.9353 271.008 836.943 1181.52 1181.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1330 0.000256 1024 230 576 66720 4.56147 3.4135 24.7841 123.357 156.213 156.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1290 0.000256 512 500 336 48000 3.83638 1.68755 5.89622 51.7362 63.3133 63.4434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1420 6.4e-05 2048 290 2400 271680 44.4333 28.4508 790.126 837.094 1700.23 1700.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 670 0.000512 2048 240 1488 19008 5.06938 3.57376 98.6435 104.83 212.231 212.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1830 0.000512 512 230 240 36192 0.72704 0.83392 5.94947 26.2998 33.8817 33.9611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 630 3.2e-05 512 240 240 135168 76.6434 13.1397 29.9111 412.14 532.109 532.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1090 0.000128 512 330 576 107520 8.31757 3.40787 52.9986 104.307 169.215 169.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1850 0.000128 2048 250 3072 146304 11.5589 14.4097 1231.8 419.107 1676.95 1677.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 590 0.000128 4096 50 2736 136128 23.0789 28.3725 1949.2 838.246 2838.97 2839.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1030 3.2e-05 1024 60 720 591360 46.2024 26.9148 717.245 837.399 1627.92 1628.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1330 0.000256 1024 230 576 67200 4.54781 3.41619 61.1117 125.161 194.336 194.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1290 0.000256 512 500 336 49920 3.79667 1.69574 15.1334 52.203 72.9859 73.1115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1420 6.4e-05 2048 290 2400 272640 44.1555 28.3566 2084.13 839.105 2995.88 2996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 670 0.000512 2048 240 1488 18816 5.22947 3.56704 66.596 104.454 179.957 180.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1830 0.000512 512 230 240 35904 0.724992 0.831264 3.82925 26.2012 31.6556 31.7353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 630 3.2e-05 512 240 240 122880 77.9314 13.1256 18.042 412.181 521.551 521.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1090 0.000128 512 330 576 104448 8.34438 3.39706 33.1319 103.222 148.286 148.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1850 0.000128 2048 250 3072 146112 11.5361 14.4742 773.461 418.986 1218.54 1218.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 590 0.000128 4096 50 2736 135936 23.0152 28.3259 1223.88 837.838 2113.13 2113.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1030 3.2e-05 1024 60 720 589824 46.1385 26.8616 444.076 836.445 1353.69 1353.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1330 0.000256 1024 230 576 67200 4.54435 3.40822 38.1275 122.534 168.717 168.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1290 0.000256 512 500 336 49152 3.77274 1.68502 9.67085 51.7264 67.0083 67.1386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1420 6.4e-05 2048 290 2400 271872 44.1508 28.2996 1302.57 836.569 2211.72 2211.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 670 0.000512 2048 240 1488 18432 5.21107 3.54093 57.1587 104.175 170.198 170.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1830 0.000512 512 230 240 36000 0.72704 0.83344 3.15987 26.3243 31.1154 31.1913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 630 3.2e-05 512 240 240 110592 75.5891 12.828 34.6496 396.106 519.441 519.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1090 0.000128 512 330 576 101376 8.41606 3.38006 26.4628 102.322 140.765 140.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1850 0.000128 2048 250 3072 146016 11.563 14.3464 623.048 419.501 1068.54 1068.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 590 0.000128 4096 50 2736 135936 23.076 28.3755 987.78 838.868 1878.18 1878.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1030 3.2e-05 1024 60 720 589824 46.4194 26.9125 359.617 838.318 1271.42 1271.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1330 0.000256 1024 230 576 66816 4.55187 3.41197 33.3724 123.534 164.972 165.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1290 0.000256 512 500 336 48384 3.76096 1.67014 7.88688 51.2887 64.7636 64.8929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1420 6.4e-05 2048 290 2400 271872 44.2307 28.3218 1047.41 838.495 1958.59 1958.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 670 0.000512 2048 240 1488 18432 5.33542 3.52666 49.4438 103.744 162.165 162.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1830 0.000512 512 230 240 35712 0.725216 0.82944 9.29946 26.2853 37.2127 37.2964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 630 3.2e-05 512 240 240 98304 77.1224 12.8186 28.8517 396.018 515.086 515.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1090 0.000128 512 330 576 104448 8.36458 3.39888 22.8982 103.353 138.197 138.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1850 0.000128 2048 250 3072 145920 11.5284 14.3893 527.299 418.987 972.277 972.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 590 0.000128 4096 50 2736 135552 23.0257 28.3388 833.952 837.854 1723.25 1723.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1030 3.2e-05 1024 60 720 589824 46.2292 26.8636 303.898 837.114 1214.27 1214.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1330 0.000256 1024 230 576 66816 4.54154 3.40442 28.6593 124.327 161.034 161.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1290 0.000256 512 500 336 49152 3.7873 1.6895 6.81936 51.8228 64.2736 64.4019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1420 6.4e-05 2048 290 2400 271872 44.181 28.289 887.827 838.065 1798.49 1798.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 670 0.000512 2048 240 1488 18816 5.09302 3.57581 93.3351 104.869 206.982 207.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1830 0.000512 512 230 240 36176 0.729824 0.832704 5.62429 26.3104 33.5694 33.6462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 630 3.2e-05 512 240 240 129024 77.6762 13.1961 27.0069 413.581 531.726 531.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1090 0.000128 512 330 576 107520 8.41014 3.41562 49.5402 104.841 166.394 166.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1850 0.000128 2048 250 3072 146272 11.5814 14.3823 1137.94 419.028 1583.01 1583.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 590 0.000128 4096 50 2736 135968 23.1463 28.3856 1797.04 837.988 2686.64 2686.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1030 3.2e-05 1024 60 720 591360 46.3566 26.9569 663.575 837.713 1574.76 1574.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1330 0.000256 1024 230 576 67200 4.56445 3.41552 56.5464 124.136 188.76 188.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1290 0.000256 512 500 336 50176 3.82947 1.70736 14.3468 52.4808 72.5191 72.6463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1420 6.4e-05 2048 290 2400 272384 44.365 28.3832 1919.54 837.774 2830.2 2830.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 670 0.000512 2048 240 1488 18368 5.20173 3.52022 64.6891 103.779 177.303 177.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1830 0.000512 512 230 240 35840 0.723392 0.827392 3.71344 26.1857 31.5208 31.5972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 630 3.2e-05 512 240 240 114688 77.1987 13.054 16.1595 403.849 510.532 510.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1090 0.000128 512 330 576 103936 8.43328 3.40352 31.485 103.558 147.064 147.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1850 0.000128 2048 250 3072 146272 11.5712 14.3576 718.377 419.006 1163.39 1163.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 590 0.000128 4096 50 2736 135968 23.0728 28.375 1137.03 837.979 2026.54 2026.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1030 3.2e-05 1024 60 720 589568 46.275 26.8973 415.5 836.258 1325.09 1325.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1330 0.000256 1024 230 576 67200 4.55206 3.4161 35.8892 123.584 167.538 167.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1290 0.000256 512 500 336 48384 3.82768 1.69299 9.18022 51.894 66.7471 66.8737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1420 6.4e-05 2048 290 2400 271488 44.2979 28.3528 1206.93 836.408 2116.12 2116.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 670 0.000512 2048 240 1488 18144 5.35123 3.49942 54.624 103.452 167.04 167.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1830 0.000512 512 230 240 35616 0.726336 0.82688 3.03955 26.1758 30.8406 30.9134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 630 3.2e-05 512 240 240 86016 80.5637 13.056 10.2443 404.374 508.503 508.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1090 0.000128 512 330 576 107520 8.42877 3.41728 26.3209 104.919 143.268 143.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1850 0.000128 2048 250 3072 145824 11.5629 14.3667 589.407 419.057 1034.47 1034.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 590 0.000128 4096 50 2736 135744 23.126 28.3912 934.586 837.986 1824.17 1824.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1030 3.2e-05 1024 60 720 588672 46.5219 26.9271 340.015 837.339 1250.96 1251.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1330 0.000256 1024 230 576 67200 4.57229 3.42563 29.354 123.778 161.23 161.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1290 0.000256 512 500 336 48384 3.92416 1.71213 7.70458 52.5946 66.0873 66.2123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1420 6.4e-05 2048 290 2400 271488 44.4206 28.4553 991.023 837.546 1901.58 1901.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 670 0.000512 2048 240 1488 17920 5.3615 3.54954 48.6225 104.119 161.767 161.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1830 0.000512 512 230 240 35392 0.724992 0.82528 2.83901 26.1201 30.5799 30.6576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 630 3.2e-05 512 240 240 57344 79.2414 12.63 15.9405 384.858 492.937 493.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1090 0.000128 512 330 576 100352 8.30998 3.36666 22.7494 101.268 135.875 136.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1850 0.000128 2048 250 3072 146048 11.5196 14.3311 531.878 418.869 976.67 976.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 590 0.000128 4096 50 2736 135744 23.0192 28.3235 843.987 837.611 1733.02 1733.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1030 3.2e-05 1024 60 720 587776 46.5196 26.8739 306.489 837.219 1217.26 1217.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1330 0.000256 1024 230 576 66304 4.50531 3.37926 28.8141 123.633 160.431 160.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1290 0.000256 512 500 336 46592 3.76976 1.65264 6.83741 50.7855 63.2046 63.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1420 6.4e-05 2048 290 2400 270592 44.3739 28.3404 889.518 837.024 1799.39 1799.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 670 0.000512 2048 240 1488 18944 5.06493 3.57581 91.0281 104.808 204.585 204.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1830 0.000512 512 230 240 36096 0.727424 0.82912 5.55008 26.2918 33.4681 33.5459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 630 3.2e-05 512 240 240 131072 78.3642 13.3284 26.9664 418.042 536.963 537.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1090 0.000128 512 330 576 106496 8.43219 3.40787 48.1527 104.757 164.932 165.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1850 0.000128 2048 250 3072 146304 11.5617 14.3545 1096.2 419.468 1541.67 1541.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 590 0.000128 4096 50 2736 136064 23.0519 28.3389 1746.84 838.912 2637.22 2637.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1030 3.2e-05 1024 60 720 591872 46.1347 26.9493 639.13 838.665 1551.04 1551.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1330 0.000256 1024 230 576 67072 4.54054 3.40582 54.382 124.141 186.573 186.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1290 0.000256 512 500 336 50176 3.80874 1.70749 14.0721 52.4403 72.1794 72.3102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1420 6.4e-05 2048 290 2400 272384 44.2137 28.3116 1853.68 838.752 2765.1 2765.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 670 0.000512 2048 240 1488 18944 5.07882 3.59507 64.0447 104.854 177.685 177.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1830 0.000512 512 230 240 36096 0.726848 0.833344 3.64688 26.3054 31.5851 31.6635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 630 3.2e-05 512 240 240 131072 78.3916 13.3328 17.8197 417.613 527.427 527.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1090 0.000128 512 330 576 106496 8.43296 3.41402 31.0781 104.686 147.793 147.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1850 0.000128 2048 250 3072 145920 11.5351 14.3366 702.662 418.471 1147.08 1147.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 590 0.000128 4096 50 2736 135680 23.0355 28.3382 1130.49 836.892 2018.84 2018.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1030 3.2e-05 1024 60 720 591872 46.0953 26.8867 412.563 837.749 1323.46 1323.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1330 0.000256 1024 230 576 67072 4.54202 3.40938 35.3017 123.637 166.993 167.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1290 0.000256 512 500 336 49152 3.85658 1.70598 8.94624 52.4208 67.0877 67.2195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1420 6.4e-05 2048 290 2400 272384 44.2157 28.3017 1197 837.913 2107.58 2107.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 670 0.000512 2048 240 1488 18432 5.33949 3.52531 56.0045 103.695 168.675 168.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1830 0.000512 512 230 240 35712 0.725216 0.831488 3.07677 26.2754 30.9825 31.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 630 3.2e-05 512 240 240 98304 77.1226 12.8188 11.6371 395.832 497.684 497.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1090 0.000128 512 330 576 104448 8.36518 3.39907 25.468 103.305 140.718 140.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1850 0.000128 2048 250 3072 145920 11.5302 14.3461 583.469 418.793 1028.21 1028.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 590 0.000128 4096 50 2736 135552 23.0382 28.3205 946.923 837.438 1835.8 1835.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1030 3.2e-05 1024 60 720 589824 46.2364 26.8726 345.763 836.923 1255.96 1256.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1330 0.000256 1024 230 576 66816 4.53712 3.40355 29.8375 123.214 161.092 161.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1290 0.000256 512 500 336 49152 3.78938 1.68563 7.64538 51.8009 65.0818 65.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1420 6.4e-05 2048 290 2400 271872 44.1646 28.3914 993.114 836.946 1902.75 1902.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 670 0.000512 2048 240 1488 17408 5.33315 3.47107 47.7324 102.704 159.354 159.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1830 0.000512 512 230 240 35328 0.722208 0.824448 2.92131 26.0526 30.5913 30.6705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 630 3.2e-05 512 240 240 65536 80.8912 12.8164 7.38189 395.817 497.171 497.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1090 0.000128 512 330 576 106496 8.45062 3.41197 22.8982 104.706 139.662 139.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1850 0.000128 2048 250 3072 145408 11.5416 14.4118 515.672 418.218 959.916 959.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 590 0.000128 4096 50 2736 135168 23.0506 28.3259 833.719 836.297 1721.47 1721.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1030 3.2e-05 1024 60 720 589824 46.0239 26.8254 304.175 835.312 1212.49 1212.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1330 0.000256 1024 230 576 66560 4.55968 3.41062 25.9771 124.572 158.618 158.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1290 0.000256 512 500 336 49152 3.86483 1.70797 6.92995 52.5248 65.1863 65.3143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1420 6.4e-05 2048 290 2400 270336 44.2565 28.3184 870.928 835.643 1779.28 1779.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 670 0.000512 2048 240 1488 18720 5.08006 3.56835 89.8801 104.644 203.282 203.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1830 0.000512 512 230 240 36000 0.72704 0.831488 5.33302 26.2518 33.214 33.2923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 630 3.2e-05 512 240 240 129024 76.5597 13.058 25.91 408.042 523.838 524.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1090 0.000128 512 330 576 105984 8.35466 3.40582 47.1239 103.807 162.876 163.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1850 0.000128 2048 250 3072 146160 11.5741 14.3549 1078.8 418.927 1523.74 1523.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 590 0.000128 4096 50 2736 135936 23.1096 28.3836 1731.55 838.193 2621.32 2621.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1030 3.2e-05 1024 60 720 590976 46.3598 26.9508 614.61 837.438 1525.52 1525.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1330 0.000256 1024 230 576 67104 4.57283 3.42358 53.0269 123.229 184.354 184.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1290 0.000256 512 500 336 49536 3.80323 1.6937 13.8685 51.9679 71.5 71.6299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1420 6.4e-05 2048 290 2400 272448 44.3056 28.4003 1825.53 839.114 2737.49 2737.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 670 0.000512 2048 240 1488 18432 5.07805 3.54509 67.5828 104.15 180.466 180.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1830 0.000512 512 230 240 36000 0.72704 0.832928 3.74675 26.321 31.6987 31.7766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 630 3.2e-05 512 240 240 110592 75.5919 12.8281 16.1346 396.064 500.894 501.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1090 0.000128 512 330 576 101376 8.4192 3.38515 31.2727 102.311 145.571 145.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1850 0.000128 2048 250 3072 146016 11.5507 14.355 750.687 419.459 1196.13 1196.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 590 0.000128 4096 50 2736 135936 23.0759 28.3813 1195.04 838.783 2085.36 2085.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1030 3.2e-05 1024 60 720 589824 46.407 26.9312 429.217 838.246 1340.96 1341.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1330 0.000256 1024 230 576 66816 4.54861 3.4097 36.8678 124.572 169.498 169.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1290 0.000256 512 500 336 48384 3.75814 1.67443 9.33667 51.2931 66.22 66.3485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1420 6.4e-05 2048 290 2400 271872 44.2671 28.3603 1262.1 838.432 2173.29 2173.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 670 0.000512 2048 240 1488 17280 5.36166 3.47462 57.828 102.693 169.472 169.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1830 0.000512 512 230 240 35424 0.72496 0.822112 3.32406 26.0525 30.9965 31.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 630 3.2e-05 512 240 240 110592 78.6976 13.0593 13.7918 408.075 513.889 514.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1090 0.000128 512 330 576 103680 8.31005 3.39149 27.3675 102.259 141.514 141.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1850 0.000128 2048 250 3072 146016 11.5714 14.5777 636.756 418.851 1081.83 1081.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 590 0.000128 4096 50 2736 135648 23.1095 28.3836 1006.26 837.565 1895.39 1895.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1030 3.2e-05 1024 60 720 587520 46.2944 26.8661 362.357 834.406 1270.08 1270.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1330 0.000256 1024 230 576 66528 4.56634 3.41408 31.4443 123.279 162.8 162.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1290 0.000256 512 500 336 48384 3.77091 1.67526 8.1543 51.284 65.0403 65.1675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1420 6.4e-05 2048 290 2400 271296 44.2942 28.3446 1066.68 834.686 1974.14 1974.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 670 0.000512 2048 240 1488 17280 5.34659 3.49062 54.3636 103 166.314 166.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1830 0.000512 512 230 240 35712 0.725472 0.82976 3.30912 26.2265 31.1627 31.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 630 3.2e-05 512 240 240 73728 79.8185 12.8125 9.71254 396.201 498.808 499.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1090 0.000128 512 330 576 92160 8.50854 3.35184 24.1903 99.3274 135.563 135.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1850 0.000128 2048 250 3072 145152 11.5159 14.3545 635.888 418.338 1080.17 1080.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 590 0.000128 4096 50 2736 135360 23.0116 28.3296 1006.95 836.553 1894.92 1895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1030 3.2e-05 1024 60 720 585216 46.4684 26.8083 360.028 835.417 1268.89 1269.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1330 0.000256 1024 230 576 65664 4.52634 3.38563 31.254 122.726 161.991 162.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1290 0.000256 512 500 336 46080 3.69021 1.62557 8.06029 49.8423 63.3722 63.5008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1420 6.4e-05 2048 290 2400 269568 44.2866 28.2989 1064.87 835.791 1973.38 1973.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 670 0.000512 2048 240 1488 18560 5.04218 3.5447 89.9601 104.34 203.001 203.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1830 0.000512 512 230 240 36000 0.726592 0.82944 5.38829 26.2816 33.2952 33.3726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 630 3.2e-05 512 240 240 122880 78.0408 13.1376 24.6022 412.56 528.604 528.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1090 0.000128 512 330 576 107520 8.41763 3.41638 47.0167 105.11 164.146 164.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1850 0.000128 2048 250 3072 146240 11.5544 14.3667 1070.34 419.513 1515.85 1515.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 590 0.000128 4096 50 2736 136000 23.08 28.3805 1717.97 839.021 2608.54 2608.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1030 3.2e-05 1024 60 720 591360 46.1958 26.92 606.408 839.606 1519.3 1519.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1330 0.000256 1024 230 576 66880 4.54246 3.40582 52.2733 124.078 184.399 184.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1290 0.000256 512 500 336 48640 3.7975 1.68538 13.3497 51.767 70.7517 70.8753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1420 6.4e-05 2048 290 2400 272640 44.1956 28.3266 1805.51 838.794 2716.96 2717.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 670 0.000512 2048 240 1488 17920 5.19626 3.52096 67.1092 103.592 179.538 179.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1830 0.000512 512 230 240 35840 0.723328 0.828992 3.83229 26.2001 31.657 31.7339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 630 3.2e-05 512 240 240 122880 77.9289 13.1257 18.0924 412.233 521.645 521.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1090 0.000128 512 330 576 102400 8.47098 3.39648 31.9227 103.269 147.236 147.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1850 0.000128 2048 250 3072 145920 11.51 14.3366 763.316 418.476 1207.71 1207.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 590 0.000128 4096 50 2736 135680 23.0195 28.3268 1213.8 836.821 2102.05 2102.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1030 3.2e-05 1024 60 720 591360 46.1183 26.9372 438.095 837.911 1349.22 1349.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1330 0.000256 1024 230 576 66560 4.53018 3.39638 37.6261 124.162 169.815 169.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1290 0.000256 512 500 336 48640 3.7975 1.68243 9.67597 51.7678 67.0782 67.2069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1420 6.4e-05 2048 290 2400 272640 44.1422 28.3874 1293.13 838.129 2203.92 2204.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 670 0.000512 2048 240 1488 18240 5.20582 3.5153 60.1978 103.878 172.912 173.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1830 0.000512 512 230 240 35520 0.720896 0.821408 3.21584 26.0604 30.8895 30.9648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 630 3.2e-05 512 240 240 122880 78.0204 13.1526 15.1615 412.572 519.171 519.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1090 0.000128 512 330 576 99840 8.63626 3.40381 26.1577 103.396 141.777 141.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1850 0.000128 2048 250 3072 145920 11.5589 14.3514 631.133 419.419 1076.54 1076.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 590 0.000128 4096 50 2736 135840 23.0706 28.3736 998.901 838.708 1889.13 1889.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1030 3.2e-05 1024 60 720 587520 46.182 26.8737 360.527 835.191 1268.93 1269.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1330 0.000256 1024 230 576 66240 4.56304 3.41606 31.3091 123.405 162.79 162.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1290 0.000256 512 500 336 46080 3.92192 1.6896 7.79981 51.862 65.429 65.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1420 6.4e-05 2048 290 2400 270720 44.2022 28.3402 1056.51 835.503 1964.69 1964.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 670 0.000512 2048 240 1488 17920 5.364 3.54714 55.0672 104.122 168.217 168.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1830 0.000512 512 230 240 35200 0.7224 0.82368 3.05206 26.1201 30.7884 30.8654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 630 3.2e-05 512 240 240 81920 76.517 12.6183 10.1095 385.237 484.753 484.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1090 0.000128 512 330 576 102400 8.48771 3.3968 25.0131 103.471 140.548 140.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1850 0.000128 2048 250 3072 145280 11.545 14.3274 587.615 418.433 1032 1032.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 590 0.000128 4096 50 2736 135040 23.0488 28.3363 928.522 836.917 1816.9 1816.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1030 3.2e-05 1024 60 720 588800 46.5056 26.8932 337.939 838.927 1250.42 1250.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1330 0.000256 1024 230 576 65280 4.51747 3.37101 28.6579 123.617 160.265 160.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1290 0.000256 512 500 336 46080 3.92195 1.68938 7.56147 51.9232 65.2471 65.3801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1420 6.4e-05 2048 290 2400 268800 44.0994 28.2938 980.693 833.401 1886.62 1886.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 670 0.000512 2048 240 1500 18304 5.07238 3.58195 86.3228 104.701 199.786 199.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1830 0.000512 512 230 250 36096 0.724992 0.831488 7.79488 26.3129 35.7365 35.8216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 630 3.2e-05 512 240 250 122880 79.461 13.3283 33.1668 418.053 544.283 544.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1090 0.000128 512 330 600 110592 8.18205 3.4081 44.3067 104.728 160.812 160.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1850 0.000128 2048 250 3050 146176 11.5359 14.3319 951.945 419.295 1397.18 1397.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 590 0.000128 4096 50 2750 135808 23.0261 28.3321 1604 838.615 2494.05 2494.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1030 3.2e-05 1024 60 750 590336 46.2789 26.8814 561.892 839.261 1474.47 1474.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1330 0.000256 1024 230 550 67200 4.54624 3.41603 46.5836 123.36 178.013 178.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1290 0.000256 512 500 350 49152 3.83824 1.70189 12.1955 52.4032 70.292 70.4168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1420 6.4e-05 2048 290 2400 272640 44.1065 28.5307 1598.63 838.368 2509.77 2509.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 670 0.000512 2048 240 1500 18176 5.27357 3.57786 67.6608 104.705 181.33 181.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1830 0.000512 512 230 250 35968 0.726016 0.82944 8.07539 26.2696 35.9714 36.0489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 630 3.2e-05 512 240 250 114688 80.5736 13.3298 30.8011 417.645 542.627 542.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1090 0.000128 512 330 600 110592 8.20294 3.40982 28.564 104.668 145.03 145.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1850 0.000128 2048 250 3050 146176 11.561 14.3447 603.515 419.066 1048.57 1048.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 590 0.000128 4096 50 2750 135808 23.0625 28.3485 1083.69 838.061 1973.24 1973.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1030 3.2e-05 1024 60 750 589824 46.422 26.88 460.656 837.834 1371.96 1372.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1330 0.000256 1024 230 550 66816 4.54726 3.40611 31.0097 123.831 162.896 162.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1290 0.000256 512 500 350 49152 3.84371 1.70243 8.09184 52.3928 66.1908 66.3163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1420 6.4e-05 2048 290 2400 272384 44.1942 28.2984 1018.37 837.906 1928.91 1929.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 670 0.000512 2048 240 1500 18048 5.25008 3.57165 63.375 104.445 176.754 176.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1830 0.000512 512 230 250 35904 0.722944 0.82928 8.09306 26.2047 35.9215 35.9956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 630 3.2e-05 512 240 250 98304 80.852 13.1343 26.9271 412.176 533.362 533.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1090 0.000128 512 330 600 107520 8.17165 3.39549 23.2388 103.285 138.278 138.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1850 0.000128 2048 250 3050 146112 11.5226 14.3648 495.946 418.977 940.884 940.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 590 0.000128 4096 50 2750 135744 23.0154 28.3465 919.529 837.835 1808.8 1808.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1030 3.2e-05 1024 60 750 588288 46.5008 26.8654 436.905 836.507 1346.94 1347.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1330 0.000256 1024 230 550 66816 4.55731 3.42806 76.9714 124.748 209.806 209.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1290 0.000256 512 500 350 47616 3.83706 1.68506 15.5772 51.7306 72.9887 73.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1420 6.4e-05 2048 290 2400 271872 44.1657 28.2665 834.262 836.627 1743.45 1743.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 670 0.000512 2048 240 1500 18240 5.09875 3.5679 76.2055 104.531 189.518 189.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1830 0.000512 512 230 250 36080 0.72672 0.827808 4.49114 26.2768 32.3938 32.4725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 630 3.2e-05 512 240 250 122880 79.9832 13.3885 30.2185 418.902 542.768 542.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1090 0.000128 512 330 600 111360 8.21632 3.42115 41.3765 104.97 158.171 158.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1850 0.000128 2048 250 3050 146160 11.5876 14.3892 883.963 418.903 1328.92 1329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 590 0.000128 4096 50 2750 135760 23.1625 28.3973 1417.73 837.754 2307.12 2307.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1030 3.2e-05 1024 60 750 590080 46.5194 26.9394 527.971 838.183 1439.79 1439.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1330 0.000256 1024 230 550 67200 4.57171 3.42403 42.9593 124.59 175.645 175.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1290 0.000256 512 500 350 49280 3.87504 1.71232 11.4146 52.5358 69.6914 69.8238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1420 6.4e-05 2048 290 2400 272640 44.3276 28.3754 1494.16 837.727 2404.73 2404.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 670 0.000512 2048 240 1500 17920 5.36781 3.54966 52.8968 104.209 166.139 166.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1830 0.000512 512 230 250 36000 0.72704 0.831488 3.02877 26.2519 30.9096 30.9883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 630 3.2e-05 512 240 250 102400 80.8828 13.1446 23.3571 412.066 529.724 529.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1090 0.000128 512 330 600 110080 8.27203 3.41805 26.6954 104.907 143.479 143.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1850 0.000128 2048 250 3050 146080 11.5592 14.3483 567.161 419 1012.14 1012.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 590 0.000128 4096 50 2750 135680 23.0887 28.3855 909.252 837.856 1798.66 1798.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1030 3.2e-05 1024 60 750 590080 46.3212 26.9189 338.919 837.566 1249.89 1250.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1330 0.000256 1024 230 550 66880 4.54032 3.40602 28.5893 124.456 161.091 161.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1290 0.000256 512 500 350 47360 3.85136 1.6896 7.22202 51.7082 64.6218 64.7496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1420 6.4e-05 2048 290 2400 272640 44.2135 28.3605 958.752 837.665 1869.13 1869.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 670 0.000512 2048 240 1500 18240 5.4231 3.56858 45.6336 104.776 159.516 159.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1830 0.000512 512 230 250 36000 0.727392 0.831168 7.03235 26.2881 34.9485 35.0292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 630 3.2e-05 512 240 250 92160 81.8106 13.1556 20.7336 412.213 528.179 528.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1090 0.000128 512 330 600 107520 8.19824 3.39869 22.0724 103.241 137.093 137.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1850 0.000128 2048 250 3050 145920 11.5775 14.3782 472.161 418.795 916.984 917.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 590 0.000128 4096 50 2750 135600 23.1247 28.3796 860.586 837.472 1749.64 1749.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1030 3.2e-05 1024 60 750 589440 46.4869 26.9312 284.114 837.011 1194.7 1194.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1330 0.000256 1024 230 550 66720 4.56285 3.41094 24.3186 123.359 155.752 155.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1290 0.000256 512 500 350 48000 3.83866 1.68755 6.15485 51.742 63.5819 63.7058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1420 6.4e-05 2048 290 2400 271680 44.394 28.3727 794.344 837.17 1704.41 1704.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 670 0.000512 2048 240 1500 17280 5.35187 3.52461 50.3034 103.592 162.886 162.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1830 0.000512 512 230 250 35840 0.722944 0.82944 7.20029 26.2056 35.0287 35.1068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 630 3.2e-05 512 240 250 81920 83.114 13.1307 19.3391 412.224 528.08 528.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1090 0.000128 512 330 600 107520 8.17789 3.40307 19.1165 103.267 134.146 134.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1850 0.000128 2048 250 3050 145600 11.5261 14.3632 405.254 418.469 849.69 849.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 590 0.000128 4096 50 2750 135360 23.0231 28.3254 760.523 836.794 1648.74 1648.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1030 3.2e-05 1024 60 750 588800 46.542 26.882 346.267 837.9 1257.75 1257.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1330 0.000256 1024 230 550 66560 4.52362 3.39619 21.4463 123.461 152.932 153.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1290 0.000256 512 500 350 46080 3.9137 1.6855 5.45072 51.7733 62.9778 63.1099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1420 6.4e-05 2048 290 2400 272640 44.1186 28.306 685.135 838.103 1595.8 1595.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 670 0.000512 2048 240 1500 18240 5.08918 3.57766 95.5712 104.835 209.183 209.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1830 0.000512 512 230 250 36096 0.728768 0.830848 6.07469 26.2991 34.0073 34.0849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 630 3.2e-05 512 240 250 110592 79.6361 13.1415 25.248 412.154 530.45 530.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1090 0.000128 512 330 600 110592 8.1328 3.41018 55.6746 104.307 171.709 171.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1850 0.000128 2048 250 3050 146208 11.559 14.3729 1209.51 419.124 1654.64 1654.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 590 0.000128 4096 50 2750 135840 23.0853 28.3731 1930.66 838.16 2820.36 2820.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1030 3.2e-05 1024 60 750 589824 46.435 26.9081 730.5 837.399 1641.4 1641.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1330 0.000256 1024 230 550 67008 4.55027 3.41398 58.1388 124.106 190.306 190.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1290 0.000256 512 500 350 48384 3.8615 1.69597 15.0502 52.2061 72.9692 73.0993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1420 6.4e-05 2048 290 2400 272256 44.1869 28.3914 2039.74 837.577 2950.03 2950.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 670 0.000512 2048 240 1500 18048 5.23651 3.5616 65.2252 104.463 178.597 178.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1830 0.000512 512 230 250 35904 0.726528 0.827392 3.89466 26.2078 31.724 31.8036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 630 3.2e-05 512 240 250 98304 80.871 13.1318 14.7797 412.252 521.308 521.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1090 0.000128 512 330 600 107520 8.16573 3.39558 34.8815 103.242 149.872 150.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1850 0.000128 2048 250 3050 146112 11.5341 14.3773 752.183 419.055 1197.22 1197.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 590 0.000128 4096 50 2750 135744 23.0257 28.3525 1200.18 837.962 2089.6 2089.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1030 3.2e-05 1024 60 750 588288 46.3891 26.8622 449.005 836.578 1359 1359.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1330 0.000256 1024 230 550 66816 4.54528 3.41274 35.9671 122.551 166.58 166.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1290 0.000256 512 500 350 47616 3.83693 1.6855 9.56176 51.7336 66.9736 67.1048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1420 6.4e-05 2048 290 2400 271872 44.1668 28.3122 1262.79 836.691 2172.1 2172.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 670 0.000512 2048 240 1500 17856 5.29882 3.54304 55.5052 104.187 168.647 168.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1830 0.000512 512 230 250 36000 0.727008 0.833472 3.22218 26.3257 31.1819 31.2555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 630 3.2e-05 512 240 250 73728 79.9443 12.8254 23.4089 396.109 512.556 512.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1090 0.000128 512 330 600 105984 8.14205 3.38486 28.1236 102.323 142.156 142.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1850 0.000128 2048 250 3050 146016 11.5555 14.4479 612.925 419.506 1058.51 1058.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 590 0.000128 4096 50 2750 135648 23.0756 28.398 978.187 838.884 1868.62 1868.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1030 3.2e-05 1024 60 750 589824 46.4119 26.917 367.848 838.565 1279.9 1280.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1330 0.000256 1024 230 550 66816 4.54742 3.40998 32.2173 123.53 163.806 163.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1290 0.000256 512 500 350 46080 3.85126 1.6737 7.69661 51.2944 64.6708 64.7967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1420 6.4e-05 2048 290 2400 271872 44.2615 28.3477 1029.45 838.514 1940.7 1940.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 670 0.000512 2048 240 1500 17664 5.3631 3.52333 47.8882 103.754 160.646 160.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1830 0.000512 512 230 250 35712 0.726944 0.830112 9.30339 26.2872 37.2187 37.3023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 630 3.2e-05 512 240 250 49152 83.0933 12.8141 14.9437 396.053 507.165 507.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1090 0.000128 512 330 600 104448 8.36019 3.39696 23.5434 103.366 138.85 138.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1850 0.000128 2048 250 3050 145920 11.5232 14.3515 521.154 419.032 966.135 966.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 590 0.000128 4096 50 2750 135552 23.0432 28.3265 831.179 837.901 1720.53 1720.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1030 3.2e-05 1024 60 750 586752 46.6066 26.8663 312.012 837.168 1222.81 1222.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1330 0.000256 1024 230 550 66048 4.54352 3.40512 27.3506 123.28 158.679 158.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1290 0.000256 512 500 350 46080 3.91872 1.68179 6.68048 51.8267 64.2585 64.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1420 6.4e-05 2048 290 2400 271872 44.1777 28.2965 876.366 838.662 1787.64 1787.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 670 0.000512 2048 240 1500 18368 5.1047 3.57376 91.0695 104.849 204.706 204.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1830 0.000512 512 230 250 36064 0.729088 0.83248 5.6936 26.3059 33.6319 33.7071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 630 3.2e-05 512 240 250 114688 79.5359 13.194 24.6309 413.515 531.141 531.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1090 0.000128 512 330 600 111104 8.20397 3.41712 51.6772 104.83 168.312 168.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1850 0.000128 2048 250 3050 146160 11.5868 14.3906 1109.2 418.961 1554.22 1554.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 590 0.000128 4096 50 2750 135744 23.1398 28.3894 1770.63 837.842 2660.08 2660.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1030 3.2e-05 1024 60 750 590464 46.4959 26.9466 674.108 837.725 1585.43 1585.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1330 0.000256 1024 230 550 66976 4.57101 3.41606 53.5726 124.121 185.779 185.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1290 0.000256 512 500 350 49280 3.86067 1.71002 14.2713 52.4717 72.4692 72.5986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1420 6.4e-05 2048 290 2400 272384 44.3481 28.3531 1872.96 837.734 2783.53 2783.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 670 0.000512 2048 240 1500 17920 5.21834 3.51642 62.1811 103.8 174.829 174.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1830 0.000512 512 230 250 35840 0.722944 0.827232 3.80464 26.1909 31.6188 31.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 630 3.2e-05 512 240 250 86016 80.5398 13.0483 12.7519 403.95 510.56 510.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1090 0.000128 512 330 600 107520 8.21984 3.40378 33.1443 103.573 148.531 148.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1850 0.000128 2048 250 3050 146048 11.5589 14.3583 703.363 419.105 1148.46 1148.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 590 0.000128 4096 50 2750 135744 23.0891 28.3855 1122.99 838.082 2012.63 2012.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1030 3.2e-05 1024 60 750 589568 46.2901 26.8951 425.335 836.46 1335.14 1335.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1330 0.000256 1024 230 550 66752 4.5559 3.98534 33.891 124.656 167.188 167.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1290 0.000256 512 500 350 48384 3.83331 1.6937 9.38992 51.9072 66.981 67.1072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1420 6.4e-05 2048 290 2400 271488 44.2997 28.4013 1182.81 836.612 2092.25 2092.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 670 0.000512 2048 240 1500 17472 5.38419 3.50544 52.2329 103.363 164.607 164.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1830 0.000512 512 230 250 35616 0.728256 0.82736 3.09366 26.158 30.8788 30.9535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 630 3.2e-05 512 240 250 86016 80.5835 13.056 10.4545 404.048 508.406 508.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1090 0.000128 512 330 600 107520 8.42483 3.41776 26.843 104.832 143.698 143.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1850 0.000128 2048 250 3050 145824 11.5769 14.4969 576.016 418.716 1020.88 1020.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 590 0.000128 4096 50 2750 135408 23.1279 28.3987 919.776 837.335 1808.72 1808.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1030 3.2e-05 1024 60 750 588672 46.5404 26.9605 346.995 836.662 1257.32 1257.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1330 0.000256 1024 230 550 66528 4.58352 3.42835 27.8848 122.639 158.635 158.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1290 0.000256 512 500 350 48384 3.91926 1.71008 7.8407 52.5561 66.1814 66.3122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1420 6.4e-05 2048 290 2400 271488 44.4377 28.3741 967.641 836.873 1877.46 1877.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 670 0.000512 2048 240 1500 17920 5.36445 3.54896 48.0008 104.202 161.231 161.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1830 0.000512 512 230 250 35392 0.723456 0.828576 2.8665 26.143 30.6327 30.7113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 630 3.2e-05 512 240 250 57344 79.2502 12.6203 16.0997 385.173 493.414 493.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1090 0.000128 512 330 600 100352 8.31322 3.36685 23.1354 101.344 136.345 136.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1850 0.000128 2048 250 3050 145600 11.5128 14.3892 517.513 419.202 962.69 962.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 590 0.000128 4096 50 2750 135296 23.0234 28.3281 831.124 838.277 1720.83 1720.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1030 3.2e-05 1024 60 750 587776 46.5138 26.8692 311.963 837.417 1222.92 1223.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1330 0.000256 1024 230 550 65408 4.52106 3.3793 25.0257 122.661 155.69 155.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1290 0.000256 512 500 350 46592 3.77229 1.65478 6.91942 50.828 63.3306 63.4558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1420 6.4e-05 2048 290 2400 270592 44.378 28.278 869.376 837.696 1779.86 1779.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 670 0.000512 2048 240 1500 18176 5.07946 3.57923 88.4832 104.782 202.033 202.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1830 0.000512 512 230 250 35968 0.724992 0.82944 5.74339 26.2882 33.6577 33.7347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 630 3.2e-05 512 240 250 114688 80.3876 13.3246 24.5604 417.962 536.502 536.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1090 0.000128 512 330 600 110592 8.19942 3.41158 51.6012 104.735 168.134 168.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1850 0.000128 2048 250 3050 146176 11.5646 14.3379 1092.14 419.389 1537.51 1537.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 590 0.000128 4096 50 2750 135808 23.0576 28.3383 1758.63 838.737 2648.84 2648.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1030 3.2e-05 1024 60 750 589824 46.3663 26.8848 659.259 838.489 1571.16 1571.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1330 0.000256 1024 230 550 66816 4.5463 3.41402 52.3099 123.063 183.437 183.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1290 0.000256 512 500 350 49152 3.84378 1.70371 14.3396 52.4309 72.4757 72.6016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1420 6.4e-05 2048 290 2400 272384 44.1818 28.3278 1850.99 838.531 2762.17 2762.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 670 0.000512 2048 240 1500 17920 5.54563 3.59264 63.677 104.945 177.875 177.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1830 0.000512 512 230 250 35840 0.729152 0.831488 3.81338 26.3256 31.7711 31.8505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 630 3.2e-05 512 240 250 98304 82.2208 13.3363 14.394 417.946 528.163 528.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1090 0.000128 512 330 600 110592 8.20982 3.40918 33.5775 104.684 150.058 150.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1850 0.000128 2048 250 3050 145920 11.5343 14.4323 708.19 418.807 1153.04 1153.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 590 0.000128 4096 50 2750 135424 23.0751 28.3546 1135.02 837.485 2024.01 2024.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1030 3.2e-05 1024 60 750 589824 46.3427 26.8799 427.726 838.509 1339.62 1339.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1330 0.000256 1024 230 550 66560 4.54957 3.40499 34.2268 122.594 164.875 164.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1290 0.000256 512 500 350 49152 3.84784 1.70381 9.42035 52.4666 67.5934 67.7196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1420 6.4e-05 2048 290 2400 272384 44.2128 28.3047 1198.13 838.538 2109.32 2109.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 670 0.000512 2048 240 1500 17664 5.36582 3.52736 56.2073 103.775 168.988 169.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1830 0.000512 512 230 250 35712 0.728608 0.831488 3.23299 26.2948 31.1566 31.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 630 3.2e-05 512 240 250 49152 83.1087 12.808 6.6433 396.143 498.969 499.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1090 0.000128 512 330 600 104448 8.36557 3.40205 26.9218 103.389 142.273 142.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1850 0.000128 2048 250 3050 145920 11.5309 14.3478 592.074 419.119 1037.15 1037.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 590 0.000128 4096 50 2750 135552 23.0363 28.3375 966.956 838.104 1856.51 1856.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1030 3.2e-05 1024 60 750 586752 46.6086 26.8641 361.644 837.36 1272.64 1272.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1330 0.000256 1024 230 550 66048 4.54826 3.40698 28.974 123.31 160.339 160.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1290 0.000256 512 500 350 46080 3.91155 1.68346 7.66026 51.8396 65.2514 65.3834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1420 6.4e-05 2048 290 2400 271872 44.1792 28.3725 1003.65 838.064 1914.41 1914.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 670 0.000512 2048 240 1500 16384 5.36614 3.46726 46.9511 102.574 158.474 158.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1830 0.000512 512 230 250 35328 0.724224 0.825344 3.08982 26.0817 30.7906 30.8707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 630 3.2e-05 512 240 250 65536 80.8991 12.8155 7.80758 396.189 497.976 498.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1090 0.000128 512 330 600 106496 8.44586 3.41459 24.2829 104.806 141.132 141.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1850 0.000128 2048 250 3050 145408 11.5384 14.5266 522.052 418.606 966.798 966.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 590 0.000128 4096 50 2750 135168 23.0493 28.3212 856.246 837.084 1744.77 1744.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1030 3.2e-05 1024 60 750 585728 46.5727 26.8295 320.42 836.083 1230.07 1230.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1330 0.000256 1024 230 550 66560 4.55338 3.41011 26.066 123.614 157.743 157.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1290 0.000256 512 500 350 49152 3.86403 1.71414 7.3183 52.5754 65.6322 65.7654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1420 6.4e-05 2048 290 2400 270336 44.2699 28.3116 882.698 836.414 1791.83 1791.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 670 0.000512 2048 240 1500 18144 5.10131 3.57171 90.9143 104.647 204.344 204.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1830 0.000512 512 230 250 36000 0.727264 0.828192 5.7775 26.2553 33.6614 33.7367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 630 3.2e-05 512 240 250 92160 80.7454 13.0483 20.3522 408.059 522.469 522.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1090 0.000128 512 330 600 108288 8.22467 3.41197 52.0331 103.811 167.664 167.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1850 0.000128 2048 250 3050 146160 11.58 14.3849 1127.4 418.935 1572.37 1572.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 590 0.000128 4096 50 2750 135648 23.1096 28.3894 1807.79 837.842 2697.2 2697.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1030 3.2e-05 1024 60 750 589824 46.5198 26.9377 669.599 837.98 1581.19 1581.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1330 0.000256 1024 230 550 67104 4.57434 3.4263 53.7168 125.322 187.138 187.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1290 0.000256 512 500 350 48384 3.84573 1.69478 14.3791 51.97 72.0476 72.1736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1420 6.4e-05 2048 290 2400 272448 44.2974 28.4167 1895.71 837.549 2806.1 2806.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 670 0.000512 2048 240 1500 17856 5.0552 3.54045 68.6053 104.059 181.373 181.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1830 0.000512 512 230 250 36000 0.72704 0.831488 4.18272 26.2979 32.107 32.1862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 630 3.2e-05 512 240 250 73728 79.9295 12.8232 12.0269 395.713 500.765 500.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1090 0.000128 512 330 600 105984 8.13123 3.38166 36.3261 102.223 150.247 150.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1850 0.000128 2048 250 3050 146016 11.5606 14.4884 801.357 419.096 1246.57 1246.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 590 0.000128 4096 50 2750 135648 23.0766 28.369 1283.47 838.076 2173.06 2173.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1030 3.2e-05 1024 60 750 589824 46.4032 26.9171 475.689 837.521 1386.69 1386.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1330 0.000256 1024 230 550 66816 4.54854 3.40992 38.464 123.428 169.95 170.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1290 0.000256 512 500 350 46080 3.84784 1.67469 9.96992 51.2415 66.8842 67.0141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1420 6.4e-05 2048 290 2400 271872 44.2634 28.3836 1344.69 838.997 2256.47 2256.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 670 0.000512 2048 240 1500 17280 5.22675 3.46848 60.4016 102.687 171.896 171.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1830 0.000512 512 230 250 35424 0.724384 0.826624 3.66774 26.0543 31.3412 31.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 630 3.2e-05 512 240 250 55296 85.2467 13.0661 8.00691 408.036 514.626 514.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1090 0.000128 512 330 600 103680 8.30886 3.38851 29.518 102.248 143.645 143.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1850 0.000128 2048 250 3050 146016 11.5718 14.383 659.784 418.813 1104.63 1104.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 590 0.000128 4096 50 2750 135216 23.0948 28.3891 1053.24 837.487 1942.28 1942.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1030 3.2e-05 1024 60 750 587520 46.2825 26.8685 391.842 834.35 1299.5 1299.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1330 0.000256 1024 230 550 66528 4.57107 3.41811 31.7468 124.327 164.16 164.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1290 0.000256 512 500 350 44928 3.91347 1.67629 8.30835 51.8012 65.8533 65.9842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1420 6.4e-05 2048 290 2400 271296 44.3338 28.3309 1105.43 834.622 2012.85 2012.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 670 0.000512 2048 240 1500 17280 5.33514 3.49306 55.3851 102.983 167.309 167.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1830 0.000512 512 230 250 35712 0.725056 0.82944 3.43907 26.2182 31.282 31.3571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 630 3.2e-05 512 240 250 73728 79.8288 12.8143 9.99654 396.125 499.027 499.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1090 0.000128 512 330 600 101376 7.98669 3.34922 27.8026 99.3051 138.626 138.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1850 0.000128 2048 250 3050 145152 11.5098 14.3877 622.926 418.262 1067.16 1067.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 590 0.000128 4096 50 2750 134784 23.0071 28.315 996.024 836.39 1883.81 1883.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1030 3.2e-05 1024 60 750 585216 46.4786 26.8118 371.915 835.259 1280.62 1280.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1330 0.000256 1024 230 550 65664 4.53021 3.38643 29.7156 122.702 160.433 160.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1290 0.000256 512 500 350 41472 3.868 1.62275 7.59808 49.8289 63.0669 63.1996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1420 6.4e-05 2048 290 2400 269568 44.2801 28.2796 1042.41 835.636 1950.74 1950.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 670 0.000512 2048 240 1500 15840 5.34771 3.4247 50.2375 101.55 160.676 160.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1830 0.000512 512 230 250 35280 0.71936 0.8192 3.23088 25.9626 30.8029 30.8838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 18 50 630 3.2e-05 512 240 250 0 11.8987 0.004544 371.227 383.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1090 0.000128 512 330 600 103680 8.07318 15.2677 26.2835 472.049 521.953 138.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1850 0.000128 2048 250 3050 145440 11.6057 14.3734 572.474 418.137 1016.67 1016.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 590 0.000128 4096 50 2750 134640 23.1578 28.3971 908.161 836.142 1795.94 1796.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1030 3.2e-05 1024 60 750 587520 46.3199 26.8808 341.307 834.723 1249.39 1249.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1330 0.000256 1024 230 550 66240 4.58342 3.4263 27.7068 122.44 158.256 158.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1290 0.000256 512 500 350 46080 3.78947 1.65402 7.46816 50.6141 63.6818 63.8149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1420 6.4e-05 2048 290 2400 270720 44.358 28.3793 959.498 835.196 1867.57 1867.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 670 0.000512 2048 240 1500 17920 5.05984 3.5497 89.1205 104.323 202.159 202.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1830 0.000512 512 230 250 36000 0.725696 0.827584 5.67322 26.2776 33.5763 33.6537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 630 3.2e-05 512 240 250 102400 80.6974 13.1479 21.8327 412.737 528.686 528.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1090 0.000128 512 330 600 110080 8.26749 3.41741 51.2939 105.101 168.262 168.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1850 0.000128 2048 250 3050 146080 11.5629 14.3585 1092.14 419.462 1537.6 1537.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 590 0.000128 4096 50 2750 135680 23.0745 28.3662 1750.38 838.975 2640.88 2640.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1030 3.2e-05 1024 60 750 590080 46.3728 26.9192 654.231 838.58 1566.27 1566.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1330 0.000256 1024 230 550 66880 4.54211 3.40838 52.3134 124.067 184.427 184.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1290 0.000256 512 500 350 47360 3.856 1.68755 13.8382 51.7574 71.2935 71.4222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1420 6.4e-05 2048 290 2400 272640 44.194 28.3321 1842.69 838.685 2754.05 2754.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 670 0.000512 2048 240 1500 17280 5.22694 3.52371 65.6209 103.676 178.157 178.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1830 0.000512 512 230 250 35840 0.722944 0.82944 3.94109 26.2225 31.7877 31.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 630 3.2e-05 512 240 250 81920 82.9492 13.1314 12.5733 412.571 521.497 521.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1090 0.000128 512 330 600 107520 8.16941 3.40173 34.8241 103.354 149.929 150.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1850 0.000128 2048 250 3050 145600 11.5173 14.3323 749.561 418.825 1194.31 1194.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 590 0.000128 4096 50 2750 135360 23.0277 28.3388 1198.22 837.513 2087.18 2087.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1030 3.2e-05 1024 60 750 588800 46.4379 26.8861 447.928 838.61 1360.02 1360.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1330 0.000256 1024 230 550 66560 4.51766 3.39968 36.1066 124.25 168.376 168.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1290 0.000256 512 500 350 46080 3.90691 1.6855 9.50099 51.8123 67.0619 67.1887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1420 6.4e-05 2048 290 2400 272640 44.1345 28.5061 1264.5 838.834 2176.1 2176.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 670 0.000512 2048 240 1500 17280 5.23917 3.52051 58.021 103.898 170.796 170.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1830 0.000512 512 230 250 35520 0.722464 0.821824 3.37869 26.067 31.06 31.1378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 630 3.2e-05 512 240 250 61440 85.2516 13.1482 8.52269 412.658 519.854 520.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1090 0.000128 512 330 600 107520 8.19837 3.40381 29.822 103.416 145.025 145.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1850 0.000128 2048 250 3050 145920 11.5595 14.3688 637.008 419.512 1082.53 1082.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 590 0.000128 4096 50 2750 135360 23.069 28.3749 1025.11 838.882 1915.51 1915.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1030 3.2e-05 1024 60 750 587520 46.1944 26.8411 379.134 835.993 1288.33 1288.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1330 0.000256 1024 230 550 66240 4.55888 3.41402 30.6623 123.434 162.173 162.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1290 0.000256 512 500 350 46080 3.91968 1.69011 8.0617 51.8708 65.7026 65.8309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1420 6.4e-05 2048 290 2400 270720 44.1874 28.3077 1066.63 835.676 1974.94 1975.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 670 0.000512 2048 240 1500 16640 5.42515 3.54483 54.0924 104.094 167.27 167.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1830 0.000512 512 230 250 35200 0.723104 0.827072 3.22515 26.1108 30.9579 31.0333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 50 630 3.2e-05 512 240 250 0 12.62 0.004672 385.039 397.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1090 0.000128 512 330 600 102400 8.49549 16.0177 26.0158 488.485 539.287 141.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1850 0.000128 2048 250 3050 145280 11.5457 14.355 587.316 418.329 1031.62 1031.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 590 0.000128 4096 50 2750 135040 23.0687 28.3341 936.269 836.528 1824.28 1824.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1030 3.2e-05 1024 60 750 588800 46.4809 26.8902 351.417 838.812 1263.76 1263.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1330 0.000256 1024 230 550 65280 4.50688 3.37181 28.1553 122.585 158.718 158.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1290 0.000256 512 500 350 46080 3.92387 1.68573 8.02803 51.9123 65.7007 65.8299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1420 6.4e-05 2048 290 2400 268800 44.1273 28.1478 981.573 832.31 1886.29 1886.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 670 0.000512 2048 240 1500 17600 5.38682 3.54922 56.6983 104.452 170.204 170.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1830 0.000512 512 230 250 35200 0.725024 0.826688 3.09104 26.1489 30.8645 30.9393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 630 3.2e-05 512 240 250 102400 80.674 13.1504 12.3792 412.377 518.852 519.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1090 0.000128 512 330 600 102400 8.49555 3.39978 25.478 103.425 140.98 141.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1850 0.000128 2048 250 3050 144800 11.527 14.407 561.337 417.389 1004.74 1004.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 590 0.000128 4096 50 2750 134400 23.0372 28.358 896.653 834.651 1782.78 1782.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1030 3.2e-05 1024 60 750 582400 46.5653 26.7899 333.556 833.284 1240.36 1240.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1330 0.000256 1024 230 550 65600 4.51466 3.37795 27.7784 121.098 156.87 156.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1290 0.000256 512 500 350 44800 3.97821 1.69296 7.33859 51.9295 65.0971 65.2306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1420 6.4e-05 2048 290 2400 268800 44.3334 28.4112 937.795 833.595 1844.27 1844.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 670 0.000512 2048 240 1500 18944 5.06202 3.57478 77.7145 104.718 191.18 191.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1830 0.000512 512 230 240 36032 0.728352 0.830368 6.77418 26.3156 34.7206 34.8037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 630 3.2e-05 512 240 240 229376 67.4866 13.3284 55.7222 418.018 554.829 555.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1090 0.000128 512 330 600 109568 8.24806 3.40992 39.9449 104.761 156.551 156.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1850 0.000128 2048 250 3060 146112 11.5426 14.407 878.914 419.384 1324.32 1324.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 590 0.000128 4096 50 2760 135552 23.0344 28.356 1478.62 838.733 2368.82 2368.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1030 3.2e-05 1024 60 720 589824 46.3235 26.8785 505.732 839.683 1418.79 1418.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1330 0.000256 1024 230 540 66560 4.55683 3.41459 42.0348 123.479 173.588 173.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1290 0.000256 512 500 360 47616 3.91677 1.70246 11.2548 52.4218 69.4598 69.6013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1420 6.4e-05 2048 290 2400 272896 44.1157 28.3034 1477.62 838.668 2388.85 2388.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 670 0.000512 2048 240 1500 18944 5.26189 3.5768 64.1438 104.803 177.898 177.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1830 0.000512 512 230 240 35968 0.72704 0.82816 7.00762 26.287 34.9217 35.0001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 630 3.2e-05 512 240 240 229376 67.6387 13.323 56.1184 418.008 555.364 555.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1090 0.000128 512 330 600 108544 8.3088 3.41021 26.198 104.751 142.852 142.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1850 0.000128 2048 250 3060 146048 11.5528 14.3398 575.96 419.431 1021.36 1021.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 590 0.000128 4096 50 2760 135552 23.0759 28.3609 1018.6 838.791 1908.91 1909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1030 3.2e-05 1024 60 720 589824 46.4633 26.8838 417.314 838.657 1329.48 1329.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1330 0.000256 1024 230 540 66304 4.55891 3.40598 28.8807 125.403 162.349 162.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1290 0.000256 512 500 360 47104 3.9368 1.70598 7.68611 52.4383 65.9214 66.0499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1420 6.4e-05 2048 290 2400 272896 44.1535 28.3012 966.989 838.564 1878.14 1878.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 670 0.000512 2048 240 1500 18816 5.3473 3.56557 58.1565 104.448 171.631 171.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1830 0.000512 512 230 240 35712 0.724832 0.825888 6.99571 26.202 34.823 34.8994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 630 3.2e-05 512 240 240 221184 67.3233 13.1218 53.0734 412.178 545.968 546.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1090 0.000128 512 330 600 107520 8.17072 3.39248 21.6696 103.323 136.738 136.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1850 0.000128 2048 250 3060 145920 11.5265 14.3401 465.338 418.978 910.261 910.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 590 0.000128 4096 50 2760 135360 23.027 28.3326 850.291 837.809 1739.53 1739.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1030 3.2e-05 1024 60 720 588288 46.4991 26.8587 367.557 836.503 1277.58 1277.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1330 0.000256 1024 230 540 66432 4.56842 3.412 66.8377 125.04 199.961 200.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1290 0.000256 512 500 360 46080 3.90589 1.6807 13.9955 51.7304 71.4693 71.5981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1420 6.4e-05 2048 290 2400 271872 44.185 28.2789 780.888 836.607 1690.09 1690.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 670 0.000512 2048 240 1500 18944 5.40611 3.5881 55.3867 104.878 169.376 169.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1830 0.000512 512 230 240 35840 0.727392 0.834272 6.99168 26.3168 34.9422 35.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 630 3.2e-05 512 240 240 229376 67.5834 13.3359 57.1663 417.684 556.05 556.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1090 0.000128 512 330 600 106496 8.44947 3.40582 18.696 104.721 135.46 135.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1850 0.000128 2048 250 3060 145664 11.5343 14.3324 403.012 418.552 847.514 847.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 590 0.000128 4096 50 2760 135168 23.038 28.33 754.414 837.173 1643.04 1643.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1030 3.2e-05 1024 60 720 589824 46.4854 26.8861 399.197 837.934 1310.67 1310.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1330 0.000256 1024 230 540 66048 4.57856 3.42474 66.6123 118.683 193.402 193.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1290 0.000256 512 500 360 47104 3.9441 1.70381 14.2026 52.4385 72.441 72.5705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1420 6.4e-05 2048 290 2400 272384 44.2102 28.3505 676.973 838.004 1587.67 1587.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 670 0.000512 2048 240 1500 18880 5.0768 3.56688 97.985 104.652 211.39 211.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1830 0.000512 512 230 240 36000 0.728768 0.8296 5.9025 26.3092 33.8416 33.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 630 3.2e-05 512 240 240 235520 66.9652 13.3831 82.7132 419.388 582.724 582.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1090 0.000128 512 330 600 110080 8.28509 3.42 54.7812 105.005 171.677 171.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1850 0.000128 2048 250 3060 146080 11.5917 14.3613 1215.64 419.395 1661.07 1661.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 590 0.000128 4096 50 2760 135600 23.1368 28.3955 1935.14 838.671 2825.42 2825.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1030 3.2e-05 1024 60 720 589440 46.5676 26.9457 705.999 838.682 1618.37 1618.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1330 0.000256 1024 230 540 66560 4.5719 3.4263 58.8899 123.394 190.384 190.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1290 0.000256 512 500 360 48000 3.92778 1.71251 15.4593 52.5979 73.8535 73.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1420 6.4e-05 2048 290 2400 272960 44.3157 28.3646 2044.15 838.664 2955.63 2955.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 670 0.000512 2048 240 1500 18560 5.22224 3.54451 65.2602 104.333 178.473 178.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1830 0.000512 512 230 240 35840 0.725792 0.82944 3.90032 26.2798 31.8061 31.8812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 630 3.2e-05 512 240 240 225280 66.5282 13.1379 71.3759 412.558 563.872 564.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1090 0.000128 512 330 600 110080 8.27574 3.41581 35.6212 105.129 152.624 152.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1850 0.000128 2048 250 3060 146080 11.5532 14.3668 757.33 419.517 1202.84 1202.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 590 0.000128 4096 50 2760 135520 23.08 28.3732 1204.66 838.886 2095.08 2095.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1030 3.2e-05 1024 60 720 588800 46.5204 26.9198 435.128 838.714 1347.44 1347.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1330 0.000256 1024 230 540 66240 4.54451 3.40784 38.0068 124.581 170.639 170.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1290 0.000256 512 500 360 46080 3.91101 1.68755 9.68282 51.7692 67.2011 67.3301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1420 6.4e-05 2048 290 2400 272640 44.1958 28.3095 1266.13 838.701 2177.47 2177.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 670 0.000512 2048 240 1500 18720 5.42182 3.57309 57.9881 104.859 171.956 172.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1830 0.000512 512 230 240 35760 0.728896 0.832928 9.7856 26.3073 37.7274 37.8118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 630 3.2e-05 512 240 240 215040 67.8396 13.1584 66.3103 412.539 560.133 560.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1090 0.000128 512 330 600 107520 8.2073 3.39968 28.5388 103.437 143.769 143.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1850 0.000128 2048 250 3060 145920 11.575 14.358 616.484 419.15 1061.64 1061.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 590 0.000128 4096 50 2760 135360 23.1368 28.3834 981.2 838.489 1871.29 1871.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1030 3.2e-05 1024 60 720 587520 46.7681 26.9316 354.494 837.775 1266.13 1266.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1330 0.000256 1024 230 540 66240 4.56208 3.41811 31.8683 122.4 162.351 162.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1290 0.000256 512 500 360 46080 3.92896 1.68925 8.01021 51.7868 65.5719 65.7004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1420 6.4e-05 2048 290 2400 272640 44.3296 28.3377 1035.79 837.833 1946.43 1946.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 670 0.000512 2048 240 1500 17920 5.19523 3.52102 64.7079 103.589 177.124 177.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1830 0.000512 512 230 240 35520 0.723008 0.827392 8.84733 26.1997 36.6693 36.7575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 630 3.2e-05 512 240 240 204800 68.9156 13.1321 58.83 412.217 553.367 553.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1090 0.000128 512 330 600 107520 8.18243 3.39274 24.0953 103.44 139.296 139.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1850 0.000128 2048 250 3060 145600 11.5306 14.5633 521.329 418.458 965.955 966.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 590 0.000128 4096 50 2760 135040 23.0434 28.3232 999.037 836.8 1887.28 1887.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1030 3.2e-05 1024 60 720 588800 46.4261 26.8942 302.751 837.943 1214.17 1214.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1330 0.000256 1024 230 540 65920 4.53453 3.39584 27.7772 124.15 159.963 160.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1290 0.000256 512 500 360 46080 3.90976 1.68755 7.02141 51.7679 64.5404 64.6692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1420 6.4e-05 2048 290 2400 272640 44.1185 28.3803 874.872 839.137 1786.64 1786.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 670 0.000512 2048 240 1500 19008 5.07056 3.57181 92.8443 104.836 206.434 206.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1830 0.000512 512 230 240 36000 0.726592 0.833536 5.49725 26.3047 33.4352 33.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 630 3.2e-05 512 240 240 221184 67.0015 13.1441 46.3752 412.152 538.94 539.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1090 0.000128 512 330 600 109056 8.23795 3.41034 49.9912 104.334 166.158 166.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1850 0.000128 2048 250 3060 146112 11.5589 14.4527 1117.67 419.121 1562.88 1562.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 590 0.000128 4096 50 2760 135552 23.0836 28.3683 1779.42 838.207 2669.16 2669.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1030 3.2e-05 1024 60 720 589056 46.546 26.9111 653.441 837.511 1564.57 1564.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1330 0.000256 1024 230 540 66432 4.55933 3.41229 52.3973 124.109 184.579 184.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1290 0.000256 512 500 360 47616 3.89696 1.69574 14.0613 52.21 72.0193 72.1444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1420 6.4e-05 2048 290 2400 272640 44.1536 28.3308 1880.08 837.542 2790.24 2790.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 670 0.000512 2048 240 1500 18816 5.22272 3.56394 64.9025 104.535 178.335 178.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1830 0.000512 512 230 240 35712 0.722944 0.82944 3.56848 26.224 31.4137 31.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 630 3.2e-05 512 240 240 221184 66.9398 13.1337 31.3388 412.532 524.211 524.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1090 0.000128 512 330 600 107520 8.16915 3.39558 32.6429 103.311 147.701 147.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1850 0.000128 2048 250 3060 145920 11.5247 14.3473 699.808 419.34 1145.09 1145.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 590 0.000128 4096 50 2760 135360 23.0299 28.3365 1111.47 838.54 2001.45 2001.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1030 3.2e-05 1024 60 720 588288 46.3894 26.8599 406.494 837.15 1317.05 1317.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1330 0.000256 1024 230 540 66432 4.55085 3.41187 33.0157 123.671 164.747 164.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1290 0.000256 512 500 360 46080 3.90166 1.68755 9.13382 51.7679 66.6441 66.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1420 6.4e-05 2048 290 2400 271872 44.1472 28.2849 1171.17 838.055 2081.79 2081.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 670 0.000512 2048 240 1500 18432 5.35552 3.53901 54.6756 104.149 167.839 167.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1830 0.000512 512 230 240 35712 0.728352 0.833536 2.94298 26.3229 30.8983 30.9734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 630 3.2e-05 512 240 240 184320 67.5132 12.8226 49.922 396.067 526.595 526.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1090 0.000128 512 330 600 105984 8.14461 3.3808 26.1251 102.312 140.142 140.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1850 0.000128 2048 250 3060 146016 11.5655 14.3639 574.572 419.465 1020.04 1020.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 590 0.000128 4096 50 2760 135360 23.0853 28.3935 914.392 838.786 1804.73 1804.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1030 3.2e-05 1024 60 720 587520 46.637 26.918 331.158 838.243 1243.12 1243.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1330 0.000256 1024 230 540 66240 4.55795 3.41197 26.871 123.518 158.459 158.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1290 0.000256 512 500 360 46080 3.85267 1.67443 7.61744 51.2839 64.5839 64.7096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1420 6.4e-05 2048 290 2400 271872 44.2371 28.3473 958.63 838.428 1869.78 1869.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 670 0.000512 2048 240 1500 18432 5.33389 3.53059 49.3874 103.778 162.148 162.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1830 0.000512 512 230 240 35712 0.728832 0.831392 2.68982 26.2943 30.6159 30.6917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 630 3.2e-05 512 240 240 196608 66.0301 12.8138 51.1369 396.155 526.414 526.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1090 0.000128 512 330 600 104448 8.37133 3.40144 22.7829 103.394 138.134 138.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1850 0.000128 2048 250 3060 145536 11.5343 14.5136 517.087 419.126 962.337 962.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 590 0.000128 4096 50 2760 135168 23.0439 28.3356 827.597 838.135 1717.19 1717.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1030 3.2e-05 1024 60 720 586752 46.6207 26.8629 298.186 837.861 1209.69 1209.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1330 0.000256 1024 230 540 66048 4.54499 3.40701 27.0199 124.356 159.432 159.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1290 0.000256 512 500 360 46080 3.9168 1.68736 7.00006 51.841 64.6051 64.7311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1420 6.4e-05 2048 290 2400 271872 44.1959 28.2808 866.02 837.828 1776.46 1776.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 670 0.000512 2048 240 1500 18240 5.34522 3.52051 43.4082 103.894 156.282 156.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1830 0.000512 512 230 240 35040 0.720896 0.821248 8.37162 26.0668 36.0511 36.1363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 630 3.2e-05 512 240 240 184320 71.4335 13.15 49.5987 412.617 547.075 547.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1090 0.000128 512 330 600 107520 8.20029 3.40173 21.0277 103.5 136.316 136.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1850 0.000128 2048 250 3060 145920 11.5548 14.37 449.205 419.463 894.668 894.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 590 0.000128 4096 50 2760 135360 23.0805 28.3775 715.78 838.896 1606.22 1606.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1030 3.2e-05 1024 60 720 583680 46.5719 26.8411 258.537 835.355 1167.46 1167.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1330 0.000256 1024 230 540 66240 4.56381 3.41414 24.0295 123.428 155.536 155.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1290 0.000256 512 500 360 46080 3.91475 1.68982 6.256 51.8635 63.8805 64.0061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1420 6.4e-05 2048 290 2400 270720 44.203 28.3075 748.62 835.574 1656.84 1656.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 670 0.000512 2048 240 1500 19040 5.09162 3.57987 88.1787 104.955 201.917 202.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1830 0.000512 512 230 240 35952 0.7304 0.834656 5.31997 26.3278 33.2831 33.3591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 630 3.2e-05 512 240 240 229376 66.2806 13.1989 47.5091 413.92 541.169 541.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1090 0.000128 512 330 600 109312 8.31984 3.42102 49.3465 104.946 166.213 166.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1850 0.000128 2048 250 3060 146048 11.5814 14.3685 1066.56 419.374 1511.96 1512.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 590 0.000128 4096 50 2760 135520 23.1381 28.4058 1701.34 838.677 2591.64 2591.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1030 3.2e-05 1024 60 720 589568 46.5989 26.9538 615.997 838.486 1528.19 1528.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1330 0.000256 1024 230 540 66304 4.57542 3.41837 49.494 124.227 181.816 181.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1290 0.000256 512 500 360 47488 3.94208 1.71053 13.7648 52.5214 72.0989 72.2309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1420 6.4e-05 2048 290 2400 272832 44.3294 28.3729 1787.27 838.55 2698.66 2698.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 670 0.000512 2048 240 1500 18368 5.20422 3.51654 61.372 103.887 174.092 174.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1830 0.000512 512 230 240 35616 0.724608 0.826816 3.51158 26.2106 31.3435 31.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 630 3.2e-05 512 240 240 200704 67.5955 13.0478 27.0466 404.287 512.265 512.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1090 0.000128 512 330 600 107520 8.22237 3.3984 31.2121 103.665 146.678 146.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1850 0.000128 2048 250 3060 146048 11.5485 14.3606 677.995 419.456 1123.43 1123.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 590 0.000128 4096 50 2760 135520 23.0851 28.373 1078.69 838.774 1969 1969.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1030 3.2e-05 1024 60 720 587776 46.5656 26.8964 389.977 837.172 1300.77 1300.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1330 0.000256 1024 230 540 66304 4.56128 3.41504 31.8828 123.698 163.655 163.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1290 0.000256 512 500 360 46592 3.90954 1.6936 8.88694 51.949 66.5975 66.7255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1420 6.4e-05 2048 290 2400 272384 44.2074 28.322 1131.34 837.299 2041.31 2041.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 670 0.000512 2048 240 1500 18144 5.35757 3.50003 53.3323 103.356 165.657 165.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1830 0.000512 512 230 240 35616 0.724992 0.8264 3.04237 26.1571 30.8206 30.8965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 630 3.2e-05 512 240 240 215040 65.8063 13.0619 24.9464 403.982 508.065 508.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1090 0.000128 512 330 600 107520 8.42755 3.42013 26.3061 104.815 143.155 143.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1850 0.000128 2048 250 3060 145824 11.5765 14.3708 565.432 418.657 1010.11 1010.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 590 0.000128 4096 50 2760 135072 23.1055 28.3929 901.925 837.584 1791.08 1791.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1030 3.2e-05 1024 60 720 588672 46.533 26.9558 328.958 836.537 1239.14 1239.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1330 0.000256 1024 230 540 65856 4.584 3.42426 26.5646 123.673 158.342 158.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1290 0.000256 512 500 360 45696 4.02515 1.71203 7.26944 52.5466 65.7076 65.8339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1420 6.4e-05 2048 290 2400 271488 44.4323 28.4041 944.059 836.745 1853.77 1853.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 670 0.000512 2048 240 1500 17920 5.36458 3.54973 46.2112 104.181 159.426 159.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1830 0.000512 512 230 240 35392 0.723872 0.823296 2.80624 26.1431 30.5667 30.6457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 630 3.2e-05 512 240 240 172032 66.1764 12.6179 18.1242 385.085 482.277 482.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1090 0.000128 512 330 600 100352 8.30339 3.36698 21.573 101.321 134.748 134.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1850 0.000128 2048 250 3060 145600 11.5189 14.3319 497.228 419.108 942.263 942.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 590 0.000128 4096 50 2760 135296 23.0195 28.3259 795.275 838.076 1684.77 1684.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1030 3.2e-05 1024 60 720 587776 46.5222 26.8758 288.637 837.199 1199.39 1199.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1330 0.000256 1024 230 540 65408 4.51923 3.38074 23.5398 123.695 155.233 155.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1290 0.000256 512 500 360 43008 3.92262 1.6521 6.49798 50.8259 63.0549 63.1849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1420 6.4e-05 2048 290 2400 272384 44.1283 28.3273 833.917 837.494 1744 1744.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 670 0.000512 2048 240 1500 17920 5.35718 3.48925 41.5049 103.055 153.519 153.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1830 0.000512 512 230 240 35280 0.725056 0.830848 2.36141 26.2375 30.2256 30.3021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 630 3.2e-05 512 240 240 143360 70.0093 12.6382 35.3942 384.852 503.162 503.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1090 0.000128 512 330 600 98560 8.62294 3.38938 19.2445 102.662 134.101 134.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1850 0.000128 2048 250 3060 145600 11.5843 14.3669 439.279 418.375 883.68 883.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 590 0.000128 4096 50 2760 134960 23.1841 28.4014 700.12 836.604 1588.39 1588.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1030 3.2e-05 1024 60 720 586880 46.5652 26.9036 256.126 835.594 1165.35 1165.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1330 0.000256 1024 230 540 64960 4.56314 3.39558 22.7433 122.821 153.624 153.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1290 0.000256 512 500 360 44800 3.93904 1.67926 5.9409 51.4303 63.1444 63.2727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1420 6.4e-05 2048 290 2400 271040 44.4146 28.3677 735.182 835.873 1643.97 1644.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 670 0.000512 2048 240 1500 18944 5.06198 3.5799 87.5524 104.777 201.076 201.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1830 0.000512 512 230 240 35968 0.725664 0.82944 5.29613 26.2853 33.208 33.2845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 630 3.2e-05 512 240 240 229376 67.3015 13.3307 45.5662 417.953 544.414 544.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1090 0.000128 512 330 600 108544 8.30816 3.41107 46.306 104.737 162.941 163.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1850 0.000128 2048 250 3060 146048 11.5684 14.3388 1003.06 419.379 1448.42 1448.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 590 0.000128 4096 50 2760 135552 23.0667 28.346 1618.04 838.723 2508.25 2508.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1030 3.2e-05 1024 60 720 589824 46.3764 26.878 591.916 838.369 1503.7 1503.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1330 0.000256 1024 230 540 66304 4.55379 3.40787 47.6278 124.111 179.796 179.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1290 0.000256 512 500 360 47104 3.93366 1.70598 13.3304 52.4269 71.5486 71.6744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1420 6.4e-05 2048 290 2400 272896 44.1448 28.5526 1696.32 838.443 2607.59 2607.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 670 0.000512 2048 240 1500 18944 5.26378 3.59277 64.4661 104.974 178.409 178.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1830 0.000512 512 230 240 35840 0.72784 0.833536 3.66848 26.3333 31.637 31.7116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 630 3.2e-05 512 240 240 229376 67.321 13.3298 31.1316 418.093 530.14 530.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1090 0.000128 512 330 600 106496 8.4344 3.41011 30.8143 104.715 147.56 147.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1850 0.000128 2048 250 3060 145664 11.5343 14.3299 675.264 418.954 1120.16 1120.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 590 0.000128 4096 50 2760 135168 23.046 28.3288 1100.5 837.775 1989.72 1989.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1030 3.2e-05 1024 60 720 589824 46.3568 26.9225 399.634 839.02 1312.09 1312.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1330 0.000256 1024 230 540 66048 4.55261 3.40934 32.3924 123.672 164.122 164.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1290 0.000256 512 500 360 47104 3.93642 1.70544 9.28976 52.4883 67.5754 67.6991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1420 6.4e-05 2048 290 2400 272384 44.1946 28.3399 1143.58 838.841 2055.09 2055.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 670 0.000512 2048 240 1500 18432 5.33901 3.52627 56.4774 103.691 169.149 169.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1830 0.000512 512 230 240 35712 0.727168 0.830464 2.97133 26.2735 30.8735 30.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 630 3.2e-05 512 240 240 196608 65.9131 12.8223 22.8386 395.825 497.667 497.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1090 0.000128 512 330 600 104448 8.36707 3.39763 24.8096 103.301 140.054 140.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1850 0.000128 2048 250 3060 145536 11.5301 14.3296 559.762 418.785 1004.48 1004.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 590 0.000128 4096 50 2760 135168 23.04 28.328 913.841 837.656 1802.93 1803.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1030 3.2e-05 1024 60 720 586752 46.6447 26.864 330.625 836.69 1240.98 1241.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1330 0.000256 1024 230 540 66048 4.536 3.40275 27.2492 124.281 159.567 159.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1290 0.000256 512 500 360 46080 3.9127 1.68605 7.73069 51.7977 65.2823 65.4097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1420 6.4e-05 2048 290 2400 271872 44.1754 28.3414 943.803 836.936 1853.39 1853.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 670 0.000512 2048 240 1500 17408 5.33213 3.47456 47.6832 102.46 159.064 159.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1830 0.000512 512 230 240 35328 0.722944 0.824896 3.03648 26.0487 30.7037 30.7794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 630 3.2e-05 512 240 240 196608 65.9012 12.8186 21.6087 395.76 496.357 496.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1090 0.000128 512 330 600 106496 8.44256 3.41613 24.0867 104.689 140.821 140.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1850 0.000128 2048 250 3060 145408 11.5427 14.3503 511.142 418.159 955.265 955.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 590 0.000128 4096 50 2760 134656 23.0603 28.3278 842.212 836.176 1729.85 1729.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1030 3.2e-05 1024 60 720 585728 46.5813 26.8247 307.61 835.337 1216.51 1216.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1330 0.000256 1024 230 540 65536 4.57802 3.41197 24.8769 124.561 157.527 157.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1290 0.000256 512 500 360 45056 4.03341 1.70637 6.71574 52.5124 65.1251 65.2504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1420 6.4e-05 2048 290 2400 270336 44.2406 28.4435 862.775 835.514 1771.11 1771.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 670 0.000512 2048 240 1500 17920 5.37571 3.5441 45.3923 104.026 158.45 158.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1830 0.000512 512 230 240 35200 0.723136 0.823808 2.60096 26.1649 30.3834 30.4599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 630 3.2e-05 512 240 240 163840 67.1465 12.625 16.8652 384.87 481.768 481.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1090 0.000128 512 330 600 102400 8.49421 3.39558 21.3338 103.372 136.775 136.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1850 0.000128 2048 250 3060 145280 11.5407 14.4099 468.682 418.04 912.746 912.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 590 0.000128 4096 50 2760 134400 23.0522 28.3259 767.369 835.947 1654.77 1654.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1030 3.2e-05 1024 60 720 588800 46.5001 26.8869 281.119 838.344 1193.01 1193.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1330 0.000256 1024 230 540 65280 4.51312 3.3751 22.5276 122.47 152.983 153.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1290 0.000256 512 500 360 46080 3.92448 1.68854 6.67296 51.8799 64.3246 64.4526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1420 6.4e-05 2048 290 2400 268800 44.1302 28.1011 785.307 831.675 1689.35 1689.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 670 0.000512 2048 240 1536 18944 5.06774 3.57581 77.6205 104.632 191.006 191.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1830 0.000512 512 230 256 35840 0.725536 0.830944 6.9975 26.3002 34.9236 35.0086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 630 3.2e-05 512 240 256 229376 67.4841 13.3246 57.0987 417.918 556.098 556.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1090 0.000128 512 330 576 107520 8.36256 3.40848 38.3733 104.685 155.007 155.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1850 0.000128 2048 250 3072 146112 11.5299 14.3813 868.477 419.061 1313.52 1313.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 590 0.000128 4096 50 2752 136256 23.0365 28.3364 1442.26 838.101 2331.82 2331.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1030 3.2e-05 1024 60 704 587776 46.5587 27.1308 498.123 838.061 1410.03 1410.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1330 0.000256 1024 230 576 68352 4.52608 3.41971 43.7592 124.644 176.446 176.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1290 0.000256 512 500 384 45568 3.98678 1.69984 11.3213 52.3808 69.5392 69.6674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1420 6.4e-05 2048 290 2368 271872 44.2183 28.342 1449.53 838.71 2360.94 2361.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 670 0.000512 2048 240 1536 18944 5.07424 3.57581 58.8835 104.678 172.325 172.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1830 0.000512 512 230 256 35712 0.726688 0.831232 7.24333 26.2655 35.1387 35.2122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 630 3.2e-05 512 240 256 229376 67.5728 13.3274 57.0678 417.555 555.801 556.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1090 0.000128 512 330 576 106496 8.43824 3.41254 24.854 104.663 141.552 141.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1850 0.000128 2048 250 3072 146048 11.563 14.3388 557.332 419.091 1002.4 1002.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 590 0.000128 4096 50 2752 136192 23.0486 28.3403 974.326 837.931 1863.72 1863.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1030 3.2e-05 1024 60 704 587776 46.6825 26.8802 407.393 837.686 1318.8 1318.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1330 0.000256 1024 230 576 68096 4.51885 3.40704 29.092 125.397 162.518 162.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1290 0.000256 512 500 384 45056 4.01654 1.70189 7.44669 52.3777 65.7037 65.8287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1420 6.4e-05 2048 290 2368 271872 44.266 28.3198 928.807 837.759 1839.28 1839.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 670 0.000512 2048 240 1536 18816 5.3567 3.56282 57.1249 104.446 170.606 170.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1830 0.000512 512 230 256 35520 0.723072 0.826848 7.22429 26.203 35.0482 35.1273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 630 3.2e-05 512 240 256 221184 67.3313 13.1256 54.3795 412.178 547.283 547.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1090 0.000128 512 330 576 104448 8.34448 3.39475 20.2323 103.322 135.479 135.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1850 0.000128 2048 250 3072 145920 11.52 14.3799 458.472 418.978 903.424 903.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 590 0.000128 4096 50 2752 136128 23.0154 28.3544 821.869 837.818 1711.14 1711.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1030 3.2e-05 1024 60 704 586752 46.684 26.8594 367.132 836.523 1277.37 1277.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1330 0.000256 1024 230 576 67968 4.55376 3.40925 60.6357 123.835 192.534 192.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1290 0.000256 512 500 384 44544 3.96022 1.6855 14.13 51.7288 71.6579 71.7885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1420 6.4e-05 2048 290 2368 271104 44.2593 28.3421 766.068 836.635 1675.43 1675.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 670 0.000512 2048 240 1536 18944 5.4056 3.59299 54.6641 104.968 168.747 168.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1830 0.000512 512 230 256 35584 0.726304 0.833536 7.2569 26.3352 35.2239 35.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 630 3.2e-05 512 240 256 229376 67.6509 13.3304 58.3122 418.038 557.603 557.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1090 0.000128 512 330 576 106496 8.43312 3.4121 18.1298 104.807 134.968 135.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1850 0.000128 2048 250 3072 145664 11.5247 14.3411 396.121 418.901 840.963 841.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 590 0.000128 4096 50 2752 135936 23.0441 28.3296 728.62 837.657 1617.73 1617.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1030 3.2e-05 1024 60 704 587776 46.6801 27.1135 354.418 838.605 1266.98 1267.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1330 0.000256 1024 230 576 68096 4.54893 3.42835 69.7038 125.563 203.348 203.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1290 0.000256 512 500 384 45056 4.02912 1.70243 13.9122 52.4823 72.2868 72.4214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1420 6.4e-05 2048 290 2368 271360 44.3821 28.2825 662.114 838.936 1573.84 1573.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 670 0.000512 2048 240 1536 18880 5.07299 3.56966 96.314 104.641 209.71 209.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1830 0.000512 512 230 256 35760 0.727456 0.82944 6.02579 26.3082 33.9638 34.0398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 630 3.2e-05 512 240 256 235520 66.9544 13.3833 83.2916 419.362 583.261 583.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1090 0.000128 512 330 576 107520 8.42627 3.41987 50.851 104.998 167.881 168.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1850 0.000128 2048 250 3072 146160 11.5938 14.3712 1171.96 419.372 1617.37 1617.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 590 0.000128 4096 50 2752 136240 23.1407 28.3938 1855.87 838.591 2746.08 2746.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1030 3.2e-05 1024 60 704 587520 46.6955 26.96 673.677 838.779 1586.27 1586.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1330 0.000256 1024 230 576 68320 4.55008 3.4257 59.5153 124.437 192.029 192.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1290 0.000256 512 500 384 46080 4.00326 1.70883 15.2338 52.5906 73.6943 73.8204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1420 6.4e-05 2048 290 2368 271680 44.4631 28.5332 1951.84 840.164 2865.14 2865.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 670 0.000512 2048 240 1536 18560 5.22704 3.54534 64.0167 104.24 177.142 177.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1830 0.000512 512 230 256 35680 0.726848 0.82944 3.97232 26.2539 31.8571 31.9345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 630 3.2e-05 512 240 256 225280 66.5379 13.1401 72.4044 412.167 564.519 564.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1090 0.000128 512 330 576 107520 8.42259 3.41488 32.7332 105.037 149.794 149.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1850 0.000128 2048 250 3072 146080 11.5602 14.3593 715.653 419.115 1160.76 1160.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 590 0.000128 4096 50 2752 136160 23.0854 28.3671 1130.2 838.097 2019.83 2019.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1030 3.2e-05 1024 60 704 587520 46.5302 26.9189 412.34 838.501 1324.45 1324.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1330 0.000256 1024 230 576 67840 4.5257 3.40963 37.0219 124.477 169.536 169.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1290 0.000256 512 500 384 44800 3.94954 1.688 9.74371 51.7152 67.2561 67.3855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1420 6.4e-05 2048 290 2368 271360 44.3918 28.3566 1188.43 837.912 2099.23 2099.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 670 0.000512 2048 240 1536 18720 5.42038 3.57638 56.0945 104.782 169.986 170.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1830 0.000512 512 230 256 35520 0.72832 0.827872 9.83142 26.2852 37.7461 37.8307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 630 3.2e-05 512 240 256 215040 67.8564 13.1625 66.5554 412.233 560.077 560.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1090 0.000128 512 330 576 103680 8.42451 3.39811 25.9154 103.347 141.268 141.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1850 0.000128 2048 250 3072 145920 11.5773 14.3805 590.907 418.83 1035.77 1035.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 590 0.000128 4096 50 2752 136080 23.1117 28.3853 936.183 837.522 1825.27 1825.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1030 3.2e-05 1024 60 704 585600 46.7134 26.9317 338.402 837.054 1249.26 1249.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1330 0.000256 1024 230 576 67680 4.5479 3.41235 30.7891 123.373 162.227 162.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1290 0.000256 512 500 384 44160 3.99254 1.68419 7.98022 51.7459 65.5583 65.6854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1420 6.4e-05 2048 290 2368 270720 44.587 28.3402 979.748 837.211 1890.02 1890.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 670 0.000512 2048 240 1536 17920 5.33302 3.52432 47.7792 103.669 160.418 160.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1830 0.000512 512 230 256 35520 0.722944 0.82944 9.05235 26.2232 36.8969 36.9809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 630 3.2e-05 512 240 256 204800 68.9518 13.1236 59.7862 412.523 554.653 554.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1090 0.000128 512 330 576 102400 8.45987 3.39763 22.2343 103.428 137.702 137.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1850 0.000128 2048 250 3072 145600 11.5197 14.4194 505.579 418.77 950.36 950.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 590 0.000128 4096 50 2752 135680 23.0328 28.3259 943.575 837.424 1832.44 1832.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1030 3.2e-05 1024 60 704 586240 46.4734 26.9551 291.781 838.587 1203.95 1204.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1330 0.000256 1024 230 576 67200 4.51789 3.39299 26.8638 124.24 159.113 159.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1290 0.000256 512 500 384 43520 4.00736 1.68346 6.59722 51.8038 64.2424 64.3724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1420 6.4e-05 2048 290 2368 271360 44.3254 28.2912 842.48 838.724 1753.96 1754.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 670 0.000512 2048 240 1536 18400 5.22022 3.51949 61.9283 103.712 174.494 174.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1830 0.000512 512 230 256 35600 0.72944 0.831296 10.5511 26.2877 38.471 38.5445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 630 3.2e-05 512 240 256 204800 69.0835 13.1645 71.551 412.318 566.391 566.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1090 0.000128 512 330 576 102400 8.51299 3.40109 20.3196 103.425 135.838 135.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1850 0.000128 2048 250 3072 146000 11.592 14.3656 464.101 419.073 909.207 909.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 590 0.000128 4096 50 2752 136000 23.1322 28.4119 872.336 838.011 1761.97 1762.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1030 3.2e-05 1024 60 704 585600 46.7613 26.9338 419.499 837.553 1330.91 1331.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1330 0.000256 1024 230 576 67200 4.55456 3.41421 24.622 125.099 157.79 157.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1290 0.000256 512 500 384 44800 3.97565 1.68966 6.56726 51.8053 64.192 64.3155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1420 6.4e-05 2048 290 2368 270400 44.6634 28.3401 767.61 839.076 1679.82 1679.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 670 0.000512 2048 240 1536 19008 5.07712 3.57731 89.8436 104.915 203.519 203.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1830 0.000512 512 230 256 35808 0.729088 0.833536 5.58451 26.3185 33.535 33.6097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 630 3.2e-05 512 240 256 221184 66.9819 13.1409 47.0514 412.461 539.904 540.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1090 0.000128 512 330 576 105984 8.41302 3.41248 46.5515 104.398 162.961 163.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1850 0.000128 2048 250 3072 146112 11.561 14.3765 1081.07 419.434 1526.52 1526.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 590 0.000128 4096 50 2752 136224 23.0772 28.3698 1709.91 838.833 2600.26 2600.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1030 3.2e-05 1024 60 704 587520 46.647 26.9153 628.134 838.552 1540.41 1540.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1330 0.000256 1024 230 576 68160 4.53082 3.41571 54.0102 125.305 187.362 187.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1290 0.000256 512 500 384 45312 3.98208 1.70138 13.8786 52.2505 71.9698 72.0954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1420 6.4e-05 2048 290 2368 271488 44.3537 28.3346 1802.87 838.15 2713.84 2713.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 670 0.000512 2048 240 1536 18816 5.22323 3.56838 63.7538 104.547 177.204 177.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1830 0.000512 512 230 256 35520 0.724608 0.829056 3.6744 26.2309 31.53 31.6074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 630 3.2e-05 512 240 256 221184 66.9564 13.1304 31.8596 412.566 524.785 524.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1090 0.000128 512 330 576 104448 8.34618 3.3951 30.0492 103.397 145.37 145.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1850 0.000128 2048 250 3072 145920 11.536 14.4109 674.679 419.375 1120.08 1120.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 590 0.000128 4096 50 2752 136128 23.0154 28.3361 1064.84 838.697 1954.97 1955.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1030 3.2e-05 1024 60 704 586752 46.5635 26.8659 391.433 837.24 1302.26 1302.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1330 0.000256 1024 230 576 67968 4.53046 3.4081 33.6591 123.685 165.384 165.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1290 0.000256 512 500 384 44544 3.95674 1.6855 9.11674 51.7757 66.6931 66.8303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1420 6.4e-05 2048 290 2368 271104 44.2602 28.3929 1124.55 837.359 2034.7 2034.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 670 0.000512 2048 240 1536 18432 5.34851 3.5447 53.1827 104.151 166.345 166.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1830 0.000512 512 230 256 35712 0.725632 0.831488 3.02189 26.3233 30.9734 31.0518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 630 3.2e-05 512 240 256 184320 67.4148 12.8221 21.8369 396.065 498.401 498.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1090 0.000128 512 330 576 101376 8.41536 3.3833 23.9979 102.315 138.291 138.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1850 0.000128 2048 250 3072 146016 11.5671 14.4118 554.679 419.461 1000.2 1000.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 590 0.000128 4096 50 2752 135936 23.0675 28.3996 876.973 838.779 1767.3 1767.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1030 3.2e-05 1024 60 704 587520 46.5995 26.9174 319.207 838.237 1231.12 1231.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1330 0.000256 1024 230 576 67968 4.53587 3.41062 27.5944 123.522 159.162 159.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1290 0.000256 512 500 384 43776 3.94131 1.67315 7.31888 51.2869 64.3728 64.5037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1420 6.4e-05 2048 290 2368 270720 44.421 28.3879 919.528 838.42 1830.89 1831.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 670 0.000512 2048 240 1536 18432 5.33523 3.52435 48.3184 103.686 160.975 161.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1830 0.000512 512 230 256 35328 0.729088 0.830208 2.71965 26.2715 30.6185 30.6995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 630 3.2e-05 512 240 256 196608 66.0272 12.8144 51.7707 395.824 526.709 526.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1090 0.000128 512 330 576 104448 8.35747 3.39907 21.4487 103.303 136.69 136.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1850 0.000128 2048 250 3072 145536 11.5287 14.3469 492.507 418.773 937.23 937.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 590 0.000128 4096 50 2752 135936 23.0338 28.3556 781.536 837.413 1670.41 1670.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1030 3.2e-05 1024 60 704 586752 46.6205 26.8698 282.848 836.669 1193.17 1193.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1330 0.000256 1024 230 576 67584 4.51987 3.40787 25.9742 123.216 157.217 157.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1290 0.000256 512 500 384 43008 4.03149 1.68352 6.49203 51.7977 64.1576 64.2908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1420 6.4e-05 2048 290 2368 270336 44.4855 28.3116 815.468 837.545 1725.95 1726.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 670 0.000512 2048 240 1536 18240 5.33984 3.52256 41.0215 103.817 153.815 153.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1830 0.000512 512 230 256 35040 0.722464 0.821056 8.54842 26.0513 36.2154 36.3008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 630 3.2e-05 512 240 256 184320 71.4589 13.1502 49.9341 412.338 547.162 547.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1090 0.000128 512 330 576 99840 8.63283 3.39968 18.9235 103.332 134.472 134.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1850 0.000128 2048 250 3072 145920 11.5573 14.3667 433.543 419.172 878.713 878.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 590 0.000128 4096 50 2752 135840 23.0702 28.3853 684.751 838.21 1574.49 1574.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1030 3.2e-05 1024 60 704 583680 46.5889 27.2773 248.552 834.695 1157.27 1157.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1330 0.000256 1024 230 576 67200 4.55043 3.41197 23.2336 122.296 153.593 153.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1290 0.000256 512 500 384 42240 4.06003 1.69043 5.54029 51.8365 63.2821 63.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1420 6.4e-05 2048 290 2368 268800 44.5484 28.3117 714.143 835.005 1622.15 1622.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 670 0.000512 2048 240 1536 18816 5.09837 3.57987 85.816 104.856 199.463 199.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1830 0.000512 512 230 256 35840 0.730336 0.833536 5.41741 26.3043 33.3578 33.4369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 630 3.2e-05 512 240 256 229376 66.2689 13.1967 47.5665 413.528 540.832 541.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1090 0.000128 512 330 576 107520 8.41744 3.41811 45.6244 104.827 162.472 162.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1850 0.000128 2048 250 3072 146048 11.5916 14.3887 1015.77 418.97 1460.79 1460.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 590 0.000128 4096 50 2752 136192 23.1414 28.3929 1608.9 837.887 2498.4 2498.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1030 3.2e-05 1024 60 704 587776 46.7881 26.9468 583.982 838.334 1496.21 1496.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1330 0.000256 1024 230 576 68096 4.55293 3.41757 50.338 120.96 179.37 179.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1290 0.000256 512 500 384 45696 4.01258 1.71142 13.3382 52.4708 71.6888 71.8174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1420 6.4e-05 2048 290 2368 271488 44.4927 28.3963 1688.06 837.816 2598.9 2599.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 670 0.000512 2048 240 1536 18368 5.22179 3.52333 60.4865 103.804 173.158 173.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1830 0.000512 512 230 256 35616 0.72576 0.82944 3.5832 26.1932 31.4048 31.4852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 630 3.2e-05 512 240 256 200704 67.6274 18.2272 27.2909 404.375 517.792 518.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1090 0.000128 512 330 576 103936 8.43594 3.40282 28.2525 103.575 143.853 144.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1850 0.000128 2048 250 3072 146048 11.5554 14.3864 642.825 419.105 1087.95 1088.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 590 0.000128 4096 50 2752 136192 23.0851 28.3856 1020.14 838.072 1909.76 1909.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1030 3.2e-05 1024 60 704 585984 46.6236 26.8984 369.109 836.454 1279.25 1279.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1330 0.000256 1024 230 576 68096 4.53402 3.41443 32.3887 122.554 162.994 163.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1290 0.000256 512 500 384 44800 3.97571 1.69264 8.7663 51.9075 66.4974 66.6361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1420 6.4e-05 2048 290 2368 270592 44.4508 28.3236 1067.3 836.6 1976.82 1976.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 670 0.000512 2048 240 1536 18144 5.34941 3.50758 52.2374 103.342 164.554 164.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1830 0.000512 512 230 256 35280 0.726016 0.826656 3.07363 26.1506 30.847 30.9248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 630 3.2e-05 512 240 256 215040 65.7978 13.0518 25.104 403.945 508.164 508.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1090 0.000128 512 330 576 107520 8.42371 3.41939 24.7941 104.805 141.627 141.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1850 0.000128 2048 250 3072 145824 11.5709 14.3667 542.445 418.612 987.066 987.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 590 0.000128 4096 50 2752 135744 23.1317 28.3922 860.665 837.093 1749.36 1749.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1030 3.2e-05 1024 60 704 585984 46.7171 26.9353 314.343 836.447 1224.6 1224.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1330 0.000256 1024 230 576 67872 4.56784 3.42515 27.4214 123.668 159.182 159.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1290 0.000256 512 500 384 45696 4.02083 1.70925 7.38698 52.5408 65.8108 65.9395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1420 6.4e-05 2048 290 2368 270144 44.7032 28.3668 900.225 836.659 1810.09 1810.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 670 0.000512 2048 240 1536 17920 5.36867 3.54656 44.7676 104.097 157.889 157.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1830 0.000512 512 230 256 35392 0.722944 0.825344 2.87162 26.1142 30.6052 30.6814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 630 3.2e-05 512 240 256 172032 66.1862 12.6175 18.1458 384.763 481.979 482.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1090 0.000128 512 330 576 100352 8.30531 3.36688 20.7033 101.239 133.797 133.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1850 0.000128 2048 250 3072 145600 11.5166 14.3319 476.865 418.769 921.556 921.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 590 0.000128 4096 50 2752 135744 23.0269 28.3218 757.366 837.403 1646.19 1646.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1030 3.2e-05 1024 60 704 584192 46.603 26.8658 275.118 836.526 1185.27 1185.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1330 0.000256 1024 230 576 67200 4.47898 3.37936 24.1255 122.56 154.646 154.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1290 0.000256 512 500 384 43008 3.92064 1.65376 6.65043 50.772 63.1567 63.2791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1420 6.4e-05 2048 290 2368 270592 44.3581 28.4055 792.674 837.483 1703.05 1703.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 670 0.000512 2048 240 1536 17920 5.36624 3.48605 39.6118 103.059 151.635 151.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1830 0.000512 512 230 256 35280 0.72704 0.82944 2.43437 26.2391 30.3025 30.3841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 630 3.2e-05 512 240 256 143360 69.985 12.6382 35.6383 384.842 503.375 503.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1090 0.000128 512 330 576 98560 8.61587 3.38666 18.3692 102.492 133.052 133.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1850 0.000128 2048 250 3072 145600 11.5934 14.3685 423.944 418.37 868.35 868.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 590 0.000128 4096 50 2752 135520 23.1773 28.3873 669.682 836.589 1557.91 1557.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1030 3.2e-05 1024 60 704 582400 46.7874 26.897 244.623 835.567 1154.04 1154.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1330 0.000256 1024 230 576 67200 4.53389 3.39498 21.6652 122.822 152.518 152.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1290 0.000256 512 500 384 40320 4.10986 1.67936 5.55958 51.419 62.9206 63.0539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1420 6.4e-05 2048 290 2368 268800 44.7644 28.3587 701.305 835.864 1610.42 1610.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 670 0.000512 2048 240 1536 18944 5.06547 3.58061 87.7063 104.793 201.258 201.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1830 0.000512 512 230 256 35712 0.72688 0.830144 5.45722 26.2893 33.3732 33.4486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 630 3.2e-05 512 240 256 229376 67.3132 13.3344 47.4933 418.005 546.408 546.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1090 0.000128 512 330 576 106496 8.42272 3.40909 45.0711 104.777 161.863 162.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1850 0.000128 2048 250 3072 146048 11.5664 14.3707 996.594 419.435 1442.04 1442.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 590 0.000128 4096 50 2752 136192 23.0666 28.3483 1596.63 838.848 2486.96 2487.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1030 3.2e-05 1024 60 704 587776 46.5811 26.88 585.01 838.493 1497.13 1497.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1330 0.000256 1024 230 576 68096 4.52173 3.40941 50.2832 124.125 182.435 182.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1290 0.000256 512 500 384 45056 4.01373 1.70384 13.3923 52.4343 71.7008 71.8256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1420 6.4e-05 2048 290 2368 271872 44.2394 28.3279 1668.2 838.566 2579.46 2579.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 670 0.000512 2048 240 1536 18944 5.268 3.59187 64.2924 104.966 178.23 178.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1830 0.000512 512 230 256 35584 0.729312 0.832352 3.82195 26.3318 31.7873 31.8666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 630 3.2e-05 512 240 256 229376 67.336 13.326 32.2117 418.038 531.181 531.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1090 0.000128 512 330 576 106496 8.4376 3.40986 30.1468 104.796 146.974 147.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1850 0.000128 2048 250 3072 145664 11.5344 14.3691 660.526 418.907 1105.41 1105.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 590 0.000128 4096 50 2752 135936 23.0541 28.3279 1074.11 837.79 1963.36 1963.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1030 3.2e-05 1024 60 704 587776 46.5212 26.8823 391.559 838.639 1303.76 1303.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1330 0.000256 1024 230 576 68096 4.52938 3.40797 34.0088 111.096 153.14 153.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1290 0.000256 512 500 384 45056 4.02154 1.70765 8.95626 52.4819 67.3221 67.4501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1420 6.4e-05 2048 290 2368 271360 44.3822 28.3155 1111.69 838.775 2023.3 2023.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 670 0.000512 2048 240 1536 18432 5.33914 3.52691 55.4309 103.677 168.09 168.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1830 0.000512 512 230 256 35328 0.728032 0.83104 3.08822 26.266 30.986 31.0605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 630 3.2e-05 512 240 256 196608 65.9036 12.8099 23.2405 395.759 497.975 498.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1090 0.000128 512 330 576 104448 8.37066 3.39763 23.8369 103.285 139.066 139.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1850 0.000128 2048 250 3072 145536 11.5307 14.3751 545.964 418.712 990.658 990.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 590 0.000128 4096 50 2752 135936 23.0298 28.3231 889.257 837.278 1777.96 1778.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1030 3.2e-05 1024 60 704 586752 46.6247 26.864 323.343 836.539 1233.53 1233.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1330 0.000256 1024 230 576 67584 4.52224 3.40173 28.3934 123.2 159.62 159.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1290 0.000256 512 500 384 43008 4.02784 1.68339 7.32627 51.7936 64.9863 65.1121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1420 6.4e-05 2048 290 2368 270336 44.4822 28.3668 914.314 836.819 1824.12 1824.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 670 0.000512 2048 240 1536 17408 5.34173 3.47136 46.6264 102.486 158.044 158.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1830 0.000512 512 230 256 34816 0.723776 0.823296 2.64515 26.0605 30.3237 30.4018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 630 3.2e-05 512 240 256 196608 65.8998 12.8114 21.7679 395.869 496.624 496.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1090 0.000128 512 330 576 106496 8.44371 3.41197 23.1208 104.716 139.877 140.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1850 0.000128 2048 250 3072 145408 11.5408 14.406 496.586 418.271 940.882 940.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 590 0.000128 4096 50 2752 135680 23.0588 28.3244 816.426 836.394 1704.28 1704.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1030 3.2e-05 1024 60 704 585728 46.5835 26.8286 298.199 835.393 1207.16 1207.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1330 0.000256 1024 230 576 67584 4.54778 3.41181 25.6712 122.487 156.218 156.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1290 0.000256 512 500 384 45056 4.0312 1.70688 6.92227 52.5273 65.3422 65.4724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1420 6.4e-05 2048 290 2368 270336 44.2732 28.2685 837.656 835.734 1746.07 1746.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 670 0.000512 2048 240 1536 17920 5.38269 3.54304 46.0244 104.12 159.184 159.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1830 0.000512 512 230 256 35200 0.723616 0.823296 2.72733 26.1197 30.4665 30.5439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 630 3.2e-05 512 240 256 163840 67.1655 12.6175 17.2017 385.244 482.493 482.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1090 0.000128 512 330 576 102400 8.49274 3.39725 20.7009 103.484 136.252 136.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1850 0.000128 2048 250 3072 145280 11.5425 14.3421 459.515 418.448 903.923 904.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 590 0.000128 4096 50 2752 135040 23.0324 28.3338 748.12 836.751 1636.32 1636.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1030 3.2e-05 1024 60 704 583680 46.8058 26.8861 273.418 838.932 1186.2 1186.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1330 0.000256 1024 230 576 66560 4.49386 3.37229 24.147 123.619 155.734 155.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1290 0.000256 512 500 384 40960 4.11811 1.69027 6.33357 51.9257 64.2211 64.3502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1420 6.4e-05 2048 290 2368 268800 44.1035 28.1457 768.286 832.651 1673.32 1673.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 670 0.000512 2048 240 1536 18432 5.37872 3.55603 44.4279 104.194 157.673 157.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1830 0.000512 512 230 256 34560 0.724864 0.825792 2.72362 26.1391 30.4858 30.5622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 630 3.2e-05 512 240 256 196608 65.9297 12.8267 19.4938 395.897 494.412 494.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1090 0.000128 512 330 576 98304 8.18282 3.34957 18.2263 99.2991 129.244 129.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1850 0.000128 2048 250 3072 144384 11.5162 14.345 429.222 417.193 872.348 872.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 590 0.000128 4096 50 2752 135168 23.0387 28.3103 709.39 834.221 1595.03 1595.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1030 3.2e-05 1024 60 704 583680 46.3993 26.7449 259.856 832.794 1165.95 1166.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1330 0.000256 1024 230 576 66048 4.50608 3.37366 22.8659 122.09 152.937 153.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1290 0.000256 512 500 384 36864 4.05549 1.62688 5.92538 49.8573 61.6225 61.7453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1420 6.4e-05 2048 290 2368 267264 44.6321 28.292 720.945 834.156 1628.16 1628.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 670 0.000512 2048 240 1536 17472 5.14426 3.59014 105.029 104.92 218.796 218.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1830 0.000512 512 230 256 34944 0.729056 0.832864 8.0679 26.3229 36.0231 36.0979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 630 3.2e-05 512 240 256 106496 81.4447 13.3387 32.5828 417.618 545.255 545.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1090 0.000128 512 330 640 108032 8.38054 3.41277 44.2583 104.997 161.235 161.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1850 0.000128 2048 250 3072 145952 11.5671 14.3724 869.785 419.117 1314.92 1314.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 590 0.000128 4096 50 2816 134976 23.1858 28.3771 2602.12 838.212 3491.97 3492.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1030 3.2e-05 1024 60 768 577280 47.9614 26.9169 964.016 838.123 1877.18 1877.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1330 0.000256 1024 230 640 65408 4.60448 3.41606 76.2061 127.112 211.441 211.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1290 0.000256 512 500 384 40960 4.18659 1.70906 17.5807 52.5357 76.1655 76.3029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1420 6.4e-05 2048 290 2432 270848 44.542 28.375 1619.86 838.137 2531.06 2531.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 670 0.000512 2048 240 1536 17280 5.11555 3.58173 78.3828 104.723 191.914 192.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1830 0.000512 512 230 256 34880 0.725888 0.8312 7.73056 26.3162 35.6748 35.7598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 630 3.2e-05 512 240 256 106496 81.1799 13.3262 28.7774 418.026 541.58 541.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1090 0.000128 512 330 640 107520 8.35747 3.40832 45.0464 104.746 161.738 161.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1850 0.000128 2048 250 3072 145856 11.5265 14.3616 978.433 419.396 1423.8 1423.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 590 0.000128 4096 50 2816 134912 23.0257 28.3319 1639.67 838.757 2529.86 2529.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1030 3.2e-05 1024 60 768 577024 47.3597 26.8783 614.082 839.345 1527.83 1527.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1330 0.000256 1024 230 640 65408 4.57408 3.41645 53.3995 125.494 186.986 187.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1290 0.000256 512 500 384 40448 4.18003 1.7008 12.4269 52.4228 70.8846 71.0151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1420 6.4e-05 2048 290 2432 270592 44.3925 28.3083 1653.49 838.671 2564.99 2565.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 670 0.000512 2048 240 1536 17152 5.31491 3.57376 62.9405 104.721 176.666 176.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1830 0.000512 512 230 256 34816 0.72704 0.830784 7.22922 26.2694 35.1298 35.2154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 630 3.2e-05 512 240 256 98304 82.4044 13.3285 24.3065 417.696 538.016 538.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1090 0.000128 512 330 640 106496 8.44006 3.41082 30.7561 104.68 147.475 147.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1850 0.000128 2048 250 3072 145792 11.557 14.3352 632.362 419.105 1077.44 1077.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 590 0.000128 4096 50 2816 134912 23.0621 28.3402 1117.3 838.081 2006.86 2006.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1030 3.2e-05 1024 60 768 576512 47.4344 26.8828 396.077 838.051 1308.61 1308.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1330 0.000256 1024 230 640 65024 4.56867 3.4072 35.1834 122.58 165.846 165.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1290 0.000256 512 500 384 39936 4.21328 1.70464 8.42826 52.3963 66.904 67.0336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1420 6.4e-05 2048 290 2432 270336 44.5062 28.3525 1071.68 838.004 1982.68 1982.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 670 0.000512 2048 240 1536 16896 5.41914 3.56739 57.3831 104.452 170.936 171.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1830 0.000512 512 230 256 34560 0.726144 0.829696 8.16144 26.2082 35.9988 36.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 630 3.2e-05 512 240 256 98304 80.9761 13.1262 26.0414 412.406 532.823 533.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1090 0.000128 512 330 640 104448 8.35501 3.39558 24.2695 103.298 139.5 139.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1850 0.000128 2048 250 3072 145728 11.5346 14.3573 514.917 418.997 959.883 959.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 590 0.000128 4096 50 2816 134784 23.0175 28.3373 939.196 837.859 1828.48 1828.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1030 3.2e-05 1024 60 768 576000 47.3575 26.8964 323.165 836.858 1234.44 1234.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1330 0.000256 1024 230 640 65280 4.57978 3.40966 29.4248 123.756 161.27 161.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1290 0.000256 512 500 384 38400 4.19859 1.68426 6.62 51.7246 64.3785 64.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1420 6.4e-05 2048 290 2432 269568 44.6009 28.2995 868.559 837.354 1778.95 1779.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 670 0.000512 2048 240 1536 16896 5.4833 3.59216 52.6309 104.957 166.778 166.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1830 0.000512 512 230 256 34816 0.727392 0.830624 8.16378 26.3312 36.1238 36.1984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 630 3.2e-05 512 240 256 98304 82.2252 13.3283 25.807 418.205 539.842 540.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1090 0.000128 512 330 640 106496 8.44243 3.41402 22.9157 104.772 139.724 139.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1850 0.000128 2048 250 3072 145408 11.5239 14.3415 459.867 418.866 904.674 904.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 590 0.000128 4096 50 2816 134656 23.0496 28.3303 857.802 837.602 1746.86 1746.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1030 3.2e-05 1024 60 768 575488 47.621 26.9373 402.292 838.558 1315.57 1315.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1330 0.000256 1024 230 640 65024 4.57488 3.40995 27.0545 123.91 159.05 159.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1290 0.000256 512 500 384 38912 4.25981 1.70598 6.51821 52.4705 65.1082 65.2347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1420 6.4e-05 2048 290 2432 270336 44.5135 28.3218 777.675 839.38 1690.02 1690.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 670 0.000512 2048 240 1536 16640 5.38019 3.52384 49.3022 103.679 162 162.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1830 0.000512 512 230 256 34560 0.7232 0.826976 8.15613 26.2248 36.0046 36.0785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 630 3.2e-05 512 240 256 81920 83.0404 13.1277 21.6204 412.566 530.625 530.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1090 0.000128 512 330 640 102400 8.47613 3.39168 20.4337 103.405 135.893 136.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1850 0.000128 2048 250 3072 145280 11.5321 14.3871 421.025 418.822 865.837 865.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 590 0.000128 4096 50 2816 134400 23.04 28.3379 801.774 837.502 1690.73 1690.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1030 3.2e-05 1024 60 768 576000 47.5348 26.8871 393.462 838.693 1306.73 1306.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1330 0.000256 1024 230 640 64640 4.55334 3.39558 24.8217 115.069 147.938 148.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1290 0.000256 512 500 384 38400 4.20195 1.68736 5.71738 51.811 63.5682 63.6946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1420 6.4e-05 2048 290 2432 270080 44.4991 28.3444 712.681 838.809 1624.46 1624.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 670 0.000512 2048 240 1536 16128 5.42298 3.52461 45.4702 103.763 158.292 158.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1830 0.000512 512 230 256 34560 0.72496 0.829408 8.09331 26.2868 36.0053 36.0809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 630 3.2e-05 512 240 256 49152 83.0654 12.8123 13.2374 396.06 505.436 505.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1090 0.000128 512 330 640 104448 8.36778 3.39558 18.2697 103.367 133.579 133.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1850 0.000128 2048 250 3072 145536 11.5313 14.3549 388.814 419.036 833.807 833.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 590 0.000128 4096 50 2816 134400 23.0336 28.33 750.333 837.926 1639.69 1639.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1030 3.2e-05 1024 60 768 574464 47.6257 26.8632 371.155 837.214 1283.02 1283.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1330 0.000256 1024 230 640 64512 4.59322 3.40179 76.3786 124.557 209.03 209.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1290 0.000256 512 500 384 36864 4.26982 1.68346 12.3586 51.8296 70.2924 70.4201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1420 6.4e-05 2048 290 2432 268800 44.6857 28.3016 654.921 837.439 1565.48 1565.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 670 0.000512 2048 240 1536 16128 5.43987 3.54918 44.2917 104.101 157.495 157.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1830 0.000512 512 230 256 34048 0.721312 0.826208 8.02998 26.1227 35.7722 35.8492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 630 3.2e-05 512 240 256 57344 79.2795 12.6215 15.6034 384.79 492.565 492.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1090 0.000128 512 330 640 100352 8.31475 3.36701 17.2446 101.242 130.351 130.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1850 0.000128 2048 250 3072 145600 11.5205 14.3302 366.529 418.788 811.242 811.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 590 0.000128 4096 50 2816 134400 23.0093 28.3324 718.696 837.445 1607.56 1607.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1030 3.2e-05 1024 60 768 573440 47.7187 26.88 363.34 836.859 1274.95 1275.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1330 0.000256 1024 230 640 63616 4.56445 3.37715 75.7915 124.979 208.811 208.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1290 0.000256 512 500 384 35840 4.1937 1.65354 12.2724 50.7812 69.0552 69.1873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1420 6.4e-05 2048 290 2432 268800 44.6652 28.3546 615.148 836.924 1525.22 1525.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 670 0.000512 2048 240 1536 15360 5.40426 3.46781 42.9674 102.478 154.431 154.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1830 0.000512 512 230 256 34304 0.722944 0.822496 8.04339 26.065 35.7226 35.7969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 630 3.2e-05 512 240 256 65536 80.9051 12.8126 17.6981 395.813 507.496 507.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1090 0.000128 512 330 640 106496 8.45024 3.41402 17.8066 104.707 134.56 134.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1850 0.000128 2048 250 3072 144896 11.5373 14.334 345.305 418.215 789.464 789.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 590 0.000128 4096 50 2816 134144 23.0591 28.3144 688.046 836.401 1575.9 1575.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1030 3.2e-05 1024 60 768 573440 47.5528 26.8227 426.965 835.283 1336.78 1336.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1330 0.000256 1024 230 640 64512 4.62253 3.43168 76.4059 124.996 209.558 209.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1290 0.000256 512 500 384 36864 4.34342 1.70797 12.7183 52.5283 71.4548 71.5799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1420 6.4e-05 2048 290 2432 268288 44.5698 28.2506 584.469 835.633 1493.05 1493.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 670 0.000512 2048 240 1500 17920 5.05802 3.54643 109.029 104.199 221.944 222.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1830 0.000512 512 230 240 35392 0.7224 0.825344 6.97677 26.14 34.7387 34.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 630 3.2e-05 512 240 240 172032 66.351 12.6239 48.2014 385.171 512.615 512.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1090 0.000128 512 330 600 100352 8.31366 3.3705 14.7785 101.444 128.088 128.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1850 0.000128 2048 250 3060 145600 11.5203 14.4243 336.077 419.201 781.297 781.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 590 0.000128 4096 50 2760 135296 23.083 28.3259 2460.74 838.48 3350.71 3350.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1030 3.2e-05 1024 60 720 587776 46.9782 26.8658 860.724 837.53 1772.26 1772.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1330 0.000256 1024 230 540 65408 4.54458 3.3792 66.693 127.154 201.872 201.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1290 0.000256 512 500 360 43008 3.91491 1.65453 16.2819 50.8338 72.8453 72.9743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1420 6.4e-05 2048 290 2400 272384 44.2153 28.2789 835.179 839.068 1746.87 1747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 670 0.000512 2048 240 1536 17920 5.06883 3.55091 107.048 104.193 219.969 220.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1830 0.000512 512 230 256 35392 0.722944 0.827456 7.28058 26.1381 35.0425 35.1163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 630 3.2e-05 512 240 256 172032 66.3861 12.617 49.2426 385.129 513.645 513.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1090 0.000128 512 330 576 100352 8.31261 3.36672 14.4796 101.434 127.778 127.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1850 0.000128 2048 250 3072 145600 11.522 14.3452 328.5 419.16 773.599 773.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 590 0.000128 4096 50 2752 135744 23.0836 28.3238 2432.62 838.187 3322.29 3322.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1030 3.2e-05 1024 60 704 584192 47.0015 26.8604 833.397 837.92 1745.34 1745.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1330 0.000256 1024 230 576 67200 4.5041 3.3799 70.1939 126.019 204.2 204.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1290 0.000256 512 500 384 43008 3.91504 1.65645 16.9526 50.8286 73.5101 73.6359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1420 6.4e-05 2048 290 2368 270592 44.3972 28.2767 546.662 837.712 1457.18 1457.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 670 0.000512 2048 240 1500 16800 5.07872 3.48979 105.022 104.065 217.768 217.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1830 0.000512 512 230 250 35280 0.726752 0.829248 7.30854 26.4878 35.4272 35.5044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 630 3.2e-05 512 240 250 71680 77.9887 12.6413 20.026 388.617 499.541 499.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1090 0.000128 512 330 600 107520 8.10403 3.39312 16.216 103.541 131.437 131.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1850 0.000128 2048 250 3050 145600 11.5896 14.4901 335.501 422.469 784.125 784.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 590 0.000128 4096 50 2750 134960 23.2772 28.3804 2500.14 844.787 3396.67 3396.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1030 3.2e-05 1024 60 750 586880 47.0118 26.9019 916.636 843.734 1834.44 1834.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1330 0.000256 1024 230 550 66080 4.57725 3.40179 70.2094 126.468 204.76 204.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1290 0.000256 512 500 350 44800 3.93114 1.68054 16.843 51.9251 74.5496 74.6798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1420 6.4e-05 2048 290 2400 271040 44.39 28.4242 565.573 845.388 1483.91 1484.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 670 0.000512 2048 240 1488 17920 5.04461 3.48662 109.883 103.067 221.591 221.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1830 0.000512 512 230 240 35840 0.726624 0.830752 7.23424 26.2357 35.0996 35.1744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 630 3.2e-05 512 240 240 71680 77.8928 12.6415 19.3797 384.901 495.083 495.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1090 0.000128 512 330 576 98560 8.62189 3.39418 19.6818 102.588 134.468 134.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1850 0.000128 2048 250 3072 145600 11.5876 14.5091 334.948 418.419 779.538 779.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 590 0.000128 4096 50 2736 135520 23.2991 28.3973 2467.79 836.699 3356.26 3356.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1030 3.2e-05 1024 60 720 586880 47.0344 26.8968 884.293 836.496 1794.88 1795.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1330 0.000256 1024 230 576 66080 4.57523 3.39837 72.5202 126.358 206.953 207.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1290 0.000256 512 500 336 44800 3.92838 1.67936 16.2884 51.4299 73.4779 73.6076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1420 6.4e-05 2048 290 2400 271040 44.4607 28.4926 835.457 836.082 1744.62 1744.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 670 0.000512 2048 240 1504 18944 5.09917 3.60195 111.242 104.893 224.949 225.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1830 0.000512 512 230 224 36352 0.729632 0.833632 6.33555 26.3188 34.2911 34.3717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 630 3.2e-05 512 240 256 229376 67.6585 13.3325 63.3465 417.753 562.37 562.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1090 0.000128 512 330 576 110592 8.20758 3.40787 23.4234 104.634 139.868 140.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1850 0.000128 2048 250 3072 145920 11.5354 14.4209 385.028 418.616 829.68 829.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 590 0.000128 4096 50 2720 136192 23.1624 28.3351 2416.47 837.072 3305.12 3305.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1030 3.2e-05 1024 60 704 589824 46.8746 26.8766 839.362 838.092 1751.38 1751.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1330 0.000256 1024 230 544 68608 4.54618 3.40992 67.5338 126.467 202.063 202.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1290 0.000256 512 500 352 49152 3.84922 1.70406 17.7009 52.446 75.8577 75.9978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1420 6.4e-05 2048 290 2368 272384 44.2886 28.2931 907.913 838.23 1818.87 1819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 670 0.000512 2048 240 1504 17280 5.26298 3.56819 68.2008 104.447 181.594 181.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1830 0.000512 512 230 224 35520 0.721344 0.82832 8.62784 26.2 36.4509 36.5265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 630 3.2e-05 512 240 256 122880 78.0193 13.1324 43.3085 412.437 547.167 547.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1090 0.000128 512 330 576 107520 8.20019 3.39366 26.1077 103.545 141.432 141.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1850 0.000128 2048 250 3072 144960 11.5226 14.3658 581.555 418.464 1025.98 1026.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 590 0.000128 4096 50 2720 135360 23.032 28.3577 3422.79 836.793 4311.05 4311.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1030 3.2e-05 1024 60 704 583680 46.583 26.8329 543.126 835.592 1452.3 1452.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1330 0.000256 1024 230 544 67200 4.48317 3.38314 90.5895 123.206 221.768 221.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1290 0.000256 512 500 352 46080 3.92586 1.6896 24.1684 51.9822 81.9204 82.0531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1420 6.4e-05 2048 290 2368 268800 44.4907 28.4805 964.684 835.539 1873.32 1873.44
