read_verilog ../top.v
proc
tee -o result.log sat -enable_undef  middle
