
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ca  00800200  00001dc0  00001e54  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001dc0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000043  008002ca  008002ca  00001f1e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001f1e  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000338  00000000  00000000  00001f7a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000231b  00000000  00000000  000022b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000011fc  00000000  00000000  000045cd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001a75  00000000  00000000  000057c9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000788  00000000  00000000  00007240  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000080f  00000000  00000000  000079c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001201  00000000  00000000  000081d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000258  00000000  00000000  000093d8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	e6 c1       	rjmp	.+972    	; 0x3f2 <__vector_9>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	16 c2       	rjmp	.+1068   	; 0x4a2 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	b0 c3       	rjmp	.+1888   	; 0x7ee <__vector_35>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	87 c7       	rjmp	.+3854   	; 0xfac <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	f1 07       	cpc	r31, r17
      e6:	43 08       	sbc	r4, r3
      e8:	43 08       	sbc	r4, r3
      ea:	43 08       	sbc	r4, r3
      ec:	43 08       	sbc	r4, r3
      ee:	43 08       	sbc	r4, r3
      f0:	43 08       	sbc	r4, r3
      f2:	43 08       	sbc	r4, r3
      f4:	f1 07       	cpc	r31, r17
      f6:	43 08       	sbc	r4, r3
      f8:	43 08       	sbc	r4, r3
      fa:	43 08       	sbc	r4, r3
      fc:	43 08       	sbc	r4, r3
      fe:	43 08       	sbc	r4, r3
     100:	43 08       	sbc	r4, r3
     102:	43 08       	sbc	r4, r3
     104:	f3 07       	cpc	r31, r19
     106:	43 08       	sbc	r4, r3
     108:	43 08       	sbc	r4, r3
     10a:	43 08       	sbc	r4, r3
     10c:	43 08       	sbc	r4, r3
     10e:	43 08       	sbc	r4, r3
     110:	43 08       	sbc	r4, r3
     112:	43 08       	sbc	r4, r3
     114:	43 08       	sbc	r4, r3
     116:	43 08       	sbc	r4, r3
     118:	43 08       	sbc	r4, r3
     11a:	43 08       	sbc	r4, r3
     11c:	43 08       	sbc	r4, r3
     11e:	43 08       	sbc	r4, r3
     120:	43 08       	sbc	r4, r3
     122:	43 08       	sbc	r4, r3
     124:	f3 07       	cpc	r31, r19
     126:	43 08       	sbc	r4, r3
     128:	43 08       	sbc	r4, r3
     12a:	43 08       	sbc	r4, r3
     12c:	43 08       	sbc	r4, r3
     12e:	43 08       	sbc	r4, r3
     130:	43 08       	sbc	r4, r3
     132:	43 08       	sbc	r4, r3
     134:	43 08       	sbc	r4, r3
     136:	43 08       	sbc	r4, r3
     138:	43 08       	sbc	r4, r3
     13a:	43 08       	sbc	r4, r3
     13c:	43 08       	sbc	r4, r3
     13e:	43 08       	sbc	r4, r3
     140:	43 08       	sbc	r4, r3
     142:	43 08       	sbc	r4, r3
     144:	3f 08       	sbc	r3, r15
     146:	43 08       	sbc	r4, r3
     148:	43 08       	sbc	r4, r3
     14a:	43 08       	sbc	r4, r3
     14c:	43 08       	sbc	r4, r3
     14e:	43 08       	sbc	r4, r3
     150:	43 08       	sbc	r4, r3
     152:	43 08       	sbc	r4, r3
     154:	1c 08       	sbc	r1, r12
     156:	43 08       	sbc	r4, r3
     158:	43 08       	sbc	r4, r3
     15a:	43 08       	sbc	r4, r3
     15c:	43 08       	sbc	r4, r3
     15e:	43 08       	sbc	r4, r3
     160:	43 08       	sbc	r4, r3
     162:	43 08       	sbc	r4, r3
     164:	43 08       	sbc	r4, r3
     166:	43 08       	sbc	r4, r3
     168:	43 08       	sbc	r4, r3
     16a:	43 08       	sbc	r4, r3
     16c:	43 08       	sbc	r4, r3
     16e:	43 08       	sbc	r4, r3
     170:	43 08       	sbc	r4, r3
     172:	43 08       	sbc	r4, r3
     174:	10 08       	sbc	r1, r0
     176:	43 08       	sbc	r4, r3
     178:	43 08       	sbc	r4, r3
     17a:	43 08       	sbc	r4, r3
     17c:	43 08       	sbc	r4, r3
     17e:	43 08       	sbc	r4, r3
     180:	43 08       	sbc	r4, r3
     182:	43 08       	sbc	r4, r3
     184:	2e 08       	sbc	r2, r14

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e0 ec       	ldi	r30, 0xC0	; 192
     19e:	fd e1       	ldi	r31, 0x1D	; 29
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	aa 3c       	cpi	r26, 0xCA	; 202
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	aa ec       	ldi	r26, 0xCA	; 202
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ad 30       	cpi	r26, 0x0D	; 13
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	d8 d5       	rcall	.+2992   	; 0xd72 <main>
     1c2:	0c 94 de 0e 	jmp	0x1dbc	; 0x1dbc <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		return -1;
	}else if (test_bit(MCP2515_read(MCP_TXB0CTRL), 5)){
		return -2;
	}
	return 0; 
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	1f 92       	push	r1
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
     1d2:	50 d6       	rcall	.+3232   	; 0xe74 <SPI_init>
     1d4:	8a d5       	rcall	.+2836   	; 0xcea <MCP2515_reset>
     1d6:	8f e9       	ldi	r24, 0x9F	; 159
     1d8:	9f e0       	ldi	r25, 0x0F	; 15
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	f1 f7       	brne	.-4      	; 0x1da <CAN_init+0x12>
     1de:	00 c0       	rjmp	.+0      	; 0x1e0 <CAN_init+0x18>
     1e0:	00 00       	nop
     1e2:	8e e0       	ldi	r24, 0x0E	; 14
     1e4:	87 d5       	rcall	.+2830   	; 0xcf4 <MCP2515_read>
     1e6:	89 83       	std	Y+1, r24	; 0x01
     1e8:	89 81       	ldd	r24, Y+1	; 0x01
     1ea:	80 7e       	andi	r24, 0xE0	; 224
     1ec:	80 38       	cpi	r24, 0x80	; 128
     1ee:	39 f0       	breq	.+14     	; 0x1fe <CAN_init+0x36>
     1f0:	83 e1       	ldi	r24, 0x13	; 19
     1f2:	92 e0       	ldi	r25, 0x02	; 2
     1f4:	0e 94 d5 0a 	call	0x15aa	; 0x15aa <puts>
     1f8:	81 e0       	ldi	r24, 0x01	; 1
     1fa:	90 e0       	ldi	r25, 0x00	; 0
     1fc:	2d c0       	rjmp	.+90     	; 0x258 <CAN_init+0x90>
     1fe:	41 e0       	ldi	r20, 0x01	; 1
     200:	61 e0       	ldi	r22, 0x01	; 1
     202:	8b e2       	ldi	r24, 0x2B	; 43
     204:	a2 d5       	rcall	.+2884   	; 0xd4a <MCP2515_bit_modify>
     206:	4f ef       	ldi	r20, 0xFF	; 255
     208:	60 e6       	ldi	r22, 0x60	; 96
     20a:	80 e6       	ldi	r24, 0x60	; 96
     20c:	9e d5       	rcall	.+2876   	; 0xd4a <MCP2515_bit_modify>
     20e:	40 e0       	ldi	r20, 0x00	; 0
     210:	60 ee       	ldi	r22, 0xE0	; 224
     212:	8f e0       	ldi	r24, 0x0F	; 15
     214:	9a d5       	rcall	.+2868   	; 0xd4a <MCP2515_bit_modify>
     216:	8e e0       	ldi	r24, 0x0E	; 14
     218:	6d d5       	rcall	.+2778   	; 0xcf4 <MCP2515_read>
     21a:	89 83       	std	Y+1, r24	; 0x01
     21c:	89 81       	ldd	r24, Y+1	; 0x01
     21e:	80 7e       	andi	r24, 0xE0	; 224
     220:	39 f0       	breq	.+14     	; 0x230 <CAN_init+0x68>
     222:	8e e3       	ldi	r24, 0x3E	; 62
     224:	92 e0       	ldi	r25, 0x02	; 2
     226:	0e 94 d5 0a 	call	0x15aa	; 0x15aa <puts>
     22a:	81 e0       	ldi	r24, 0x01	; 1
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	14 c0       	rjmp	.+40     	; 0x258 <CAN_init+0x90>
     230:	eb e6       	ldi	r30, 0x6B	; 107
     232:	f0 e0       	ldi	r31, 0x00	; 0
     234:	80 81       	ld	r24, Z
     236:	80 64       	ori	r24, 0x40	; 64
     238:	80 83       	st	Z, r24
     23a:	e8 e6       	ldi	r30, 0x68	; 104
     23c:	f0 e0       	ldi	r31, 0x00	; 0
     23e:	80 81       	ld	r24, Z
     240:	81 60       	ori	r24, 0x01	; 1
     242:	80 83       	st	Z, r24
     244:	e9 e6       	ldi	r30, 0x69	; 105
     246:	f0 e0       	ldi	r31, 0x00	; 0
     248:	80 81       	ld	r24, Z
     24a:	8d 7f       	andi	r24, 0xFD	; 253
     24c:	80 83       	st	Z, r24
     24e:	80 81       	ld	r24, Z
     250:	8e 7f       	andi	r24, 0xFE	; 254
     252:	80 83       	st	Z, r24
     254:	80 e0       	ldi	r24, 0x00	; 0
     256:	90 e0       	ldi	r25, 0x00	; 0
     258:	0f 90       	pop	r0
     25a:	df 91       	pop	r29
     25c:	cf 91       	pop	r28
     25e:	08 95       	ret

00000260 <CAN_transmit_complete>:
     260:	80 e3       	ldi	r24, 0x30	; 48
     262:	48 d5       	rcall	.+2704   	; 0xcf4 <MCP2515_read>
     264:	86 95       	lsr	r24
     266:	86 95       	lsr	r24
     268:	86 95       	lsr	r24
     26a:	91 e0       	ldi	r25, 0x01	; 1
     26c:	89 27       	eor	r24, r25
     26e:	81 70       	andi	r24, 0x01	; 1
     270:	90 e0       	ldi	r25, 0x00	; 0
     272:	08 95       	ret

00000274 <CAN_send>:
     274:	ef 92       	push	r14
     276:	ff 92       	push	r15
     278:	0f 93       	push	r16
     27a:	1f 93       	push	r17
     27c:	cf 93       	push	r28
     27e:	df 93       	push	r29
     280:	7c 01       	movw	r14, r24
     282:	ee df       	rcall	.-36     	; 0x260 <CAN_transmit_complete>
     284:	89 2b       	or	r24, r25
     286:	b1 f1       	breq	.+108    	; 0x2f4 <CAN_send+0x80>
     288:	f7 01       	movw	r30, r14
     28a:	60 81       	ld	r22, Z
     28c:	66 95       	lsr	r22
     28e:	66 95       	lsr	r22
     290:	66 95       	lsr	r22
     292:	81 e3       	ldi	r24, 0x31	; 49
     294:	3d d5       	rcall	.+2682   	; 0xd10 <MCP2515_write>
     296:	f7 01       	movw	r30, r14
     298:	60 81       	ld	r22, Z
     29a:	62 95       	swap	r22
     29c:	66 0f       	add	r22, r22
     29e:	60 7e       	andi	r22, 0xE0	; 224
     2a0:	82 e3       	ldi	r24, 0x32	; 50
     2a2:	36 d5       	rcall	.+2668   	; 0xd10 <MCP2515_write>
     2a4:	f7 01       	movw	r30, r14
     2a6:	62 81       	ldd	r22, Z+2	; 0x02
     2a8:	6f 70       	andi	r22, 0x0F	; 15
     2aa:	85 e3       	ldi	r24, 0x35	; 53
     2ac:	31 d5       	rcall	.+2658   	; 0xd10 <MCP2515_write>
     2ae:	f7 01       	movw	r30, r14
     2b0:	82 81       	ldd	r24, Z+2	; 0x02
     2b2:	93 81       	ldd	r25, Z+3	; 0x03
     2b4:	89 30       	cpi	r24, 0x09	; 9
     2b6:	91 05       	cpc	r25, r1
     2b8:	54 f0       	brlt	.+20     	; 0x2ce <CAN_send+0x5a>
     2ba:	88 e0       	ldi	r24, 0x08	; 8
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	93 83       	std	Z+3, r25	; 0x03
     2c0:	82 83       	std	Z+2, r24	; 0x02
     2c2:	87 01       	movw	r16, r14
     2c4:	0c 5f       	subi	r16, 0xFC	; 252
     2c6:	1f 4f       	sbci	r17, 0xFF	; 255
     2c8:	c0 e0       	ldi	r28, 0x00	; 0
     2ca:	d0 e0       	ldi	r29, 0x00	; 0
     2cc:	04 c0       	rjmp	.+8      	; 0x2d6 <CAN_send+0x62>
     2ce:	18 16       	cp	r1, r24
     2d0:	19 06       	cpc	r1, r25
     2d2:	bc f3       	brlt	.-18     	; 0x2c2 <CAN_send+0x4e>
     2d4:	0d c0       	rjmp	.+26     	; 0x2f0 <CAN_send+0x7c>
     2d6:	f8 01       	movw	r30, r16
     2d8:	61 91       	ld	r22, Z+
     2da:	8f 01       	movw	r16, r30
     2dc:	8c 2f       	mov	r24, r28
     2de:	8a 5c       	subi	r24, 0xCA	; 202
     2e0:	17 d5       	rcall	.+2606   	; 0xd10 <MCP2515_write>
     2e2:	21 96       	adiw	r28, 0x01	; 1
     2e4:	f7 01       	movw	r30, r14
     2e6:	22 81       	ldd	r18, Z+2	; 0x02
     2e8:	33 81       	ldd	r19, Z+3	; 0x03
     2ea:	c2 17       	cp	r28, r18
     2ec:	d3 07       	cpc	r29, r19
     2ee:	9c f3       	brlt	.-26     	; 0x2d6 <CAN_send+0x62>
     2f0:	81 e0       	ldi	r24, 0x01	; 1
     2f2:	1d d5       	rcall	.+2618   	; 0xd2e <MCP2515_request_to_send>
     2f4:	df 91       	pop	r29
     2f6:	cf 91       	pop	r28
     2f8:	1f 91       	pop	r17
     2fa:	0f 91       	pop	r16
     2fc:	ff 90       	pop	r15
     2fe:	ef 90       	pop	r14
     300:	08 95       	ret

00000302 <CAN_recieve>:
     302:	7f 92       	push	r7
     304:	8f 92       	push	r8
     306:	9f 92       	push	r9
     308:	af 92       	push	r10
     30a:	bf 92       	push	r11
     30c:	cf 92       	push	r12
     30e:	df 92       	push	r13
     310:	ef 92       	push	r14
     312:	ff 92       	push	r15
     314:	0f 93       	push	r16
     316:	1f 93       	push	r17
     318:	cf 93       	push	r28
     31a:	df 93       	push	r29
     31c:	cd b7       	in	r28, 0x3d	; 61
     31e:	de b7       	in	r29, 0x3e	; 62
     320:	2c 97       	sbiw	r28, 0x0c	; 12
     322:	0f b6       	in	r0, 0x3f	; 63
     324:	f8 94       	cli
     326:	de bf       	out	0x3e, r29	; 62
     328:	0f be       	out	0x3f, r0	; 63
     32a:	cd bf       	out	0x3d, r28	; 61
     32c:	5c 01       	movw	r10, r24
     32e:	81 e6       	ldi	r24, 0x61	; 97
     330:	e1 d4       	rcall	.+2498   	; 0xcf4 <MCP2515_read>
     332:	88 2e       	mov	r8, r24
     334:	82 e6       	ldi	r24, 0x62	; 98
     336:	de d4       	rcall	.+2492   	; 0xcf4 <MCP2515_read>
     338:	82 95       	swap	r24
     33a:	86 95       	lsr	r24
     33c:	87 70       	andi	r24, 0x07	; 7
     33e:	91 2c       	mov	r9, r1
     340:	88 0c       	add	r8, r8
     342:	99 1c       	adc	r9, r9
     344:	88 0c       	add	r8, r8
     346:	99 1c       	adc	r9, r9
     348:	88 0c       	add	r8, r8
     34a:	99 1c       	adc	r9, r9
     34c:	88 2a       	or	r8, r24
     34e:	85 e6       	ldi	r24, 0x65	; 101
     350:	d1 d4       	rcall	.+2466   	; 0xcf4 <MCP2515_read>
     352:	8f 70       	andi	r24, 0x0F	; 15
     354:	c8 2e       	mov	r12, r24
     356:	d1 2c       	mov	r13, r1
     358:	89 e0       	ldi	r24, 0x09	; 9
     35a:	c8 16       	cp	r12, r24
     35c:	d1 04       	cpc	r13, r1
     35e:	24 f0       	brlt	.+8      	; 0x368 <CAN_recieve+0x66>
     360:	68 94       	set
     362:	cc 24       	eor	r12, r12
     364:	c3 f8       	bld	r12, 3
     366:	d1 2c       	mov	r13, r1
     368:	1c 14       	cp	r1, r12
     36a:	1d 04       	cpc	r1, r13
     36c:	9c f4       	brge	.+38     	; 0x394 <CAN_recieve+0x92>
     36e:	8e 01       	movw	r16, r28
     370:	0b 5f       	subi	r16, 0xFB	; 251
     372:	1f 4f       	sbci	r17, 0xFF	; 255
     374:	78 01       	movw	r14, r16
     376:	ec 0c       	add	r14, r12
     378:	fd 1c       	adc	r15, r13
     37a:	0f 2e       	mov	r0, r31
     37c:	f6 e6       	ldi	r31, 0x66	; 102
     37e:	7f 2e       	mov	r7, r31
     380:	f0 2d       	mov	r31, r0
     382:	87 2d       	mov	r24, r7
     384:	b7 d4       	rcall	.+2414   	; 0xcf4 <MCP2515_read>
     386:	f8 01       	movw	r30, r16
     388:	81 93       	st	Z+, r24
     38a:	8f 01       	movw	r16, r30
     38c:	73 94       	inc	r7
     38e:	ee 15       	cp	r30, r14
     390:	ff 05       	cpc	r31, r15
     392:	b9 f7       	brne	.-18     	; 0x382 <CAN_recieve+0x80>
     394:	10 92 d8 02 	sts	0x02D8, r1
     398:	9a 82       	std	Y+2, r9	; 0x02
     39a:	89 82       	std	Y+1, r8	; 0x01
     39c:	dc 82       	std	Y+4, r13	; 0x04
     39e:	cb 82       	std	Y+3, r12	; 0x03
     3a0:	8c e0       	ldi	r24, 0x0C	; 12
     3a2:	fe 01       	movw	r30, r28
     3a4:	31 96       	adiw	r30, 0x01	; 1
     3a6:	d5 01       	movw	r26, r10
     3a8:	01 90       	ld	r0, Z+
     3aa:	0d 92       	st	X+, r0
     3ac:	8a 95       	dec	r24
     3ae:	e1 f7       	brne	.-8      	; 0x3a8 <CAN_recieve+0xa6>
     3b0:	c5 01       	movw	r24, r10
     3b2:	2c 96       	adiw	r28, 0x0c	; 12
     3b4:	0f b6       	in	r0, 0x3f	; 63
     3b6:	f8 94       	cli
     3b8:	de bf       	out	0x3e, r29	; 62
     3ba:	0f be       	out	0x3f, r0	; 63
     3bc:	cd bf       	out	0x3d, r28	; 61
     3be:	df 91       	pop	r29
     3c0:	cf 91       	pop	r28
     3c2:	1f 91       	pop	r17
     3c4:	0f 91       	pop	r16
     3c6:	ff 90       	pop	r15
     3c8:	ef 90       	pop	r14
     3ca:	df 90       	pop	r13
     3cc:	cf 90       	pop	r12
     3ce:	bf 90       	pop	r11
     3d0:	af 90       	pop	r10
     3d2:	9f 90       	pop	r9
     3d4:	8f 90       	pop	r8
     3d6:	7f 90       	pop	r7
     3d8:	08 95       	ret

000003da <CAN_int_vect>:

void CAN_int_vect(){
	//set receive flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     3da:	40 e0       	ldi	r20, 0x00	; 0
     3dc:	61 e0       	ldi	r22, 0x01	; 1
     3de:	8c e2       	ldi	r24, 0x2C	; 44
     3e0:	b4 d4       	rcall	.+2408   	; 0xd4a <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     3e2:	40 e0       	ldi	r20, 0x00	; 0
     3e4:	64 e0       	ldi	r22, 0x04	; 4
     3e6:	8c e2       	ldi	r24, 0x2C	; 44
     3e8:	b0 d4       	rcall	.+2400   	; 0xd4a <MCP2515_bit_modify>
	rx_int_flag = 1;
     3ea:	81 e0       	ldi	r24, 0x01	; 1
     3ec:	80 93 d8 02 	sts	0x02D8, r24
     3f0:	08 95       	ret

000003f2 <__vector_9>:
	
}

ISR(PCINT0_vect){
     3f2:	1f 92       	push	r1
     3f4:	0f 92       	push	r0
     3f6:	0f b6       	in	r0, 0x3f	; 63
     3f8:	0f 92       	push	r0
     3fa:	11 24       	eor	r1, r1
     3fc:	0b b6       	in	r0, 0x3b	; 59
     3fe:	0f 92       	push	r0
     400:	2f 93       	push	r18
     402:	3f 93       	push	r19
     404:	4f 93       	push	r20
     406:	5f 93       	push	r21
     408:	6f 93       	push	r22
     40a:	7f 93       	push	r23
     40c:	8f 93       	push	r24
     40e:	9f 93       	push	r25
     410:	af 93       	push	r26
     412:	bf 93       	push	r27
     414:	ef 93       	push	r30
     416:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     418:	e0 df       	rcall	.-64     	; 0x3da <CAN_int_vect>
     41a:	ff 91       	pop	r31
     41c:	ef 91       	pop	r30
     41e:	bf 91       	pop	r27
     420:	af 91       	pop	r26
     422:	9f 91       	pop	r25
     424:	8f 91       	pop	r24
     426:	7f 91       	pop	r23
     428:	6f 91       	pop	r22
     42a:	5f 91       	pop	r21
     42c:	4f 91       	pop	r20
     42e:	3f 91       	pop	r19
     430:	2f 91       	pop	r18
     432:	0f 90       	pop	r0
     434:	0b be       	out	0x3b, r0	; 59
     436:	0f 90       	pop	r0
     438:	0f be       	out	0x3f, r0	; 63
     43a:	0f 90       	pop	r0
     43c:	1f 90       	pop	r1
     43e:	18 95       	reti

00000440 <ADC_init>:

volatile int ADC_ready;

void ADC_init(void){
	//Set PF0 to input
	clr_bit(DDRF, PF0);
     440:	80 98       	cbi	0x10, 0	; 16
	//enable ADC
	set_bit(ADCSRA, ADEN);
     442:	ea e7       	ldi	r30, 0x7A	; 122
     444:	f0 e0       	ldi	r31, 0x00	; 0
     446:	80 81       	ld	r24, Z
     448:	80 68       	ori	r24, 0x80	; 128
     44a:	80 83       	st	Z, r24
	//set prescaler to 128
	set_bit(ADCSRA, ADPS2);
     44c:	80 81       	ld	r24, Z
     44e:	84 60       	ori	r24, 0x04	; 4
     450:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     452:	80 81       	ld	r24, Z
     454:	82 60       	ori	r24, 0x02	; 2
     456:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS0);
     458:	80 81       	ld	r24, Z
     45a:	81 60       	ori	r24, 0x01	; 1
     45c:	80 83       	st	Z, r24
	//Set ref voltage
	set_bit(ADMUX, REFS1);
     45e:	ac e7       	ldi	r26, 0x7C	; 124
     460:	b0 e0       	ldi	r27, 0x00	; 0
     462:	8c 91       	ld	r24, X
     464:	80 68       	ori	r24, 0x80	; 128
     466:	8c 93       	st	X, r24
	set_bit(ADMUX, REFS0);
     468:	8c 91       	ld	r24, X
     46a:	80 64       	ori	r24, 0x40	; 64
     46c:	8c 93       	st	X, r24
	//enable interrupt
	set_bit(ADCSRA, ADIE);
     46e:	80 81       	ld	r24, Z
     470:	88 60       	ori	r24, 0x08	; 8
     472:	80 83       	st	Z, r24
     474:	08 95       	ret

00000476 <ADC_read>:
}

uint16_t ADC_read(void){
	//ADC0 is default channel
	//start conversion, when done automatically set to 0
	set_bit(ADCSRA, ADSC);
     476:	ea e7       	ldi	r30, 0x7A	; 122
     478:	f0 e0       	ldi	r31, 0x00	; 0
     47a:	80 81       	ld	r24, Z
     47c:	80 64       	ori	r24, 0x40	; 64
     47e:	80 83       	st	Z, r24
	
	while(!ADC_ready);
     480:	80 91 e0 02 	lds	r24, 0x02E0
     484:	90 91 e1 02 	lds	r25, 0x02E1
     488:	89 2b       	or	r24, r25
     48a:	d1 f3       	breq	.-12     	; 0x480 <ADC_read+0xa>
	ADC_ready = 0;
     48c:	10 92 e1 02 	sts	0x02E1, r1
     490:	10 92 e0 02 	sts	0x02E0, r1
	uint16_t data = ADCL | ADCH << 8;
     494:	80 91 78 00 	lds	r24, 0x0078
     498:	20 91 79 00 	lds	r18, 0x0079
     49c:	90 e0       	ldi	r25, 0x00	; 0
	return data;
}
     49e:	92 2b       	or	r25, r18
     4a0:	08 95       	ret

000004a2 <__vector_29>:

ISR(ADC_vect){
     4a2:	1f 92       	push	r1
     4a4:	0f 92       	push	r0
     4a6:	0f b6       	in	r0, 0x3f	; 63
     4a8:	0f 92       	push	r0
     4aa:	11 24       	eor	r1, r1
     4ac:	8f 93       	push	r24
     4ae:	9f 93       	push	r25
	ADC_ready = 1;
     4b0:	81 e0       	ldi	r24, 0x01	; 1
     4b2:	90 e0       	ldi	r25, 0x00	; 0
     4b4:	90 93 e1 02 	sts	0x02E1, r25
     4b8:	80 93 e0 02 	sts	0x02E0, r24
	//wake up the CPU
     4bc:	9f 91       	pop	r25
     4be:	8f 91       	pop	r24
     4c0:	0f 90       	pop	r0
     4c2:	0f be       	out	0x3f, r0	; 63
     4c4:	0f 90       	pop	r0
     4c6:	1f 90       	pop	r1
     4c8:	18 95       	reti

000004ca <DAC_init>:
#include "TWI_Master.h"
#include "bit_functions.h"


void DAC_init(void){
	sei();
     4ca:	78 94       	sei
	TWI_Master_Initialise();
     4cc:	43 d5       	rcall	.+2694   	; 0xf54 <TWI_Master_Initialise>
	cli();
     4ce:	f8 94       	cli
	
	//Set SDA and SCK to output
	set_bit(DDRD, PD0);
     4d0:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1);
     4d2:	51 9a       	sbi	0x0a, 1	; 10
     4d4:	08 95       	ret

000004d6 <DAC_send_data>:
}

void DAC_send_data(uint8_t data){
     4d6:	cf 93       	push	r28
     4d8:	df 93       	push	r29
     4da:	00 d0       	rcall	.+0      	; 0x4dc <DAC_send_data+0x6>
     4dc:	cd b7       	in	r28, 0x3d	; 61
     4de:	de b7       	in	r29, 0x3e	; 62
	//Send motor voltage to DAC
	uint8_t address = 0b01010000;		//8 bits slave address - OUT0
	uint8_t command = 0b00000000;		//command choose DAC0
	uint8_t msg[3] = {address, command, data};
     4e0:	90 e5       	ldi	r25, 0x50	; 80
     4e2:	99 83       	std	Y+1, r25	; 0x01
     4e4:	1a 82       	std	Y+2, r1	; 0x02
     4e6:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, 3);
     4e8:	63 e0       	ldi	r22, 0x03	; 3
     4ea:	ce 01       	movw	r24, r28
     4ec:	01 96       	adiw	r24, 0x01	; 1
     4ee:	3c d5       	rcall	.+2680   	; 0xf68 <TWI_Start_Transceiver_With_Data>
}
     4f0:	0f 90       	pop	r0
     4f2:	0f 90       	pop	r0
     4f4:	0f 90       	pop	r0
     4f6:	df 91       	pop	r29
     4f8:	cf 91       	pop	r28
     4fa:	08 95       	ret

000004fc <update_control_values>:
int last_shooter = 0;
volatile uint8_t rx_int_flag;
extern int max_motor_value; 


void update_control_values(void){	
     4fc:	0f 93       	push	r16
     4fe:	1f 93       	push	r17
     500:	cf 93       	push	r28
     502:	df 93       	push	r29
     504:	cd b7       	in	r28, 0x3d	; 61
     506:	de b7       	in	r29, 0x3e	; 62
     508:	2c 97       	sbiw	r28, 0x0c	; 12
     50a:	0f b6       	in	r0, 0x3f	; 63
     50c:	f8 94       	cli
     50e:	de bf       	out	0x3e, r29	; 62
     510:	0f be       	out	0x3f, r0	; 63
     512:	cd bf       	out	0x3d, r28	; 61
	Message recieve_msg = CAN_recieve();
     514:	ce 01       	movw	r24, r28
     516:	01 96       	adiw	r24, 0x01	; 1
     518:	f4 de       	rcall	.-536    	; 0x302 <CAN_recieve>
	servo_controller = recieve_msg.data[0];
     51a:	8d 81       	ldd	r24, Y+5	; 0x05
     51c:	80 93 e6 02 	sts	0x02E6, r24
	motor_controller = recieve_msg.data[1];
     520:	8e 81       	ldd	r24, Y+6	; 0x06
     522:	80 93 e7 02 	sts	0x02E7, r24
	int shooter = recieve_msg.data[2];
     526:	8f 81       	ldd	r24, Y+7	; 0x07
     528:	90 e0       	ldi	r25, 0x00	; 0
	if (shooter == 0){
     52a:	00 97       	sbiw	r24, 0x00	; 0
     52c:	29 f4       	brne	.+10     	; 0x538 <update_control_values+0x3c>
		last_shooter = 0;
     52e:	10 92 cb 02 	sts	0x02CB, r1
     532:	10 92 ca 02 	sts	0x02CA, r1
     536:	18 c0       	rjmp	.+48     	; 0x568 <update_control_values+0x6c>
	} if (shooter != last_shooter){
     538:	20 91 ca 02 	lds	r18, 0x02CA
     53c:	30 91 cb 02 	lds	r19, 0x02CB
     540:	82 17       	cp	r24, r18
     542:	93 07       	cpc	r25, r19
     544:	89 f0       	breq	.+34     	; 0x568 <update_control_values+0x6c>
		clr_bit(TIMSK3, TOIE3);
     546:	01 e7       	ldi	r16, 0x71	; 113
     548:	10 e0       	ldi	r17, 0x00	; 0
     54a:	f8 01       	movw	r30, r16
     54c:	80 81       	ld	r24, Z
     54e:	8e 7f       	andi	r24, 0xFE	; 254
     550:	80 83       	st	Z, r24
		solenoid_shoot();
     552:	9c d3       	rcall	.+1848   	; 0xc8c <solenoid_shoot>
		set_bit(TIMSK3, TOIE3);
     554:	f8 01       	movw	r30, r16
     556:	80 81       	ld	r24, Z
     558:	81 60       	ori	r24, 0x01	; 1
     55a:	80 83       	st	Z, r24
		last_shooter = 1;
     55c:	81 e0       	ldi	r24, 0x01	; 1
     55e:	90 e0       	ldi	r25, 0x00	; 0
     560:	90 93 cb 02 	sts	0x02CB, r25
     564:	80 93 ca 02 	sts	0x02CA, r24
	}
}
     568:	2c 96       	adiw	r28, 0x0c	; 12
     56a:	0f b6       	in	r0, 0x3f	; 63
     56c:	f8 94       	cli
     56e:	de bf       	out	0x3e, r29	; 62
     570:	0f be       	out	0x3f, r0	; 63
     572:	cd bf       	out	0x3d, r28	; 61
     574:	df 91       	pop	r29
     576:	cf 91       	pop	r28
     578:	1f 91       	pop	r17
     57a:	0f 91       	pop	r16
     57c:	08 95       	ret

0000057e <update_input>:

void update_input(void){
     57e:	cf 92       	push	r12
     580:	df 92       	push	r13
     582:	ef 92       	push	r14
     584:	ff 92       	push	r15
     586:	0f 93       	push	r16
     588:	1f 93       	push	r17
     58a:	cf 93       	push	r28
     58c:	df 93       	push	r29
	clr_bit(TIMSK3, TOIE3);
     58e:	c1 e7       	ldi	r28, 0x71	; 113
     590:	d0 e0       	ldi	r29, 0x00	; 0
     592:	88 81       	ld	r24, Y
     594:	8e 7f       	andi	r24, 0xFE	; 254
     596:	88 83       	st	Y, r24
	motor_power(motor_PID(motor_controller, Kp, Ki, Kd));
     598:	c0 90 e8 02 	lds	r12, 0x02E8
     59c:	d0 90 e9 02 	lds	r13, 0x02E9
     5a0:	e0 90 ea 02 	lds	r14, 0x02EA
     5a4:	f0 90 eb 02 	lds	r15, 0x02EB
     5a8:	00 91 e2 02 	lds	r16, 0x02E2
     5ac:	10 91 e3 02 	lds	r17, 0x02E3
     5b0:	20 91 e4 02 	lds	r18, 0x02E4
     5b4:	30 91 e5 02 	lds	r19, 0x02E5
     5b8:	40 91 ec 02 	lds	r20, 0x02EC
     5bc:	50 91 ed 02 	lds	r21, 0x02ED
     5c0:	60 91 ee 02 	lds	r22, 0x02EE
     5c4:	70 91 ef 02 	lds	r23, 0x02EF
     5c8:	80 91 e7 02 	lds	r24, 0x02E7
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	34 d2       	rcall	.+1128   	; 0xa38 <motor_PID>
     5d0:	54 d1       	rcall	.+680    	; 0x87a <motor_power>
	servo_set_pos(servo_controller);
     5d2:	80 91 e6 02 	lds	r24, 0x02E6
     5d6:	27 d3       	rcall	.+1614   	; 0xc26 <servo_set_pos>
	set_bit(TIMSK3, TOIE3);
     5d8:	88 81       	ld	r24, Y
     5da:	81 60       	ori	r24, 0x01	; 1
     5dc:	88 83       	st	Y, r24
	timer_flag = 0;
     5de:	10 92 cd 02 	sts	0x02CD, r1
     5e2:	10 92 cc 02 	sts	0x02CC, r1
}
     5e6:	df 91       	pop	r29
     5e8:	cf 91       	pop	r28
     5ea:	1f 91       	pop	r17
     5ec:	0f 91       	pop	r16
     5ee:	ff 90       	pop	r15
     5f0:	ef 90       	pop	r14
     5f2:	df 90       	pop	r13
     5f4:	cf 90       	pop	r12
     5f6:	08 95       	ret

000005f8 <end_game>:

void end_game(void){
     5f8:	cf 93       	push	r28
     5fa:	df 93       	push	r29
     5fc:	cd b7       	in	r28, 0x3d	; 61
     5fe:	de b7       	in	r29, 0x3e	; 62
     600:	2c 97       	sbiw	r28, 0x0c	; 12
     602:	0f b6       	in	r0, 0x3f	; 63
     604:	f8 94       	cli
     606:	de bf       	out	0x3e, r29	; 62
     608:	0f be       	out	0x3f, r0	; 63
     60a:	cd bf       	out	0x3d, r28	; 61
	Message end_game_msg = {SCORE_ID, 1, {0}};
     60c:	ce 01       	movw	r24, r28
     60e:	01 96       	adiw	r24, 0x01	; 1
     610:	2c e0       	ldi	r18, 0x0C	; 12
     612:	fc 01       	movw	r30, r24
     614:	11 92       	st	Z+, r1
     616:	2a 95       	dec	r18
     618:	e9 f7       	brne	.-6      	; 0x614 <end_game+0x1c>
     61a:	21 e0       	ldi	r18, 0x01	; 1
     61c:	30 e0       	ldi	r19, 0x00	; 0
     61e:	3a 83       	std	Y+2, r19	; 0x02
     620:	29 83       	std	Y+1, r18	; 0x01
     622:	3c 83       	std	Y+4, r19	; 0x04
     624:	2b 83       	std	Y+3, r18	; 0x03
	CAN_send(&end_game_msg);
     626:	26 de       	rcall	.-948    	; 0x274 <CAN_send>
}
     628:	2c 96       	adiw	r28, 0x0c	; 12
     62a:	0f b6       	in	r0, 0x3f	; 63
     62c:	f8 94       	cli
     62e:	de bf       	out	0x3e, r29	; 62
     630:	0f be       	out	0x3f, r0	; 63
     632:	cd bf       	out	0x3d, r28	; 61
     634:	df 91       	pop	r29
     636:	cf 91       	pop	r28
     638:	08 95       	ret

0000063a <USB_play_game>:

void USB_play_game(){		
	while(!IR_score()){
     63a:	11 c0       	rjmp	.+34     	; 0x65e <USB_play_game+0x24>
		if(rx_int_flag){
     63c:	80 91 d8 02 	lds	r24, 0x02D8
     640:	81 11       	cpse	r24, r1
			update_control_values();
     642:	5c df       	rcall	.-328    	; 0x4fc <update_control_values>
		}if(timer_flag == 1){
     644:	80 91 cc 02 	lds	r24, 0x02CC
     648:	90 91 cd 02 	lds	r25, 0x02CD
     64c:	01 97       	sbiw	r24, 0x01	; 1
     64e:	09 f4       	brne	.+2      	; 0x652 <USB_play_game+0x18>
			update_input();
     650:	96 df       	rcall	.-212    	; 0x57e <update_input>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     652:	8f e3       	ldi	r24, 0x3F	; 63
     654:	9f e1       	ldi	r25, 0x1F	; 31
     656:	01 97       	sbiw	r24, 0x01	; 1
     658:	f1 f7       	brne	.-4      	; 0x656 <USB_play_game+0x1c>
     65a:	00 c0       	rjmp	.+0      	; 0x65c <USB_play_game+0x22>
     65c:	00 00       	nop
	Message end_game_msg = {SCORE_ID, 1, {0}};
	CAN_send(&end_game_msg);
}

void USB_play_game(){		
	while(!IR_score()){
     65e:	f3 d0       	rcall	.+486    	; 0x846 <IR_score>
     660:	89 2b       	or	r24, r25
     662:	61 f3       	breq	.-40     	; 0x63c <USB_play_game+0x2>
		}if(timer_flag == 1){
			update_input();
		}
	_delay_ms(2);
	}
	end_game();
     664:	c9 df       	rcall	.-110    	; 0x5f8 <end_game>
	current_state = IDLE;  //waiting for message about new game
     666:	10 92 d7 02 	sts	0x02D7, r1
     66a:	08 95       	ret

0000066c <set_USB_mode>:
}

void set_USB_mode(difficulty mode){
	if(mode == EASY){
     66c:	81 11       	cpse	r24, r1
     66e:	25 c0       	rjmp	.+74     	; 0x6ba <set_USB_mode+0x4e>
		Kp = 0.9;
     670:	86 e6       	ldi	r24, 0x66	; 102
     672:	96 e6       	ldi	r25, 0x66	; 102
     674:	a6 e6       	ldi	r26, 0x66	; 102
     676:	bf e3       	ldi	r27, 0x3F	; 63
     678:	80 93 ec 02 	sts	0x02EC, r24
     67c:	90 93 ed 02 	sts	0x02ED, r25
     680:	a0 93 ee 02 	sts	0x02EE, r26
     684:	b0 93 ef 02 	sts	0x02EF, r27
		Kd = 0.07;
     688:	89 e2       	ldi	r24, 0x29	; 41
     68a:	9c e5       	ldi	r25, 0x5C	; 92
     68c:	af e8       	ldi	r26, 0x8F	; 143
     68e:	bd e3       	ldi	r27, 0x3D	; 61
     690:	80 93 e8 02 	sts	0x02E8, r24
     694:	90 93 e9 02 	sts	0x02E9, r25
     698:	a0 93 ea 02 	sts	0x02EA, r26
     69c:	b0 93 eb 02 	sts	0x02EB, r27
		Ki = 0.1;
     6a0:	8d ec       	ldi	r24, 0xCD	; 205
     6a2:	9c ec       	ldi	r25, 0xCC	; 204
     6a4:	ac ec       	ldi	r26, 0xCC	; 204
     6a6:	bd e3       	ldi	r27, 0x3D	; 61
     6a8:	80 93 e2 02 	sts	0x02E2, r24
     6ac:	90 93 e3 02 	sts	0x02E3, r25
     6b0:	a0 93 e4 02 	sts	0x02E4, r26
     6b4:	b0 93 e5 02 	sts	0x02E5, r27
     6b8:	08 95       	ret
	}else if(mode == MEDIUM){
     6ba:	81 30       	cpi	r24, 0x01	; 1
     6bc:	29 f5       	brne	.+74     	; 0x708 <set_USB_mode+0x9c>
		Kp = 0.95;
     6be:	83 e3       	ldi	r24, 0x33	; 51
     6c0:	93 e3       	ldi	r25, 0x33	; 51
     6c2:	a3 e7       	ldi	r26, 0x73	; 115
     6c4:	bf e3       	ldi	r27, 0x3F	; 63
     6c6:	80 93 ec 02 	sts	0x02EC, r24
     6ca:	90 93 ed 02 	sts	0x02ED, r25
     6ce:	a0 93 ee 02 	sts	0x02EE, r26
     6d2:	b0 93 ef 02 	sts	0x02EF, r27
		Kd = 0.1;
     6d6:	8d ec       	ldi	r24, 0xCD	; 205
     6d8:	9c ec       	ldi	r25, 0xCC	; 204
     6da:	ac ec       	ldi	r26, 0xCC	; 204
     6dc:	bd e3       	ldi	r27, 0x3D	; 61
     6de:	80 93 e8 02 	sts	0x02E8, r24
     6e2:	90 93 e9 02 	sts	0x02E9, r25
     6e6:	a0 93 ea 02 	sts	0x02EA, r26
     6ea:	b0 93 eb 02 	sts	0x02EB, r27
		Ki = 0.05;
     6ee:	8d ec       	ldi	r24, 0xCD	; 205
     6f0:	9c ec       	ldi	r25, 0xCC	; 204
     6f2:	ac e4       	ldi	r26, 0x4C	; 76
     6f4:	bd e3       	ldi	r27, 0x3D	; 61
     6f6:	80 93 e2 02 	sts	0x02E2, r24
     6fa:	90 93 e3 02 	sts	0x02E3, r25
     6fe:	a0 93 e4 02 	sts	0x02E4, r26
     702:	b0 93 e5 02 	sts	0x02E5, r27
     706:	08 95       	ret
	}else if(mode == HARD){
     708:	82 30       	cpi	r24, 0x02	; 2
     70a:	21 f5       	brne	.+72     	; 0x754 <set_USB_mode+0xe8>
		Kp = 1;
     70c:	80 e0       	ldi	r24, 0x00	; 0
     70e:	90 e0       	ldi	r25, 0x00	; 0
     710:	a0 e8       	ldi	r26, 0x80	; 128
     712:	bf e3       	ldi	r27, 0x3F	; 63
     714:	80 93 ec 02 	sts	0x02EC, r24
     718:	90 93 ed 02 	sts	0x02ED, r25
     71c:	a0 93 ee 02 	sts	0x02EE, r26
     720:	b0 93 ef 02 	sts	0x02EF, r27
		Kd = 0.1;
     724:	8d ec       	ldi	r24, 0xCD	; 205
     726:	9c ec       	ldi	r25, 0xCC	; 204
     728:	ac ec       	ldi	r26, 0xCC	; 204
     72a:	bd e3       	ldi	r27, 0x3D	; 61
     72c:	80 93 e8 02 	sts	0x02E8, r24
     730:	90 93 e9 02 	sts	0x02E9, r25
     734:	a0 93 ea 02 	sts	0x02EA, r26
     738:	b0 93 eb 02 	sts	0x02EB, r27
		Ki = 0.01;
     73c:	8a e0       	ldi	r24, 0x0A	; 10
     73e:	97 ed       	ldi	r25, 0xD7	; 215
     740:	a3 e2       	ldi	r26, 0x23	; 35
     742:	bc e3       	ldi	r27, 0x3C	; 60
     744:	80 93 e2 02 	sts	0x02E2, r24
     748:	90 93 e3 02 	sts	0x02E3, r25
     74c:	a0 93 e4 02 	sts	0x02E4, r26
     750:	b0 93 e5 02 	sts	0x02E5, r27
     754:	08 95       	ret

00000756 <set_PS2_mode>:
	}
}

void set_PS2_mode(difficulty mode){
	if(mode == EASY){
     756:	81 11       	cpse	r24, r1
     758:	07 c0       	rjmp	.+14     	; 0x768 <set_PS2_mode+0x12>
		max_motor_value = SPEED_EASY;
     75a:	86 e9       	ldi	r24, 0x96	; 150
     75c:	90 e0       	ldi	r25, 0x00	; 0
     75e:	90 93 d5 02 	sts	0x02D5, r25
     762:	80 93 d4 02 	sts	0x02D4, r24
     766:	08 95       	ret
	}else if(mode == MEDIUM){
     768:	81 30       	cpi	r24, 0x01	; 1
     76a:	39 f4       	brne	.+14     	; 0x77a <set_PS2_mode+0x24>
		max_motor_value = SPEED_MEDIUM;
     76c:	84 eb       	ldi	r24, 0xB4	; 180
     76e:	90 e0       	ldi	r25, 0x00	; 0
     770:	90 93 d5 02 	sts	0x02D5, r25
     774:	80 93 d4 02 	sts	0x02D4, r24
     778:	08 95       	ret
	}else if(mode == HARD){
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	31 f4       	brne	.+12     	; 0x78a <set_PS2_mode+0x34>
		max_motor_value = SPEED_HARD;
     77e:	81 ee       	ldi	r24, 0xE1	; 225
     780:	90 e0       	ldi	r25, 0x00	; 0
     782:	90 93 d5 02 	sts	0x02D5, r25
     786:	80 93 d4 02 	sts	0x02D4, r24
     78a:	08 95       	ret

0000078c <PS2_update_input>:
	}
}

void PS2_update_input(void){
     78c:	cf 93       	push	r28
     78e:	df 93       	push	r29
	clr_bit(TIMSK3, TOIE3);
     790:	c1 e7       	ldi	r28, 0x71	; 113
     792:	d0 e0       	ldi	r29, 0x00	; 0
     794:	88 81       	ld	r24, Y
     796:	8e 7f       	andi	r24, 0xFE	; 254
     798:	88 83       	st	Y, r24
	motor_velocity_control(motor_controller);
     79a:	80 91 e7 02 	lds	r24, 0x02E7
     79e:	90 e0       	ldi	r25, 0x00	; 0
     7a0:	ed d1       	rcall	.+986    	; 0xb7c <motor_velocity_control>
	servo_set_pos(servo_controller);
     7a2:	80 91 e6 02 	lds	r24, 0x02E6
     7a6:	3f d2       	rcall	.+1150   	; 0xc26 <servo_set_pos>
	set_bit(TIMSK3, TOIE3);
     7a8:	88 81       	ld	r24, Y
     7aa:	81 60       	ori	r24, 0x01	; 1
     7ac:	88 83       	st	Y, r24
	timer_flag = 0;
     7ae:	10 92 cd 02 	sts	0x02CD, r1
     7b2:	10 92 cc 02 	sts	0x02CC, r1
}
     7b6:	df 91       	pop	r29
     7b8:	cf 91       	pop	r28
     7ba:	08 95       	ret

000007bc <PS2_play_game>:

void PS2_play_game(){	
	while(!IR_score()){
     7bc:	11 c0       	rjmp	.+34     	; 0x7e0 <PS2_play_game+0x24>
		if(rx_int_flag){
     7be:	80 91 d8 02 	lds	r24, 0x02D8
     7c2:	81 11       	cpse	r24, r1
			update_control_values();
     7c4:	9b de       	rcall	.-714    	; 0x4fc <update_control_values>
			}if(timer_flag == 1){
     7c6:	80 91 cc 02 	lds	r24, 0x02CC
     7ca:	90 91 cd 02 	lds	r25, 0x02CD
     7ce:	01 97       	sbiw	r24, 0x01	; 1
     7d0:	09 f4       	brne	.+2      	; 0x7d4 <PS2_play_game+0x18>
			PS2_update_input();
     7d2:	dc df       	rcall	.-72     	; 0x78c <PS2_update_input>
     7d4:	8f e3       	ldi	r24, 0x3F	; 63
     7d6:	9f e1       	ldi	r25, 0x1F	; 31
     7d8:	01 97       	sbiw	r24, 0x01	; 1
     7da:	f1 f7       	brne	.-4      	; 0x7d8 <PS2_play_game+0x1c>
     7dc:	00 c0       	rjmp	.+0      	; 0x7de <PS2_play_game+0x22>
     7de:	00 00       	nop
	set_bit(TIMSK3, TOIE3);
	timer_flag = 0;
}

void PS2_play_game(){	
	while(!IR_score()){
     7e0:	32 d0       	rcall	.+100    	; 0x846 <IR_score>
     7e2:	89 2b       	or	r24, r25
     7e4:	61 f3       	breq	.-40     	; 0x7be <PS2_play_game+0x2>
			}if(timer_flag == 1){
			PS2_update_input();
		}
		_delay_ms(2);
	}	
	end_game();
     7e6:	08 df       	rcall	.-496    	; 0x5f8 <end_game>
	current_state = IDLE;  //waiting for message about new game
     7e8:	10 92 d7 02 	sts	0x02D7, r1
     7ec:	08 95       	ret

000007ee <__vector_35>:
}


ISR(TIMER3_OVF_vect){
     7ee:	1f 92       	push	r1
     7f0:	0f 92       	push	r0
     7f2:	0f b6       	in	r0, 0x3f	; 63
     7f4:	0f 92       	push	r0
     7f6:	11 24       	eor	r1, r1
     7f8:	8f 93       	push	r24
     7fa:	9f 93       	push	r25
	timer_flag = 1;
     7fc:	81 e0       	ldi	r24, 0x01	; 1
     7fe:	90 e0       	ldi	r25, 0x00	; 0
     800:	90 93 cd 02 	sts	0x02CD, r25
     804:	80 93 cc 02 	sts	0x02CC, r24
     808:	9f 91       	pop	r25
     80a:	8f 91       	pop	r24
     80c:	0f 90       	pop	r0
     80e:	0f be       	out	0x3f, r0	; 63
     810:	0f 90       	pop	r0
     812:	1f 90       	pop	r1
     814:	18 95       	reti

00000816 <IR_digital_filter>:

#include <stdio.h>
#include "IR_driver.h"
#include "ADC_driver.h"

int IR_digital_filter(void){
     816:	0f 93       	push	r16
     818:	1f 93       	push	r17
     81a:	cf 93       	push	r28
     81c:	df 93       	push	r29
     81e:	c4 e0       	ldi	r28, 0x04	; 4
     820:	d0 e0       	ldi	r29, 0x00	; 0
	uint16_t total_read_value = 0;
     822:	00 e0       	ldi	r16, 0x00	; 0
     824:	10 e0       	ldi	r17, 0x00	; 0
	for(int i = 0 ; i < 4 ; i++){
		total_read_value += ADC_read();
     826:	27 de       	rcall	.-946    	; 0x476 <ADC_read>
     828:	08 0f       	add	r16, r24
     82a:	19 1f       	adc	r17, r25
     82c:	21 97       	sbiw	r28, 0x01	; 1
#include "IR_driver.h"
#include "ADC_driver.h"

int IR_digital_filter(void){
	uint16_t total_read_value = 0;
	for(int i = 0 ; i < 4 ; i++){
     82e:	20 97       	sbiw	r28, 0x00	; 0
     830:	d1 f7       	brne	.-12     	; 0x826 <IR_digital_filter+0x10>
		total_read_value += ADC_read();
	}
	return total_read_value/4;
}
     832:	c8 01       	movw	r24, r16
     834:	96 95       	lsr	r25
     836:	87 95       	ror	r24
     838:	96 95       	lsr	r25
     83a:	87 95       	ror	r24
     83c:	df 91       	pop	r29
     83e:	cf 91       	pop	r28
     840:	1f 91       	pop	r17
     842:	0f 91       	pop	r16
     844:	08 95       	ret

00000846 <IR_score>:

int IR_score(){
	if(IR_digital_filter() < 250){
     846:	e7 df       	rcall	.-50     	; 0x816 <IR_digital_filter>
     848:	21 e0       	ldi	r18, 0x01	; 1
     84a:	30 e0       	ldi	r19, 0x00	; 0
     84c:	8a 3f       	cpi	r24, 0xFA	; 250
     84e:	91 05       	cpc	r25, r1
     850:	14 f0       	brlt	.+4      	; 0x856 <IR_score+0x10>
     852:	20 e0       	ldi	r18, 0x00	; 0
     854:	30 e0       	ldi	r19, 0x00	; 0
		return 1;
	}return 0;
}
     856:	c9 01       	movw	r24, r18
     858:	08 95       	ret

0000085a <motor_set_dir>:
	motor_set_dir();
	DAC_send_data(motor_input);
}

void motor_set_dir(void){
	if (dir == LEFT){
     85a:	80 91 f2 02 	lds	r24, 0x02F2
     85e:	81 30       	cpi	r24, 0x01	; 1
     860:	31 f4       	brne	.+12     	; 0x86e <motor_set_dir+0x14>
		clr_bit(PORTH, PH1);
     862:	e2 e0       	ldi	r30, 0x02	; 2
     864:	f1 e0       	ldi	r31, 0x01	; 1
     866:	80 81       	ld	r24, Z
     868:	8d 7f       	andi	r24, 0xFD	; 253
     86a:	80 83       	st	Z, r24
     86c:	08 95       	ret
	}else{
		set_bit(PORTH, PH1);
     86e:	e2 e0       	ldi	r30, 0x02	; 2
     870:	f1 e0       	ldi	r31, 0x01	; 1
     872:	80 81       	ld	r24, Z
     874:	82 60       	ori	r24, 0x02	; 2
     876:	80 83       	st	Z, r24
     878:	08 95       	ret

0000087a <motor_power>:
	//Interrupt enable overflow
	set_bit(TIMSK3, TOIE3);
}

// Set the power of the motor
void motor_power(int motor_input){
     87a:	cf 93       	push	r28
     87c:	c8 2f       	mov	r28, r24
	motor_set_dir();
     87e:	ed df       	rcall	.-38     	; 0x85a <motor_set_dir>
	DAC_send_data(motor_input);
     880:	8c 2f       	mov	r24, r28
     882:	29 de       	rcall	.-942    	; 0x4d6 <DAC_send_data>
}
     884:	cf 91       	pop	r28
     886:	08 95       	ret

00000888 <motor_reset_encoder>:
		set_bit(PORTH, PH1);
	}
}

void motor_reset_encoder(void){
	clr_bit(PORTH, PH6);
     888:	e2 e0       	ldi	r30, 0x02	; 2
     88a:	f1 e0       	ldi	r31, 0x01	; 1
     88c:	80 81       	ld	r24, Z
     88e:	8f 7b       	andi	r24, 0xBF	; 191
     890:	80 83       	st	Z, r24
     892:	8b e5       	ldi	r24, 0x5B	; 91
     894:	94 e4       	ldi	r25, 0x44	; 68
     896:	01 97       	sbiw	r24, 0x01	; 1
     898:	f1 f7       	brne	.-4      	; 0x896 <motor_reset_encoder+0xe>
     89a:	00 c0       	rjmp	.+0      	; 0x89c <motor_reset_encoder+0x14>
     89c:	00 00       	nop
	_delay_ms(70);	
	set_bit(PORTH, PH6);
     89e:	80 81       	ld	r24, Z
     8a0:	80 64       	ori	r24, 0x40	; 64
     8a2:	80 83       	st	Z, r24
     8a4:	08 95       	ret

000008a6 <motor_init>:
int max_motor_value = 0; 
int prev_error = 0; 
 

void motor_init(void){
	DAC_init();
     8a6:	11 de       	rcall	.-990    	; 0x4ca <DAC_init>
	//declare output pins
	set_bit(DDRH, PH4);				//EN as output
     8a8:	e1 e0       	ldi	r30, 0x01	; 1
     8aa:	f1 e0       	ldi	r31, 0x01	; 1
     8ac:	80 81       	ld	r24, Z
     8ae:	80 61       	ori	r24, 0x10	; 16
     8b0:	80 83       	st	Z, r24
	//enable motor
	set_bit(PORTH, PH4);
     8b2:	a2 e0       	ldi	r26, 0x02	; 2
     8b4:	b1 e0       	ldi	r27, 0x01	; 1
     8b6:	8c 91       	ld	r24, X
     8b8:	80 61       	ori	r24, 0x10	; 16
     8ba:	8c 93       	st	X, r24
	set_bit(DDRH, PH1);				//DIR as output
     8bc:	80 81       	ld	r24, Z
     8be:	82 60       	ori	r24, 0x02	; 2
     8c0:	80 83       	st	Z, r24
	set_bit(DDRH, PH5);				//!OE as output
     8c2:	80 81       	ld	r24, Z
     8c4:	80 62       	ori	r24, 0x20	; 32
     8c6:	80 83       	st	Z, r24
	set_bit(DDRH, PH3);				//SEL as output
     8c8:	80 81       	ld	r24, Z
     8ca:	88 60       	ori	r24, 0x08	; 8
     8cc:	80 83       	st	Z, r24
	set_bit(DDRH, PH6);				//!RST as output
     8ce:	80 81       	ld	r24, Z
     8d0:	80 64       	ori	r24, 0x40	; 64
     8d2:	80 83       	st	Z, r24
	
	set_bit(PORTH, PH5);			//Output enables
     8d4:	8c 91       	ld	r24, X
     8d6:	80 62       	ori	r24, 0x20	; 32
     8d8:	8c 93       	st	X, r24
	set_bit(PORTH, PH6);			//set restart to pin
     8da:	8c 91       	ld	r24, X
     8dc:	80 64       	ori	r24, 0x40	; 64
     8de:	8c 93       	st	X, r24

	DDRK = 0x00;
     8e0:	10 92 07 01 	sts	0x0107, r1
	motor_reset_encoder();
     8e4:	d1 df       	rcall	.-94     	; 0x888 <motor_reset_encoder>
	
	//Set timer/counter0 interrupt
	//Normal mode
	clr_bit(TCCR3A, WGM31);
     8e6:	e0 e9       	ldi	r30, 0x90	; 144
     8e8:	f0 e0       	ldi	r31, 0x00	; 0
     8ea:	80 81       	ld	r24, Z
     8ec:	8d 7f       	andi	r24, 0xFD	; 253
     8ee:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     8f0:	80 81       	ld	r24, Z
     8f2:	8e 7f       	andi	r24, 0xFE	; 254
     8f4:	80 83       	st	Z, r24
	
	//Prescale Fosc/6
	set_bit(TCCR3B, CS31);
     8f6:	e1 e9       	ldi	r30, 0x91	; 145
     8f8:	f0 e0       	ldi	r31, 0x00	; 0
     8fa:	80 81       	ld	r24, Z
     8fc:	82 60       	ori	r24, 0x02	; 2
     8fe:	80 83       	st	Z, r24

	//Interrupt enable overflow
	set_bit(TIMSK3, TOIE3);
     900:	e1 e7       	ldi	r30, 0x71	; 113
     902:	f0 e0       	ldi	r31, 0x00	; 0
     904:	80 81       	ld	r24, Z
     906:	81 60       	ori	r24, 0x01	; 1
     908:	80 83       	st	Z, r24
     90a:	08 95       	ret

0000090c <motor_read_encoder_unscaled>:
	set_bit(PORTH, PH6);
}

// Read the unscaled values given by the encoder
int16_t motor_read_encoder_unscaled(void){
	clr_bit(PORTH, PH5);		//!OE low
     90c:	e2 e0       	ldi	r30, 0x02	; 2
     90e:	f1 e0       	ldi	r31, 0x01	; 1
     910:	80 81       	ld	r24, Z
     912:	8f 7d       	andi	r24, 0xDF	; 223
     914:	80 83       	st	Z, r24
	clr_bit(PORTH, PH3);		//SEL low
     916:	80 81       	ld	r24, Z
     918:	87 7f       	andi	r24, 0xF7	; 247
     91a:	80 83       	st	Z, r24
     91c:	87 e8       	ldi	r24, 0x87	; 135
     91e:	93 e1       	ldi	r25, 0x13	; 19
     920:	01 97       	sbiw	r24, 0x01	; 1
     922:	f1 f7       	brne	.-4      	; 0x920 <motor_read_encoder_unscaled+0x14>
     924:	00 c0       	rjmp	.+0      	; 0x926 <motor_read_encoder_unscaled+0x1a>
     926:	00 00       	nop
	_delay_ms(20);
	int16_t data = PINK << 8;	//Read MSB
     928:	80 91 06 01 	lds	r24, 0x0106
     92c:	90 e0       	ldi	r25, 0x00	; 0
     92e:	98 2f       	mov	r25, r24
     930:	88 27       	eor	r24, r24
	set_bit(PORTH, PH3);		//SEL high
     932:	20 81       	ld	r18, Z
     934:	28 60       	ori	r18, 0x08	; 8
     936:	20 83       	st	Z, r18
     938:	e7 e8       	ldi	r30, 0x87	; 135
     93a:	f3 e1       	ldi	r31, 0x13	; 19
     93c:	31 97       	sbiw	r30, 0x01	; 1
     93e:	f1 f7       	brne	.-4      	; 0x93c <motor_read_encoder_unscaled+0x30>
     940:	00 c0       	rjmp	.+0      	; 0x942 <motor_read_encoder_unscaled+0x36>
     942:	00 00       	nop
	_delay_ms(20);


	data = PINK | data;
     944:	20 91 06 01 	lds	r18, 0x0106
	set_bit(PORTH, PH5);		//!OE high
     948:	e2 e0       	ldi	r30, 0x02	; 2
     94a:	f1 e0       	ldi	r31, 0x01	; 1
     94c:	30 81       	ld	r19, Z
     94e:	30 62       	ori	r19, 0x20	; 32
     950:	30 83       	st	Z, r19
	
	return data;
}
     952:	82 2b       	or	r24, r18
     954:	08 95       	ret

00000956 <motor_read_encoder>:


int16_t motor_read_encoder(void){
     956:	cf 92       	push	r12
     958:	df 92       	push	r13
     95a:	ef 92       	push	r14
     95c:	ff 92       	push	r15
     95e:	cf 93       	push	r28
     960:	df 93       	push	r29
	int data = motor_read_encoder_unscaled();
     962:	d4 df       	rcall	.-88     	; 0x90c <motor_read_encoder_unscaled>
     964:	ec 01       	movw	r28, r24
	return -((double)(255)/(0-right_pos))*data;
     966:	60 91 f3 02 	lds	r22, 0x02F3
     96a:	70 91 f4 02 	lds	r23, 0x02F4
     96e:	71 95       	neg	r23
     970:	61 95       	neg	r22
     972:	71 09       	sbc	r23, r1
     974:	88 27       	eor	r24, r24
     976:	77 fd       	sbrc	r23, 7
     978:	80 95       	com	r24
     97a:	98 2f       	mov	r25, r24
     97c:	9e d4       	rcall	.+2364   	; 0x12ba <__floatsisf>
     97e:	9b 01       	movw	r18, r22
     980:	ac 01       	movw	r20, r24
     982:	60 e0       	ldi	r22, 0x00	; 0
     984:	70 e0       	ldi	r23, 0x00	; 0
     986:	8f e7       	ldi	r24, 0x7F	; 127
     988:	93 e4       	ldi	r25, 0x43	; 67
     98a:	fc d3       	rcall	.+2040   	; 0x1184 <__divsf3>
     98c:	6b 01       	movw	r12, r22
     98e:	7c 01       	movw	r14, r24
     990:	f7 fa       	bst	r15, 7
     992:	f0 94       	com	r15
     994:	f7 f8       	bld	r15, 7
     996:	f0 94       	com	r15
     998:	be 01       	movw	r22, r28
     99a:	88 27       	eor	r24, r24
     99c:	77 fd       	sbrc	r23, 7
     99e:	80 95       	com	r24
     9a0:	98 2f       	mov	r25, r24
     9a2:	8b d4       	rcall	.+2326   	; 0x12ba <__floatsisf>
     9a4:	9b 01       	movw	r18, r22
     9a6:	ac 01       	movw	r20, r24
     9a8:	c7 01       	movw	r24, r14
     9aa:	b6 01       	movw	r22, r12
     9ac:	3a d5       	rcall	.+2676   	; 0x1422 <__mulsf3>
     9ae:	52 d4       	rcall	.+2212   	; 0x1254 <__fixsfsi>
}
     9b0:	cb 01       	movw	r24, r22
     9b2:	df 91       	pop	r29
     9b4:	cf 91       	pop	r28
     9b6:	ff 90       	pop	r15
     9b8:	ef 90       	pop	r14
     9ba:	df 90       	pop	r13
     9bc:	cf 90       	pop	r12
     9be:	08 95       	ret

000009c0 <motor_calibration>:

void motor_calibration(void){
	//drive to left corner
	dir = LEFT;
     9c0:	81 e0       	ldi	r24, 0x01	; 1
     9c2:	80 93 f2 02 	sts	0x02F2, r24
	motor_power(150);
     9c6:	86 e9       	ldi	r24, 0x96	; 150
     9c8:	90 e0       	ldi	r25, 0x00	; 0
     9ca:	57 df       	rcall	.-338    	; 0x87a <motor_power>
     9cc:	2f ed       	ldi	r18, 0xDF	; 223
     9ce:	82 e2       	ldi	r24, 0x22	; 34
     9d0:	92 e0       	ldi	r25, 0x02	; 2
     9d2:	21 50       	subi	r18, 0x01	; 1
     9d4:	80 40       	sbci	r24, 0x00	; 0
     9d6:	90 40       	sbci	r25, 0x00	; 0
     9d8:	e1 f7       	brne	.-8      	; 0x9d2 <motor_calibration+0x12>
     9da:	00 c0       	rjmp	.+0      	; 0x9dc <motor_calibration+0x1c>
     9dc:	00 00       	nop
	_delay_ms(700);
	
	//choose zero-position
	motor_reset_encoder();
     9de:	54 df       	rcall	.-344    	; 0x888 <motor_reset_encoder>
	
	dir = RIGHT;
     9e0:	10 92 f2 02 	sts	0x02F2, r1
	motor_power(150);
     9e4:	86 e9       	ldi	r24, 0x96	; 150
     9e6:	90 e0       	ldi	r25, 0x00	; 0
     9e8:	48 df       	rcall	.-368    	; 0x87a <motor_power>
     9ea:	2f ed       	ldi	r18, 0xDF	; 223
     9ec:	82 e2       	ldi	r24, 0x22	; 34
     9ee:	92 e0       	ldi	r25, 0x02	; 2
     9f0:	21 50       	subi	r18, 0x01	; 1
     9f2:	80 40       	sbci	r24, 0x00	; 0
     9f4:	90 40       	sbci	r25, 0x00	; 0
     9f6:	e1 f7       	brne	.-8      	; 0x9f0 <motor_calibration+0x30>
     9f8:	00 c0       	rjmp	.+0      	; 0x9fa <motor_calibration+0x3a>
     9fa:	00 00       	nop
	_delay_ms(700);
	right_pos = motor_read_encoder_unscaled();
     9fc:	87 df       	rcall	.-242    	; 0x90c <motor_read_encoder_unscaled>
     9fe:	90 93 f4 02 	sts	0x02F4, r25
     a02:	80 93 f3 02 	sts	0x02F3, r24
	motor_power(STOP);
     a06:	80 e0       	ldi	r24, 0x00	; 0
     a08:	90 e0       	ldi	r25, 0x00	; 0
     a0a:	37 df       	rcall	.-402    	; 0x87a <motor_power>
	
	dir = LEFT;
     a0c:	81 e0       	ldi	r24, 0x01	; 1
     a0e:	80 93 f2 02 	sts	0x02F2, r24
	motor_power(150);
     a12:	86 e9       	ldi	r24, 0x96	; 150
     a14:	90 e0       	ldi	r25, 0x00	; 0
     a16:	31 df       	rcall	.-414    	; 0x87a <motor_power>
	left_pos = motor_read_encoder_unscaled();
     a18:	79 df       	rcall	.-270    	; 0x90c <motor_read_encoder_unscaled>
     a1a:	90 93 f1 02 	sts	0x02F1, r25
     a1e:	80 93 f0 02 	sts	0x02F0, r24
     a22:	2f e7       	ldi	r18, 0x7F	; 127
     a24:	89 ea       	ldi	r24, 0xA9	; 169
     a26:	93 e0       	ldi	r25, 0x03	; 3
     a28:	21 50       	subi	r18, 0x01	; 1
     a2a:	80 40       	sbci	r24, 0x00	; 0
     a2c:	90 40       	sbci	r25, 0x00	; 0
     a2e:	e1 f7       	brne	.-8      	; 0xa28 <motor_calibration+0x68>
     a30:	00 c0       	rjmp	.+0      	; 0xa32 <motor_calibration+0x72>
     a32:	00 00       	nop
	_delay_ms(1200);
	motor_reset_encoder();
     a34:	29 cf       	rjmp	.-430    	; 0x888 <motor_reset_encoder>
     a36:	08 95       	ret

00000a38 <motor_PID>:
}

// PID Controller for the motor, controlling the placement of the racket
int motor_PID(int slider_value, float Kp, float Ki, float Kd){
     a38:	4f 92       	push	r4
     a3a:	5f 92       	push	r5
     a3c:	6f 92       	push	r6
     a3e:	7f 92       	push	r7
     a40:	8f 92       	push	r8
     a42:	9f 92       	push	r9
     a44:	af 92       	push	r10
     a46:	bf 92       	push	r11
     a48:	cf 92       	push	r12
     a4a:	df 92       	push	r13
     a4c:	ef 92       	push	r14
     a4e:	ff 92       	push	r15
     a50:	0f 93       	push	r16
     a52:	1f 93       	push	r17
     a54:	cf 93       	push	r28
     a56:	df 93       	push	r29
     a58:	ec 01       	movw	r28, r24
     a5a:	4a 01       	movw	r8, r20
     a5c:	5b 01       	movw	r10, r22
     a5e:	28 01       	movw	r4, r16
     a60:	39 01       	movw	r6, r18
	static float integral = 0; 
	int data = motor_read_encoder();
     a62:	79 df       	rcall	.-270    	; 0x956 <motor_read_encoder>
	int error = slider_value - data; 
     a64:	c8 1b       	sub	r28, r24
     a66:	d9 0b       	sbc	r29, r25

	if (error > 0){
     a68:	1c 16       	cp	r1, r28
     a6a:	1d 06       	cpc	r1, r29
     a6c:	1c f4       	brge	.+6      	; 0xa74 <motor_PID+0x3c>
		dir = RIGHT;
     a6e:	10 92 f2 02 	sts	0x02F2, r1
     a72:	03 c0       	rjmp	.+6      	; 0xa7a <motor_PID+0x42>
	}else{
		dir = LEFT; 
     a74:	81 e0       	ldi	r24, 0x01	; 1
     a76:	80 93 f2 02 	sts	0x02F2, r24
	}
	//in case of error too small, stop integration
	if(abs(error) > epsilon){
     a7a:	8e 01       	movw	r16, r28
     a7c:	dd 23       	and	r29, r29
     a7e:	24 f4       	brge	.+8      	; 0xa88 <motor_PID+0x50>
     a80:	00 27       	eor	r16, r16
     a82:	11 27       	eor	r17, r17
     a84:	0c 1b       	sub	r16, r28
     a86:	1d 0b       	sbc	r17, r29
     a88:	02 30       	cpi	r16, 0x02	; 2
     a8a:	11 05       	cpc	r17, r1
     a8c:	f4 f0       	brlt	.+60     	; 0xaca <motor_PID+0x92>
		integral = integral + error*dt;
     a8e:	be 01       	movw	r22, r28
     a90:	88 27       	eor	r24, r24
     a92:	77 fd       	sbrc	r23, 7
     a94:	80 95       	com	r24
     a96:	98 2f       	mov	r25, r24
     a98:	10 d4       	rcall	.+2080   	; 0x12ba <__floatsisf>
     a9a:	2f e6       	ldi	r18, 0x6F	; 111
     a9c:	32 e1       	ldi	r19, 0x12	; 18
     a9e:	43 e0       	ldi	r20, 0x03	; 3
     aa0:	5d e3       	ldi	r21, 0x3D	; 61
     aa2:	bf d4       	rcall	.+2430   	; 0x1422 <__mulsf3>
     aa4:	9b 01       	movw	r18, r22
     aa6:	ac 01       	movw	r20, r24
     aa8:	60 91 ce 02 	lds	r22, 0x02CE
     aac:	70 91 cf 02 	lds	r23, 0x02CF
     ab0:	80 91 d0 02 	lds	r24, 0x02D0
     ab4:	90 91 d1 02 	lds	r25, 0x02D1
     ab8:	fd d2       	rcall	.+1530   	; 0x10b4 <__addsf3>
     aba:	60 93 ce 02 	sts	0x02CE, r22
     abe:	70 93 cf 02 	sts	0x02CF, r23
     ac2:	80 93 d0 02 	sts	0x02D0, r24
     ac6:	90 93 d1 02 	sts	0x02D1, r25
	} 
	float derivate = (error - prev_error)/dt;
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     aca:	b8 01       	movw	r22, r16
     acc:	88 27       	eor	r24, r24
     ace:	77 fd       	sbrc	r23, 7
     ad0:	80 95       	com	r24
     ad2:	98 2f       	mov	r25, r24
     ad4:	f2 d3       	rcall	.+2020   	; 0x12ba <__floatsisf>
     ad6:	a5 01       	movw	r20, r10
     ad8:	94 01       	movw	r18, r8
     ada:	a3 d4       	rcall	.+2374   	; 0x1422 <__mulsf3>
     adc:	4b 01       	movw	r8, r22
     ade:	5c 01       	movw	r10, r24
     ae0:	20 91 ce 02 	lds	r18, 0x02CE
     ae4:	30 91 cf 02 	lds	r19, 0x02CF
     ae8:	40 91 d0 02 	lds	r20, 0x02D0
     aec:	50 91 d1 02 	lds	r21, 0x02D1
     af0:	c3 01       	movw	r24, r6
     af2:	b2 01       	movw	r22, r4
     af4:	96 d4       	rcall	.+2348   	; 0x1422 <__mulsf3>
     af6:	9b 01       	movw	r18, r22
     af8:	ac 01       	movw	r20, r24
     afa:	c5 01       	movw	r24, r10
     afc:	b4 01       	movw	r22, r8
     afe:	da d2       	rcall	.+1460   	; 0x10b4 <__addsf3>
     b00:	4b 01       	movw	r8, r22
     b02:	5c 01       	movw	r10, r24
	}
	//in case of error too small, stop integration
	if(abs(error) > epsilon){
		integral = integral + error*dt;
	} 
	float derivate = (error - prev_error)/dt;
     b04:	80 91 d2 02 	lds	r24, 0x02D2
     b08:	90 91 d3 02 	lds	r25, 0x02D3
     b0c:	be 01       	movw	r22, r28
     b0e:	68 1b       	sub	r22, r24
     b10:	79 0b       	sbc	r23, r25
     b12:	88 27       	eor	r24, r24
     b14:	77 fd       	sbrc	r23, 7
     b16:	80 95       	com	r24
     b18:	98 2f       	mov	r25, r24
     b1a:	cf d3       	rcall	.+1950   	; 0x12ba <__floatsisf>
     b1c:	2f e6       	ldi	r18, 0x6F	; 111
     b1e:	32 e1       	ldi	r19, 0x12	; 18
     b20:	43 e0       	ldi	r20, 0x03	; 3
     b22:	5d e3       	ldi	r21, 0x3D	; 61
     b24:	2f d3       	rcall	.+1630   	; 0x1184 <__divsf3>
     b26:	9b 01       	movw	r18, r22
     b28:	ac 01       	movw	r20, r24
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     b2a:	c7 01       	movw	r24, r14
     b2c:	b6 01       	movw	r22, r12
     b2e:	79 d4       	rcall	.+2290   	; 0x1422 <__mulsf3>
     b30:	9b 01       	movw	r18, r22
     b32:	ac 01       	movw	r20, r24
     b34:	c5 01       	movw	r24, r10
     b36:	b4 01       	movw	r22, r8
     b38:	bd d2       	rcall	.+1402   	; 0x10b4 <__addsf3>
     b3a:	8c d3       	rcall	.+1816   	; 0x1254 <__fixsfsi>
     b3c:	77 23       	and	r23, r23
     b3e:	14 f4       	brge	.+4      	; 0xb44 <motor_PID+0x10c>
     b40:	60 e0       	ldi	r22, 0x00	; 0
     b42:	70 e0       	ldi	r23, 0x00	; 0
	if (output > MAX) {
		output = MAX;
	}else if (output < MIN){
		output = MIN;
	} 
	prev_error = error;
     b44:	d0 93 d3 02 	sts	0x02D3, r29
     b48:	c0 93 d2 02 	sts	0x02D2, r28
     b4c:	cb 01       	movw	r24, r22
     b4e:	6f 3f       	cpi	r22, 0xFF	; 255
     b50:	71 05       	cpc	r23, r1
     b52:	19 f0       	breq	.+6      	; 0xb5a <motor_PID+0x122>
     b54:	14 f0       	brlt	.+4      	; 0xb5a <motor_PID+0x122>
     b56:	8f ef       	ldi	r24, 0xFF	; 255
     b58:	90 e0       	ldi	r25, 0x00	; 0
	return output;
}
     b5a:	df 91       	pop	r29
     b5c:	cf 91       	pop	r28
     b5e:	1f 91       	pop	r17
     b60:	0f 91       	pop	r16
     b62:	ff 90       	pop	r15
     b64:	ef 90       	pop	r14
     b66:	df 90       	pop	r13
     b68:	cf 90       	pop	r12
     b6a:	bf 90       	pop	r11
     b6c:	af 90       	pop	r10
     b6e:	9f 90       	pop	r9
     b70:	8f 90       	pop	r8
     b72:	7f 90       	pop	r7
     b74:	6f 90       	pop	r6
     b76:	5f 90       	pop	r5
     b78:	4f 90       	pop	r4
     b7a:	08 95       	ret

00000b7c <motor_velocity_control>:

//Scales and controls the velocity of the motor, when using PS2 controller
void motor_velocity_control(int control_value){
     b7c:	cf 93       	push	r28
     b7e:	df 93       	push	r29
     b80:	ec 01       	movw	r28, r24
	if (control_value < 160){
     b82:	80 3a       	cpi	r24, 0xA0	; 160
     b84:	91 05       	cpc	r25, r1
     b86:	24 f4       	brge	.+8      	; 0xb90 <motor_velocity_control+0x14>
		dir = LEFT;
     b88:	81 e0       	ldi	r24, 0x01	; 1
     b8a:	80 93 f2 02 	sts	0x02F2, r24
     b8e:	05 c0       	rjmp	.+10     	; 0xb9a <motor_velocity_control+0x1e>
	}else if (control_value > 90){
     b90:	8b 35       	cpi	r24, 0x5B	; 91
     b92:	91 05       	cpc	r25, r1
     b94:	14 f0       	brlt	.+4      	; 0xb9a <motor_velocity_control+0x1e>
		dir = RIGHT;
     b96:	10 92 f2 02 	sts	0x02F2, r1
	}
	int input;
	motor_set_dir();
     b9a:	5f de       	rcall	.-834    	; 0x85a <motor_set_dir>
	if(control_value > 160){
     b9c:	c1 3a       	cpi	r28, 0xA1	; 161
     b9e:	d1 05       	cpc	r29, r1
     ba0:	8c f0       	brlt	.+34     	; 0xbc4 <motor_velocity_control+0x48>
		input = (int)(control_value-135)*2.125;
     ba2:	be 01       	movw	r22, r28
     ba4:	67 58       	subi	r22, 0x87	; 135
     ba6:	71 09       	sbc	r23, r1
     ba8:	88 27       	eor	r24, r24
     baa:	77 fd       	sbrc	r23, 7
     bac:	80 95       	com	r24
     bae:	98 2f       	mov	r25, r24
     bb0:	84 d3       	rcall	.+1800   	; 0x12ba <__floatsisf>
     bb2:	20 e0       	ldi	r18, 0x00	; 0
     bb4:	30 e0       	ldi	r19, 0x00	; 0
     bb6:	48 e0       	ldi	r20, 0x08	; 8
     bb8:	50 e4       	ldi	r21, 0x40	; 64
     bba:	33 d4       	rcall	.+2150   	; 0x1422 <__mulsf3>
     bbc:	4b d3       	rcall	.+1686   	; 0x1254 <__fixsfsi>
     bbe:	56 2f       	mov	r21, r22
     bc0:	47 2f       	mov	r20, r23
     bc2:	1c c0       	rjmp	.+56     	; 0xbfc <motor_velocity_control+0x80>
	}else if(control_value < 90){
     bc4:	ca 35       	cpi	r28, 0x5A	; 90
     bc6:	d1 05       	cpc	r29, r1
     bc8:	bc f4       	brge	.+46     	; 0xbf8 <motor_velocity_control+0x7c>
		input = (int)(130-control_value)*(double)255/130;
     bca:	62 e8       	ldi	r22, 0x82	; 130
     bcc:	70 e0       	ldi	r23, 0x00	; 0
     bce:	6c 1b       	sub	r22, r28
     bd0:	7d 0b       	sbc	r23, r29
     bd2:	88 27       	eor	r24, r24
     bd4:	77 fd       	sbrc	r23, 7
     bd6:	80 95       	com	r24
     bd8:	98 2f       	mov	r25, r24
     bda:	6f d3       	rcall	.+1758   	; 0x12ba <__floatsisf>
     bdc:	20 e0       	ldi	r18, 0x00	; 0
     bde:	30 e0       	ldi	r19, 0x00	; 0
     be0:	4f e7       	ldi	r20, 0x7F	; 127
     be2:	53 e4       	ldi	r21, 0x43	; 67
     be4:	1e d4       	rcall	.+2108   	; 0x1422 <__mulsf3>
     be6:	20 e0       	ldi	r18, 0x00	; 0
     be8:	30 e0       	ldi	r19, 0x00	; 0
     bea:	42 e0       	ldi	r20, 0x02	; 2
     bec:	53 e4       	ldi	r21, 0x43	; 67
     bee:	ca d2       	rcall	.+1428   	; 0x1184 <__divsf3>
     bf0:	31 d3       	rcall	.+1634   	; 0x1254 <__fixsfsi>
     bf2:	56 2f       	mov	r21, r22
     bf4:	47 2f       	mov	r20, r23
     bf6:	02 c0       	rjmp	.+4      	; 0xbfc <motor_velocity_control+0x80>
	}else{
		input = 0;
     bf8:	50 e0       	ldi	r21, 0x00	; 0
     bfa:	40 e0       	ldi	r20, 0x00	; 0
	}
	if(input > max_motor_value){
     bfc:	20 91 d4 02 	lds	r18, 0x02D4
     c00:	30 91 d5 02 	lds	r19, 0x02D5
     c04:	85 2f       	mov	r24, r21
     c06:	94 2f       	mov	r25, r20
     c08:	28 17       	cp	r18, r24
     c0a:	39 07       	cpc	r19, r25
     c0c:	0c f4       	brge	.+2      	; 0xc10 <motor_velocity_control+0x94>
     c0e:	c9 01       	movw	r24, r18
		input = max_motor_value;
	}
	DAC_send_data(input);
     c10:	62 dc       	rcall	.-1852   	; 0x4d6 <DAC_send_data>
     c12:	df 91       	pop	r29
     c14:	cf 91       	pop	r28
     c16:	08 95       	ret

00000c18 <servo_init>:
#include "SERVO_driver.h"
#include "UART_driver.h"


void servo_init(void){
	pwm_init();
     c18:	42 d1       	rcall	.+644    	; 0xe9e <pwm_init>
	//initialize to center position
	pwm_set_pulse_width(0.0015);
     c1a:	66 ea       	ldi	r22, 0xA6	; 166
     c1c:	7b e9       	ldi	r23, 0x9B	; 155
     c1e:	84 ec       	ldi	r24, 0xC4	; 196
     c20:	9a e3       	ldi	r25, 0x3A	; 58
     c22:	64 c1       	rjmp	.+712    	; 0xeec <pwm_set_pulse_width>
     c24:	08 95       	ret

00000c26 <servo_set_pos>:
}

void servo_set_pos(uint8_t dir){
	if(dir > 135){					//dir is scaled from 0 to 100
     c26:	88 38       	cpi	r24, 0x88	; 136
     c28:	a8 f0       	brcs	.+42     	; 0xc54 <servo_set_pos+0x2e>
		pwm_set_pulse_width(0.0015 + (dir-132)*0.000004);
     c2a:	68 2f       	mov	r22, r24
     c2c:	70 e0       	ldi	r23, 0x00	; 0
     c2e:	64 58       	subi	r22, 0x84	; 132
     c30:	71 09       	sbc	r23, r1
     c32:	88 27       	eor	r24, r24
     c34:	77 fd       	sbrc	r23, 7
     c36:	80 95       	com	r24
     c38:	98 2f       	mov	r25, r24
     c3a:	3f d3       	rcall	.+1662   	; 0x12ba <__floatsisf>
     c3c:	2d eb       	ldi	r18, 0xBD	; 189
     c3e:	37 e3       	ldi	r19, 0x37	; 55
     c40:	46 e8       	ldi	r20, 0x86	; 134
     c42:	56 e3       	ldi	r21, 0x36	; 54
     c44:	ee d3       	rcall	.+2012   	; 0x1422 <__mulsf3>
     c46:	26 ea       	ldi	r18, 0xA6	; 166
     c48:	3b e9       	ldi	r19, 0x9B	; 155
     c4a:	44 ec       	ldi	r20, 0xC4	; 196
     c4c:	5a e3       	ldi	r21, 0x3A	; 58
     c4e:	32 d2       	rcall	.+1124   	; 0x10b4 <__addsf3>
     c50:	4d c1       	rjmp	.+666    	; 0xeec <pwm_set_pulse_width>
     c52:	08 95       	ret
	}else if (dir < 130){
     c54:	82 38       	cpi	r24, 0x82	; 130
     c56:	88 f4       	brcc	.+34     	; 0xc7a <servo_set_pos+0x54>
		pwm_set_pulse_width(0.0009 + dir*0.000004);
     c58:	68 2f       	mov	r22, r24
     c5a:	70 e0       	ldi	r23, 0x00	; 0
     c5c:	80 e0       	ldi	r24, 0x00	; 0
     c5e:	90 e0       	ldi	r25, 0x00	; 0
     c60:	2c d3       	rcall	.+1624   	; 0x12ba <__floatsisf>
     c62:	2d eb       	ldi	r18, 0xBD	; 189
     c64:	37 e3       	ldi	r19, 0x37	; 55
     c66:	46 e8       	ldi	r20, 0x86	; 134
     c68:	56 e3       	ldi	r21, 0x36	; 54
     c6a:	db d3       	rcall	.+1974   	; 0x1422 <__mulsf3>
     c6c:	2a ef       	ldi	r18, 0xFA	; 250
     c6e:	3d ee       	ldi	r19, 0xED	; 237
     c70:	4b e6       	ldi	r20, 0x6B	; 107
     c72:	5a e3       	ldi	r21, 0x3A	; 58
     c74:	1f d2       	rcall	.+1086   	; 0x10b4 <__addsf3>
     c76:	3a c1       	rjmp	.+628    	; 0xeec <pwm_set_pulse_width>
     c78:	08 95       	ret
	}else{
		pwm_set_pulse_width(0.0015);
     c7a:	66 ea       	ldi	r22, 0xA6	; 166
     c7c:	7b e9       	ldi	r23, 0x9B	; 155
     c7e:	84 ec       	ldi	r24, 0xC4	; 196
     c80:	9a e3       	ldi	r25, 0x3A	; 58
     c82:	34 c1       	rjmp	.+616    	; 0xeec <pwm_set_pulse_width>
     c84:	08 95       	ret

00000c86 <solenoid_init>:
#include "SOLENOID_driver.h"
#include "bit_functions.h"

void solenoid_init(void){
	//Set solenoidpin(A1 == PF1) to output
	set_bit(DDRF, PF2);
     c86:	82 9a       	sbi	0x10, 2	; 16
	set_bit(PORTF, PF2);
     c88:	8a 9a       	sbi	0x11, 2	; 17
     c8a:	08 95       	ret

00000c8c <solenoid_shoot>:
}

void solenoid_shoot(void){
	clr_bit(PORTF, PF2);
     c8c:	8a 98       	cbi	0x11, 2	; 17
     c8e:	2f ef       	ldi	r18, 0xFF	; 255
     c90:	81 ee       	ldi	r24, 0xE1	; 225
     c92:	94 e0       	ldi	r25, 0x04	; 4
     c94:	21 50       	subi	r18, 0x01	; 1
     c96:	80 40       	sbci	r24, 0x00	; 0
     c98:	90 40       	sbci	r25, 0x00	; 0
     c9a:	e1 f7       	brne	.-8      	; 0xc94 <solenoid_shoot+0x8>
     c9c:	00 c0       	rjmp	.+0      	; 0xc9e <solenoid_shoot+0x12>
     c9e:	00 00       	nop
	_delay_ms(100); 
	set_bit(PORTF, PF2);
     ca0:	8a 9a       	sbi	0x11, 2	; 17
     ca2:	08 95       	ret

00000ca4 <UART_transmit>:
	return 0; 
}

int UART_transmit(unsigned char data, FILE *stream){
	//Wait for empty transmit buffer
	while(!( UCSR0A & (1<<UDRE0)) );
     ca4:	e0 ec       	ldi	r30, 0xC0	; 192
     ca6:	f0 e0       	ldi	r31, 0x00	; 0
     ca8:	90 81       	ld	r25, Z
     caa:	95 ff       	sbrs	r25, 5
     cac:	fd cf       	rjmp	.-6      	; 0xca8 <UART_transmit+0x4>
 
	//Put data into buffer, sends the data
	UDR0 = data;
     cae:	80 93 c6 00 	sts	0x00C6, r24
	return 0; 
}
     cb2:	80 e0       	ldi	r24, 0x00	; 0
     cb4:	90 e0       	ldi	r25, 0x00	; 0
     cb6:	08 95       	ret

00000cb8 <UART_receive>:

unsigned char UART_receive(){
	//Wait for data to be received
	while( !(UCSR0A & (1<<RXC0)) );
     cb8:	e0 ec       	ldi	r30, 0xC0	; 192
     cba:	f0 e0       	ldi	r31, 0x00	; 0
     cbc:	80 81       	ld	r24, Z
     cbe:	88 23       	and	r24, r24
     cc0:	ec f7       	brge	.-6      	; 0xcbc <UART_receive+0x4>
 
	//Get and return received data from buffer
	return UDR0;
     cc2:	80 91 c6 00 	lds	r24, 0x00C6
}
     cc6:	08 95       	ret

00000cc8 <UART_init>:

FILE *uart; 

int UART_init(unsigned int ubrr){
	// Set baud rate
	UBRR0L = ubrr;
     cc8:	80 93 c4 00 	sts	0x00C4, r24
	// Enable receiver and transmitter
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     ccc:	88 e1       	ldi	r24, 0x18	; 24
     cce:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     cd2:	6c e5       	ldi	r22, 0x5C	; 92
     cd4:	76 e0       	ldi	r23, 0x06	; 6
     cd6:	82 e5       	ldi	r24, 0x52	; 82
     cd8:	96 e0       	ldi	r25, 0x06	; 6
     cda:	0c d4       	rcall	.+2072   	; 0x14f4 <fdevopen>
     cdc:	90 93 f6 02 	sts	0x02F6, r25
     ce0:	80 93 f5 02 	sts	0x02F5, r24
	return 0; 
}
     ce4:	80 e0       	ldi	r24, 0x00	; 0
     ce6:	90 e0       	ldi	r25, 0x00	; 0
     ce8:	08 95       	ret

00000cea <MCP2515_reset>:
	SPI_read_write(MCP_READ_STATUS);
	status = SPI_read_write(0xFF);
	status = SPI_read_write(0xFF);
	SPI_deactivate_SS();	
	return status;
}
     cea:	c0 d0       	rcall	.+384    	; 0xe6c <SPI_activate_SS>
     cec:	80 ec       	ldi	r24, 0xC0	; 192
     cee:	b8 d0       	rcall	.+368    	; 0xe60 <SPI_read_write>
     cf0:	bf c0       	rjmp	.+382    	; 0xe70 <SPI_deactivate_SS>
     cf2:	08 95       	ret

00000cf4 <MCP2515_read>:
     cf4:	cf 93       	push	r28
     cf6:	c8 2f       	mov	r28, r24
     cf8:	b9 d0       	rcall	.+370    	; 0xe6c <SPI_activate_SS>
     cfa:	83 e0       	ldi	r24, 0x03	; 3
     cfc:	b1 d0       	rcall	.+354    	; 0xe60 <SPI_read_write>
     cfe:	8c 2f       	mov	r24, r28
     d00:	af d0       	rcall	.+350    	; 0xe60 <SPI_read_write>
     d02:	80 e0       	ldi	r24, 0x00	; 0
     d04:	ad d0       	rcall	.+346    	; 0xe60 <SPI_read_write>
     d06:	c8 2f       	mov	r28, r24
     d08:	b3 d0       	rcall	.+358    	; 0xe70 <SPI_deactivate_SS>
     d0a:	8c 2f       	mov	r24, r28
     d0c:	cf 91       	pop	r28
     d0e:	08 95       	ret

00000d10 <MCP2515_write>:
     d10:	cf 93       	push	r28
     d12:	df 93       	push	r29
     d14:	d8 2f       	mov	r29, r24
     d16:	c6 2f       	mov	r28, r22
     d18:	a9 d0       	rcall	.+338    	; 0xe6c <SPI_activate_SS>
     d1a:	82 e0       	ldi	r24, 0x02	; 2
     d1c:	a1 d0       	rcall	.+322    	; 0xe60 <SPI_read_write>
     d1e:	8d 2f       	mov	r24, r29
     d20:	9f d0       	rcall	.+318    	; 0xe60 <SPI_read_write>
     d22:	8c 2f       	mov	r24, r28
     d24:	9d d0       	rcall	.+314    	; 0xe60 <SPI_read_write>
     d26:	a4 d0       	rcall	.+328    	; 0xe70 <SPI_deactivate_SS>
     d28:	df 91       	pop	r29
     d2a:	cf 91       	pop	r28
     d2c:	08 95       	ret

00000d2e <MCP2515_request_to_send>:
     d2e:	cf 93       	push	r28
     d30:	c8 2f       	mov	r28, r24
     d32:	9c d0       	rcall	.+312    	; 0xe6c <SPI_activate_SS>
     d34:	c8 30       	cpi	r28, 0x08	; 8
     d36:	20 f4       	brcc	.+8      	; 0xd40 <MCP2515_request_to_send+0x12>
     d38:	8c 2f       	mov	r24, r28
     d3a:	80 68       	ori	r24, 0x80	; 128
     d3c:	91 d0       	rcall	.+290    	; 0xe60 <SPI_read_write>
     d3e:	02 c0       	rjmp	.+4      	; 0xd44 <MCP2515_request_to_send+0x16>
     d40:	80 e8       	ldi	r24, 0x80	; 128
     d42:	8e d0       	rcall	.+284    	; 0xe60 <SPI_read_write>
     d44:	95 d0       	rcall	.+298    	; 0xe70 <SPI_deactivate_SS>
     d46:	cf 91       	pop	r28
     d48:	08 95       	ret

00000d4a <MCP2515_bit_modify>:


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     d4a:	1f 93       	push	r17
     d4c:	cf 93       	push	r28
     d4e:	df 93       	push	r29
     d50:	18 2f       	mov	r17, r24
     d52:	d6 2f       	mov	r29, r22
     d54:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     d56:	8a d0       	rcall	.+276    	; 0xe6c <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     d58:	85 e0       	ldi	r24, 0x05	; 5
     d5a:	82 d0       	rcall	.+260    	; 0xe60 <SPI_read_write>
	SPI_read_write(address);
     d5c:	81 2f       	mov	r24, r17
     d5e:	80 d0       	rcall	.+256    	; 0xe60 <SPI_read_write>
	SPI_read_write(mask_byte);
     d60:	8d 2f       	mov	r24, r29
     d62:	7e d0       	rcall	.+252    	; 0xe60 <SPI_read_write>
	SPI_read_write(data_byte);
     d64:	8c 2f       	mov	r24, r28
     d66:	7c d0       	rcall	.+248    	; 0xe60 <SPI_read_write>
	SPI_deactivate_SS();
     d68:	83 d0       	rcall	.+262    	; 0xe70 <SPI_deactivate_SS>
     d6a:	df 91       	pop	r29
     d6c:	cf 91       	pop	r28
     d6e:	1f 91       	pop	r17
     d70:	08 95       	ret

00000d72 <main>:
difficulty mode = EASY;
Message config_msg;
Message init_succeeded = {INIT_ID, 1, {0}};


int main(void){
     d72:	cf 93       	push	r28
     d74:	df 93       	push	r29
     d76:	cd b7       	in	r28, 0x3d	; 61
     d78:	de b7       	in	r29, 0x3e	; 62
     d7a:	2c 97       	sbiw	r28, 0x0c	; 12
     d7c:	0f b6       	in	r0, 0x3f	; 63
     d7e:	f8 94       	cli
     d80:	de bf       	out	0x3e, r29	; 62
     d82:	0f be       	out	0x3f, r0	; 63
     d84:	cd bf       	out	0x3d, r28	; 61
	cli();
     d86:	f8 94       	cli
	UART_init(MYUBRR);
     d88:	87 e6       	ldi	r24, 0x67	; 103
     d8a:	90 e0       	ldi	r25, 0x00	; 0
     d8c:	9d df       	rcall	.-198    	; 0xcc8 <UART_init>
	CAN_init();
     d8e:	1c da       	rcall	.-3016   	; 0x1c8 <CAN_init>
	servo_init();
     d90:	43 df       	rcall	.-378    	; 0xc18 <servo_init>
	ADC_init();
     d92:	56 db       	rcall	.-2388   	; 0x440 <ADC_init>
	solenoid_init();
     d94:	78 df       	rcall	.-272    	; 0xc86 <solenoid_init>
	motor_init();
     d96:	87 dd       	rcall	.-1266   	; 0x8a6 <motor_init>
	sei();
     d98:	78 94       	sei
	printf("\n----------------------\n\nNODE 2 \n\n -------------------------\n"); //PRINTF
     d9a:	8d e5       	ldi	r24, 0x5D	; 93
     d9c:	92 e0       	ldi	r25, 0x02	; 2
     d9e:	05 d4       	rcall	.+2058   	; 0x15aa <puts>
	motor_calibration();
     da0:	0f de       	rcall	.-994    	; 0x9c0 <motor_calibration>
	while(1){
			
		switch (current_state){
			case IDLE:
				if(rx_int_flag){
					config_msg = CAN_recieve();
     da2:	0f 2e       	mov	r0, r31
     da4:	fc e0       	ldi	r31, 0x0C	; 12
     da6:	bf 2e       	mov	r11, r31
     da8:	f0 2d       	mov	r31, r0
					if(config_msg.ID == INIT_ID){
						printf("INIT message from Node 1\n");
						printf("Configuration %d\t %d:\n", config_msg.data[0], config_msg.data[1]);
     daa:	0f 2e       	mov	r0, r31
     dac:	fc ef       	ldi	r31, 0xFC	; 252
     dae:	cf 2e       	mov	r12, r31
     db0:	f2 e0       	ldi	r31, 0x02	; 2
     db2:	df 2e       	mov	r13, r31
     db4:	f0 2d       	mov	r31, r0
     db6:	0f 2e       	mov	r0, r31
     db8:	fb ef       	ldi	r31, 0xFB	; 251
     dba:	ef 2e       	mov	r14, r31
     dbc:	f2 e0       	ldi	r31, 0x02	; 2
     dbe:	ff 2e       	mov	r15, r31
     dc0:	f0 2d       	mov	r31, r0
     dc2:	03 eb       	ldi	r16, 0xB3	; 179
     dc4:	12 e0       	ldi	r17, 0x02	; 2

	
	
	while(1){
			
		switch (current_state){
     dc6:	80 91 d7 02 	lds	r24, 0x02D7
     dca:	81 30       	cpi	r24, 0x01	; 1
     dcc:	09 f4       	brne	.+2      	; 0xdd0 <main+0x5e>
     dce:	3e c0       	rjmp	.+124    	; 0xe4c <main+0xda>
     dd0:	20 f0       	brcs	.+8      	; 0xdda <main+0x68>
     dd2:	82 30       	cpi	r24, 0x02	; 2
     dd4:	09 f4       	brne	.+2      	; 0xdd8 <main+0x66>
     dd6:	3f c0       	rjmp	.+126    	; 0xe56 <main+0xe4>
     dd8:	f8 cf       	rjmp	.-16     	; 0xdca <main+0x58>
			case IDLE:
				if(rx_int_flag){
     dda:	80 91 d8 02 	lds	r24, 0x02D8
     dde:	88 23       	and	r24, r24
     de0:	91 f3       	breq	.-28     	; 0xdc6 <main+0x54>
					config_msg = CAN_recieve();
     de2:	ce 01       	movw	r24, r28
     de4:	01 96       	adiw	r24, 0x01	; 1
     de6:	8d da       	rcall	.-2790   	; 0x302 <CAN_recieve>
     de8:	fe 01       	movw	r30, r28
     dea:	31 96       	adiw	r30, 0x01	; 1
     dec:	a7 ef       	ldi	r26, 0xF7	; 247
     dee:	b2 e0       	ldi	r27, 0x02	; 2
     df0:	8b 2d       	mov	r24, r11
     df2:	01 90       	ld	r0, Z+
     df4:	0d 92       	st	X+, r0
     df6:	8a 95       	dec	r24
     df8:	e1 f7       	brne	.-8      	; 0xdf2 <main+0x80>
					if(config_msg.ID == INIT_ID){
     dfa:	80 91 f7 02 	lds	r24, 0x02F7
     dfe:	90 91 f8 02 	lds	r25, 0x02F8
     e02:	02 97       	sbiw	r24, 0x02	; 2
     e04:	01 f5       	brne	.+64     	; 0xe46 <main+0xd4>
						printf("INIT message from Node 1\n");
     e06:	8a e9       	ldi	r24, 0x9A	; 154
     e08:	92 e0       	ldi	r25, 0x02	; 2
     e0a:	cf d3       	rcall	.+1950   	; 0x15aa <puts>
						printf("Configuration %d\t %d:\n", config_msg.data[0], config_msg.data[1]);
     e0c:	f6 01       	movw	r30, r12
     e0e:	80 81       	ld	r24, Z
     e10:	1f 92       	push	r1
     e12:	8f 93       	push	r24
     e14:	f7 01       	movw	r30, r14
     e16:	80 81       	ld	r24, Z
     e18:	1f 92       	push	r1
     e1a:	8f 93       	push	r24
     e1c:	1f 93       	push	r17
     e1e:	0f 93       	push	r16
     e20:	b3 d3       	rcall	.+1894   	; 0x1588 <printf>
						
						CAN_send(&init_succeeded);
     e22:	86 e0       	ldi	r24, 0x06	; 6
     e24:	92 e0       	ldi	r25, 0x02	; 2
     e26:	26 da       	rcall	.-2996   	; 0x274 <CAN_send>
						current_state = config_msg.data[0];
     e28:	f7 01       	movw	r30, r14
     e2a:	80 81       	ld	r24, Z
     e2c:	80 93 d7 02 	sts	0x02D7, r24
						mode = config_msg.data[1];
     e30:	f6 01       	movw	r30, r12
     e32:	80 81       	ld	r24, Z
     e34:	80 93 d6 02 	sts	0x02D6, r24
     e38:	0f 90       	pop	r0
     e3a:	0f 90       	pop	r0
     e3c:	0f 90       	pop	r0
     e3e:	0f 90       	pop	r0
     e40:	0f 90       	pop	r0
     e42:	0f 90       	pop	r0
     e44:	c0 cf       	rjmp	.-128    	; 0xdc6 <main+0x54>
					}else{
						current_state = IDLE;
     e46:	10 92 d7 02 	sts	0x02D7, r1
     e4a:	bd cf       	rjmp	.-134    	; 0xdc6 <main+0x54>
					}
				}
				break;
				
			case USB:
				set_USB_mode(mode);
     e4c:	80 91 d6 02 	lds	r24, 0x02D6
     e50:	0d dc       	rcall	.-2022   	; 0x66c <set_USB_mode>
				USB_play_game();
     e52:	f3 db       	rcall	.-2074   	; 0x63a <USB_play_game>
				break;
     e54:	b8 cf       	rjmp	.-144    	; 0xdc6 <main+0x54>
				
			case PS2:
				set_PS2_mode(mode);
     e56:	80 91 d6 02 	lds	r24, 0x02D6
     e5a:	7d dc       	rcall	.-1798   	; 0x756 <set_PS2_mode>
				PS2_play_game();
     e5c:	af dc       	rcall	.-1698   	; 0x7bc <PS2_play_game>
				break;
     e5e:	b3 cf       	rjmp	.-154    	; 0xdc6 <main+0x54>

00000e60 <SPI_read_write>:
	SPI_deactivate_SS();
}

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     e60:	8e bd       	out	0x2e, r24	; 46
	
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     e62:	0d b4       	in	r0, 0x2d	; 45
     e64:	07 fe       	sbrs	r0, 7
     e66:	fd cf       	rjmp	.-6      	; 0xe62 <SPI_read_write+0x2>
	return SPDR;
     e68:	8e b5       	in	r24, 0x2e	; 46
}
     e6a:	08 95       	ret

00000e6c <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     e6c:	2f 98       	cbi	0x05, 7	; 5
     e6e:	08 95       	ret

00000e70 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     e70:	2f 9a       	sbi	0x05, 7	; 5
     e72:	08 95       	ret

00000e74 <SPI_init>:
#include "SPI_driver.h"
#include "bit_functions.h"

void SPI_init(void){
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     e74:	8c b5       	in	r24, 0x2c	; 44
     e76:	80 61       	ori	r24, 0x10	; 16
     e78:	8c bd       	out	0x2c, r24	; 44
	//set SPI clock rate = Fosc/16 
	set_bit(SPCR, SPR0);
     e7a:	8c b5       	in	r24, 0x2c	; 44
     e7c:	81 60       	ori	r24, 0x01	; 1
     e7e:	8c bd       	out	0x2c, r24	; 44
	
	////Clock polarity SCK is high when idle
	set_bit(SPCR, CPOL);
     e80:	8c b5       	in	r24, 0x2c	; 44
     e82:	88 60       	ori	r24, 0x08	; 8
     e84:	8c bd       	out	0x2c, r24	; 44
	////Clock phase transmit
	set_bit(SPCR, CPHA);
     e86:	8c b5       	in	r24, 0x2c	; 44
     e88:	84 60       	ori	r24, 0x04	; 4
     e8a:	8c bd       	out	0x2c, r24	; 44
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     e8c:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, SCK);
     e8e:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, SS);
     e90:	27 9a       	sbi	0x04, 7	; 4
	set_bit(DDRB, PB0);
     e92:	20 9a       	sbi	0x04, 0	; 4

	//SPI enable
	set_bit(SPCR, SPE);
     e94:	8c b5       	in	r24, 0x2c	; 44
     e96:	80 64       	ori	r24, 0x40	; 64
     e98:	8c bd       	out	0x2c, r24	; 44
	SPI_deactivate_SS();
     e9a:	ea cf       	rjmp	.-44     	; 0xe70 <SPI_deactivate_SS>
     e9c:	08 95       	ret

00000e9e <pwm_init>:
void pwm_set_period(float sec){
	if ((sec < 0.021) & (sec > 0.009)){
		uint16_t period = (PWM_FREQ)*sec -0.5;
		ICR1 = period;  
	}
}
     e9e:	e0 e8       	ldi	r30, 0x80	; 128
     ea0:	f0 e0       	ldi	r31, 0x00	; 0
     ea2:	80 81       	ld	r24, Z
     ea4:	80 68       	ori	r24, 0x80	; 128
     ea6:	80 83       	st	Z, r24
     ea8:	80 81       	ld	r24, Z
     eaa:	8f 7b       	andi	r24, 0xBF	; 191
     eac:	80 83       	st	Z, r24
     eae:	80 81       	ld	r24, Z
     eb0:	82 60       	ori	r24, 0x02	; 2
     eb2:	80 83       	st	Z, r24
     eb4:	80 81       	ld	r24, Z
     eb6:	8e 7f       	andi	r24, 0xFE	; 254
     eb8:	80 83       	st	Z, r24
     eba:	e1 e8       	ldi	r30, 0x81	; 129
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	80 81       	ld	r24, Z
     ec0:	88 60       	ori	r24, 0x08	; 8
     ec2:	80 83       	st	Z, r24
     ec4:	80 81       	ld	r24, Z
     ec6:	80 61       	ori	r24, 0x10	; 16
     ec8:	80 83       	st	Z, r24
     eca:	80 81       	ld	r24, Z
     ecc:	84 60       	ori	r24, 0x04	; 4
     ece:	80 83       	st	Z, r24
     ed0:	80 81       	ld	r24, Z
     ed2:	8d 7f       	andi	r24, 0xFD	; 253
     ed4:	80 83       	st	Z, r24
     ed6:	80 81       	ld	r24, Z
     ed8:	8e 7f       	andi	r24, 0xFE	; 254
     eda:	80 83       	st	Z, r24
     edc:	25 9a       	sbi	0x04, 5	; 4
     ede:	81 ee       	ldi	r24, 0xE1	; 225
     ee0:	94 e0       	ldi	r25, 0x04	; 4
     ee2:	90 93 87 00 	sts	0x0087, r25
     ee6:	80 93 86 00 	sts	0x0086, r24
     eea:	08 95       	ret

00000eec <pwm_set_pulse_width>:

void pwm_set_pulse_width(float sec){
     eec:	cf 92       	push	r12
     eee:	df 92       	push	r13
     ef0:	ef 92       	push	r14
     ef2:	ff 92       	push	r15
     ef4:	cf 93       	push	r28
     ef6:	6b 01       	movw	r12, r22
     ef8:	7c 01       	movw	r14, r24
	cli();
     efa:	f8 94       	cli
	if ((sec < 0.0021) & (sec > 0.0009)){
     efc:	c1 e0       	ldi	r28, 0x01	; 1
     efe:	2a ef       	ldi	r18, 0xFA	; 250
     f00:	3d ee       	ldi	r19, 0xED	; 237
     f02:	4b e6       	ldi	r20, 0x6B	; 107
     f04:	5a e3       	ldi	r21, 0x3A	; 58
     f06:	89 d2       	rcall	.+1298   	; 0x141a <__gesf2>
     f08:	18 16       	cp	r1, r24
     f0a:	0c f0       	brlt	.+2      	; 0xf0e <pwm_set_pulse_width+0x22>
     f0c:	c0 e0       	ldi	r28, 0x00	; 0
     f0e:	cc 23       	and	r28, r28
     f10:	d1 f0       	breq	.+52     	; 0xf46 <pwm_set_pulse_width+0x5a>
     f12:	27 e2       	ldi	r18, 0x27	; 39
     f14:	30 ea       	ldi	r19, 0xA0	; 160
     f16:	49 e0       	ldi	r20, 0x09	; 9
     f18:	5b e3       	ldi	r21, 0x3B	; 59
     f1a:	c7 01       	movw	r24, r14
     f1c:	b6 01       	movw	r22, r12
     f1e:	2e d1       	rcall	.+604    	; 0x117c <__cmpsf2>
     f20:	88 23       	and	r24, r24
     f22:	8c f4       	brge	.+34     	; 0xf46 <pwm_set_pulse_width+0x5a>
		uint16_t pulse = PWM_FREQ*sec -0.5;
     f24:	20 e0       	ldi	r18, 0x00	; 0
     f26:	34 e2       	ldi	r19, 0x24	; 36
     f28:	44 e7       	ldi	r20, 0x74	; 116
     f2a:	57 e4       	ldi	r21, 0x47	; 71
     f2c:	c7 01       	movw	r24, r14
     f2e:	b6 01       	movw	r22, r12
     f30:	78 d2       	rcall	.+1264   	; 0x1422 <__mulsf3>
     f32:	20 e0       	ldi	r18, 0x00	; 0
     f34:	30 e0       	ldi	r19, 0x00	; 0
     f36:	40 e0       	ldi	r20, 0x00	; 0
     f38:	5f e3       	ldi	r21, 0x3F	; 63
     f3a:	bb d0       	rcall	.+374    	; 0x10b2 <__subsf3>
     f3c:	90 d1       	rcall	.+800    	; 0x125e <__fixunssfsi>
		OCR1A = pulse;
     f3e:	70 93 89 00 	sts	0x0089, r23
     f42:	60 93 88 00 	sts	0x0088, r22
	}
	sei();
     f46:	78 94       	sei
}
     f48:	cf 91       	pop	r28
     f4a:	ff 90       	pop	r15
     f4c:	ef 90       	pop	r14
     f4e:	df 90       	pop	r13
     f50:	cf 90       	pop	r12
     f52:	08 95       	ret

00000f54 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     f54:	8c e0       	ldi	r24, 0x0C	; 12
     f56:	80 93 b8 00 	sts	0x00B8, r24
     f5a:	8f ef       	ldi	r24, 0xFF	; 255
     f5c:	80 93 bb 00 	sts	0x00BB, r24
     f60:	84 e0       	ldi	r24, 0x04	; 4
     f62:	80 93 bc 00 	sts	0x00BC, r24
     f66:	08 95       	ret

00000f68 <TWI_Start_Transceiver_With_Data>:
     f68:	ec eb       	ldi	r30, 0xBC	; 188
     f6a:	f0 e0       	ldi	r31, 0x00	; 0
     f6c:	20 81       	ld	r18, Z
     f6e:	20 fd       	sbrc	r18, 0
     f70:	fd cf       	rjmp	.-6      	; 0xf6c <TWI_Start_Transceiver_With_Data+0x4>
     f72:	60 93 db 02 	sts	0x02DB, r22
     f76:	fc 01       	movw	r30, r24
     f78:	20 81       	ld	r18, Z
     f7a:	20 93 dc 02 	sts	0x02DC, r18
     f7e:	20 fd       	sbrc	r18, 0
     f80:	0c c0       	rjmp	.+24     	; 0xf9a <TWI_Start_Transceiver_With_Data+0x32>
     f82:	62 30       	cpi	r22, 0x02	; 2
     f84:	50 f0       	brcs	.+20     	; 0xf9a <TWI_Start_Transceiver_With_Data+0x32>
     f86:	dc 01       	movw	r26, r24
     f88:	11 96       	adiw	r26, 0x01	; 1
     f8a:	ed ed       	ldi	r30, 0xDD	; 221
     f8c:	f2 e0       	ldi	r31, 0x02	; 2
     f8e:	81 e0       	ldi	r24, 0x01	; 1
     f90:	9d 91       	ld	r25, X+
     f92:	91 93       	st	Z+, r25
     f94:	8f 5f       	subi	r24, 0xFF	; 255
     f96:	86 13       	cpse	r24, r22
     f98:	fb cf       	rjmp	.-10     	; 0xf90 <TWI_Start_Transceiver_With_Data+0x28>
     f9a:	10 92 da 02 	sts	0x02DA, r1
     f9e:	88 ef       	ldi	r24, 0xF8	; 248
     fa0:	80 93 12 02 	sts	0x0212, r24
     fa4:	85 ea       	ldi	r24, 0xA5	; 165
     fa6:	80 93 bc 00 	sts	0x00BC, r24
     faa:	08 95       	ret

00000fac <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     fac:	1f 92       	push	r1
     fae:	0f 92       	push	r0
     fb0:	0f b6       	in	r0, 0x3f	; 63
     fb2:	0f 92       	push	r0
     fb4:	11 24       	eor	r1, r1
     fb6:	0b b6       	in	r0, 0x3b	; 59
     fb8:	0f 92       	push	r0
     fba:	2f 93       	push	r18
     fbc:	3f 93       	push	r19
     fbe:	8f 93       	push	r24
     fc0:	9f 93       	push	r25
     fc2:	af 93       	push	r26
     fc4:	bf 93       	push	r27
     fc6:	ef 93       	push	r30
     fc8:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     fca:	80 91 b9 00 	lds	r24, 0x00B9
     fce:	90 e0       	ldi	r25, 0x00	; 0
     fd0:	fc 01       	movw	r30, r24
     fd2:	38 97       	sbiw	r30, 0x08	; 8
     fd4:	e1 35       	cpi	r30, 0x51	; 81
     fd6:	f1 05       	cpc	r31, r1
     fd8:	08 f0       	brcs	.+2      	; 0xfdc <__vector_39+0x30>
     fda:	55 c0       	rjmp	.+170    	; 0x1086 <__vector_39+0xda>
     fdc:	ee 58       	subi	r30, 0x8E	; 142
     fde:	ff 4f       	sbci	r31, 0xFF	; 255
     fe0:	83 c2       	rjmp	.+1286   	; 0x14e8 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     fe2:	10 92 d9 02 	sts	0x02D9, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     fe6:	e0 91 d9 02 	lds	r30, 0x02D9
     fea:	80 91 db 02 	lds	r24, 0x02DB
     fee:	e8 17       	cp	r30, r24
     ff0:	70 f4       	brcc	.+28     	; 0x100e <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     ff2:	81 e0       	ldi	r24, 0x01	; 1
     ff4:	8e 0f       	add	r24, r30
     ff6:	80 93 d9 02 	sts	0x02D9, r24
     ffa:	f0 e0       	ldi	r31, 0x00	; 0
     ffc:	e4 52       	subi	r30, 0x24	; 36
     ffe:	fd 4f       	sbci	r31, 0xFD	; 253
    1000:	80 81       	ld	r24, Z
    1002:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1006:	85 e8       	ldi	r24, 0x85	; 133
    1008:	80 93 bc 00 	sts	0x00BC, r24
    100c:	43 c0       	rjmp	.+134    	; 0x1094 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    100e:	80 91 da 02 	lds	r24, 0x02DA
    1012:	81 60       	ori	r24, 0x01	; 1
    1014:	80 93 da 02 	sts	0x02DA, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1018:	84 e9       	ldi	r24, 0x94	; 148
    101a:	80 93 bc 00 	sts	0x00BC, r24
    101e:	3a c0       	rjmp	.+116    	; 0x1094 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    1020:	e0 91 d9 02 	lds	r30, 0x02D9
    1024:	81 e0       	ldi	r24, 0x01	; 1
    1026:	8e 0f       	add	r24, r30
    1028:	80 93 d9 02 	sts	0x02D9, r24
    102c:	80 91 bb 00 	lds	r24, 0x00BB
    1030:	f0 e0       	ldi	r31, 0x00	; 0
    1032:	e4 52       	subi	r30, 0x24	; 36
    1034:	fd 4f       	sbci	r31, 0xFD	; 253
    1036:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    1038:	20 91 d9 02 	lds	r18, 0x02D9
    103c:	30 e0       	ldi	r19, 0x00	; 0
    103e:	80 91 db 02 	lds	r24, 0x02DB
    1042:	90 e0       	ldi	r25, 0x00	; 0
    1044:	01 97       	sbiw	r24, 0x01	; 1
    1046:	28 17       	cp	r18, r24
    1048:	39 07       	cpc	r19, r25
    104a:	24 f4       	brge	.+8      	; 0x1054 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    104c:	85 ec       	ldi	r24, 0xC5	; 197
    104e:	80 93 bc 00 	sts	0x00BC, r24
    1052:	20 c0       	rjmp	.+64     	; 0x1094 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1054:	85 e8       	ldi	r24, 0x85	; 133
    1056:	80 93 bc 00 	sts	0x00BC, r24
    105a:	1c c0       	rjmp	.+56     	; 0x1094 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    105c:	80 91 bb 00 	lds	r24, 0x00BB
    1060:	e0 91 d9 02 	lds	r30, 0x02D9
    1064:	f0 e0       	ldi	r31, 0x00	; 0
    1066:	e4 52       	subi	r30, 0x24	; 36
    1068:	fd 4f       	sbci	r31, 0xFD	; 253
    106a:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    106c:	80 91 da 02 	lds	r24, 0x02DA
    1070:	81 60       	ori	r24, 0x01	; 1
    1072:	80 93 da 02 	sts	0x02DA, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1076:	84 e9       	ldi	r24, 0x94	; 148
    1078:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    107c:	0b c0       	rjmp	.+22     	; 0x1094 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    107e:	85 ea       	ldi	r24, 0xA5	; 165
    1080:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
    1084:	07 c0       	rjmp	.+14     	; 0x1094 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    1086:	80 91 b9 00 	lds	r24, 0x00B9
    108a:	80 93 12 02 	sts	0x0212, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    108e:	84 e0       	ldi	r24, 0x04	; 4
    1090:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
    1094:	ff 91       	pop	r31
    1096:	ef 91       	pop	r30
    1098:	bf 91       	pop	r27
    109a:	af 91       	pop	r26
    109c:	9f 91       	pop	r25
    109e:	8f 91       	pop	r24
    10a0:	3f 91       	pop	r19
    10a2:	2f 91       	pop	r18
    10a4:	0f 90       	pop	r0
    10a6:	0b be       	out	0x3b, r0	; 59
    10a8:	0f 90       	pop	r0
    10aa:	0f be       	out	0x3f, r0	; 63
    10ac:	0f 90       	pop	r0
    10ae:	1f 90       	pop	r1
    10b0:	18 95       	reti

000010b2 <__subsf3>:
    10b2:	50 58       	subi	r21, 0x80	; 128

000010b4 <__addsf3>:
    10b4:	bb 27       	eor	r27, r27
    10b6:	aa 27       	eor	r26, r26
    10b8:	0e d0       	rcall	.+28     	; 0x10d6 <__addsf3x>
    10ba:	75 c1       	rjmp	.+746    	; 0x13a6 <__fp_round>
    10bc:	66 d1       	rcall	.+716    	; 0x138a <__fp_pscA>
    10be:	30 f0       	brcs	.+12     	; 0x10cc <__addsf3+0x18>
    10c0:	6b d1       	rcall	.+726    	; 0x1398 <__fp_pscB>
    10c2:	20 f0       	brcs	.+8      	; 0x10cc <__addsf3+0x18>
    10c4:	31 f4       	brne	.+12     	; 0x10d2 <__addsf3+0x1e>
    10c6:	9f 3f       	cpi	r25, 0xFF	; 255
    10c8:	11 f4       	brne	.+4      	; 0x10ce <__addsf3+0x1a>
    10ca:	1e f4       	brtc	.+6      	; 0x10d2 <__addsf3+0x1e>
    10cc:	5b c1       	rjmp	.+694    	; 0x1384 <__fp_nan>
    10ce:	0e f4       	brtc	.+2      	; 0x10d2 <__addsf3+0x1e>
    10d0:	e0 95       	com	r30
    10d2:	e7 fb       	bst	r30, 7
    10d4:	51 c1       	rjmp	.+674    	; 0x1378 <__fp_inf>

000010d6 <__addsf3x>:
    10d6:	e9 2f       	mov	r30, r25
    10d8:	77 d1       	rcall	.+750    	; 0x13c8 <__fp_split3>
    10da:	80 f3       	brcs	.-32     	; 0x10bc <__addsf3+0x8>
    10dc:	ba 17       	cp	r27, r26
    10de:	62 07       	cpc	r22, r18
    10e0:	73 07       	cpc	r23, r19
    10e2:	84 07       	cpc	r24, r20
    10e4:	95 07       	cpc	r25, r21
    10e6:	18 f0       	brcs	.+6      	; 0x10ee <__addsf3x+0x18>
    10e8:	71 f4       	brne	.+28     	; 0x1106 <__addsf3x+0x30>
    10ea:	9e f5       	brtc	.+102    	; 0x1152 <__addsf3x+0x7c>
    10ec:	8f c1       	rjmp	.+798    	; 0x140c <__fp_zero>
    10ee:	0e f4       	brtc	.+2      	; 0x10f2 <__addsf3x+0x1c>
    10f0:	e0 95       	com	r30
    10f2:	0b 2e       	mov	r0, r27
    10f4:	ba 2f       	mov	r27, r26
    10f6:	a0 2d       	mov	r26, r0
    10f8:	0b 01       	movw	r0, r22
    10fa:	b9 01       	movw	r22, r18
    10fc:	90 01       	movw	r18, r0
    10fe:	0c 01       	movw	r0, r24
    1100:	ca 01       	movw	r24, r20
    1102:	a0 01       	movw	r20, r0
    1104:	11 24       	eor	r1, r1
    1106:	ff 27       	eor	r31, r31
    1108:	59 1b       	sub	r21, r25
    110a:	99 f0       	breq	.+38     	; 0x1132 <__addsf3x+0x5c>
    110c:	59 3f       	cpi	r21, 0xF9	; 249
    110e:	50 f4       	brcc	.+20     	; 0x1124 <__addsf3x+0x4e>
    1110:	50 3e       	cpi	r21, 0xE0	; 224
    1112:	68 f1       	brcs	.+90     	; 0x116e <__addsf3x+0x98>
    1114:	1a 16       	cp	r1, r26
    1116:	f0 40       	sbci	r31, 0x00	; 0
    1118:	a2 2f       	mov	r26, r18
    111a:	23 2f       	mov	r18, r19
    111c:	34 2f       	mov	r19, r20
    111e:	44 27       	eor	r20, r20
    1120:	58 5f       	subi	r21, 0xF8	; 248
    1122:	f3 cf       	rjmp	.-26     	; 0x110a <__addsf3x+0x34>
    1124:	46 95       	lsr	r20
    1126:	37 95       	ror	r19
    1128:	27 95       	ror	r18
    112a:	a7 95       	ror	r26
    112c:	f0 40       	sbci	r31, 0x00	; 0
    112e:	53 95       	inc	r21
    1130:	c9 f7       	brne	.-14     	; 0x1124 <__addsf3x+0x4e>
    1132:	7e f4       	brtc	.+30     	; 0x1152 <__addsf3x+0x7c>
    1134:	1f 16       	cp	r1, r31
    1136:	ba 0b       	sbc	r27, r26
    1138:	62 0b       	sbc	r22, r18
    113a:	73 0b       	sbc	r23, r19
    113c:	84 0b       	sbc	r24, r20
    113e:	ba f0       	brmi	.+46     	; 0x116e <__addsf3x+0x98>
    1140:	91 50       	subi	r25, 0x01	; 1
    1142:	a1 f0       	breq	.+40     	; 0x116c <__addsf3x+0x96>
    1144:	ff 0f       	add	r31, r31
    1146:	bb 1f       	adc	r27, r27
    1148:	66 1f       	adc	r22, r22
    114a:	77 1f       	adc	r23, r23
    114c:	88 1f       	adc	r24, r24
    114e:	c2 f7       	brpl	.-16     	; 0x1140 <__addsf3x+0x6a>
    1150:	0e c0       	rjmp	.+28     	; 0x116e <__addsf3x+0x98>
    1152:	ba 0f       	add	r27, r26
    1154:	62 1f       	adc	r22, r18
    1156:	73 1f       	adc	r23, r19
    1158:	84 1f       	adc	r24, r20
    115a:	48 f4       	brcc	.+18     	; 0x116e <__addsf3x+0x98>
    115c:	87 95       	ror	r24
    115e:	77 95       	ror	r23
    1160:	67 95       	ror	r22
    1162:	b7 95       	ror	r27
    1164:	f7 95       	ror	r31
    1166:	9e 3f       	cpi	r25, 0xFE	; 254
    1168:	08 f0       	brcs	.+2      	; 0x116c <__addsf3x+0x96>
    116a:	b3 cf       	rjmp	.-154    	; 0x10d2 <__addsf3+0x1e>
    116c:	93 95       	inc	r25
    116e:	88 0f       	add	r24, r24
    1170:	08 f0       	brcs	.+2      	; 0x1174 <__addsf3x+0x9e>
    1172:	99 27       	eor	r25, r25
    1174:	ee 0f       	add	r30, r30
    1176:	97 95       	ror	r25
    1178:	87 95       	ror	r24
    117a:	08 95       	ret

0000117c <__cmpsf2>:
    117c:	d9 d0       	rcall	.+434    	; 0x1330 <__fp_cmp>
    117e:	08 f4       	brcc	.+2      	; 0x1182 <__cmpsf2+0x6>
    1180:	81 e0       	ldi	r24, 0x01	; 1
    1182:	08 95       	ret

00001184 <__divsf3>:
    1184:	0c d0       	rcall	.+24     	; 0x119e <__divsf3x>
    1186:	0f c1       	rjmp	.+542    	; 0x13a6 <__fp_round>
    1188:	07 d1       	rcall	.+526    	; 0x1398 <__fp_pscB>
    118a:	40 f0       	brcs	.+16     	; 0x119c <__divsf3+0x18>
    118c:	fe d0       	rcall	.+508    	; 0x138a <__fp_pscA>
    118e:	30 f0       	brcs	.+12     	; 0x119c <__divsf3+0x18>
    1190:	21 f4       	brne	.+8      	; 0x119a <__divsf3+0x16>
    1192:	5f 3f       	cpi	r21, 0xFF	; 255
    1194:	19 f0       	breq	.+6      	; 0x119c <__divsf3+0x18>
    1196:	f0 c0       	rjmp	.+480    	; 0x1378 <__fp_inf>
    1198:	51 11       	cpse	r21, r1
    119a:	39 c1       	rjmp	.+626    	; 0x140e <__fp_szero>
    119c:	f3 c0       	rjmp	.+486    	; 0x1384 <__fp_nan>

0000119e <__divsf3x>:
    119e:	14 d1       	rcall	.+552    	; 0x13c8 <__fp_split3>
    11a0:	98 f3       	brcs	.-26     	; 0x1188 <__divsf3+0x4>

000011a2 <__divsf3_pse>:
    11a2:	99 23       	and	r25, r25
    11a4:	c9 f3       	breq	.-14     	; 0x1198 <__divsf3+0x14>
    11a6:	55 23       	and	r21, r21
    11a8:	b1 f3       	breq	.-20     	; 0x1196 <__divsf3+0x12>
    11aa:	95 1b       	sub	r25, r21
    11ac:	55 0b       	sbc	r21, r21
    11ae:	bb 27       	eor	r27, r27
    11b0:	aa 27       	eor	r26, r26
    11b2:	62 17       	cp	r22, r18
    11b4:	73 07       	cpc	r23, r19
    11b6:	84 07       	cpc	r24, r20
    11b8:	38 f0       	brcs	.+14     	; 0x11c8 <__divsf3_pse+0x26>
    11ba:	9f 5f       	subi	r25, 0xFF	; 255
    11bc:	5f 4f       	sbci	r21, 0xFF	; 255
    11be:	22 0f       	add	r18, r18
    11c0:	33 1f       	adc	r19, r19
    11c2:	44 1f       	adc	r20, r20
    11c4:	aa 1f       	adc	r26, r26
    11c6:	a9 f3       	breq	.-22     	; 0x11b2 <__divsf3_pse+0x10>
    11c8:	33 d0       	rcall	.+102    	; 0x1230 <__divsf3_pse+0x8e>
    11ca:	0e 2e       	mov	r0, r30
    11cc:	3a f0       	brmi	.+14     	; 0x11dc <__divsf3_pse+0x3a>
    11ce:	e0 e8       	ldi	r30, 0x80	; 128
    11d0:	30 d0       	rcall	.+96     	; 0x1232 <__divsf3_pse+0x90>
    11d2:	91 50       	subi	r25, 0x01	; 1
    11d4:	50 40       	sbci	r21, 0x00	; 0
    11d6:	e6 95       	lsr	r30
    11d8:	00 1c       	adc	r0, r0
    11da:	ca f7       	brpl	.-14     	; 0x11ce <__divsf3_pse+0x2c>
    11dc:	29 d0       	rcall	.+82     	; 0x1230 <__divsf3_pse+0x8e>
    11de:	fe 2f       	mov	r31, r30
    11e0:	27 d0       	rcall	.+78     	; 0x1230 <__divsf3_pse+0x8e>
    11e2:	66 0f       	add	r22, r22
    11e4:	77 1f       	adc	r23, r23
    11e6:	88 1f       	adc	r24, r24
    11e8:	bb 1f       	adc	r27, r27
    11ea:	26 17       	cp	r18, r22
    11ec:	37 07       	cpc	r19, r23
    11ee:	48 07       	cpc	r20, r24
    11f0:	ab 07       	cpc	r26, r27
    11f2:	b0 e8       	ldi	r27, 0x80	; 128
    11f4:	09 f0       	breq	.+2      	; 0x11f8 <__divsf3_pse+0x56>
    11f6:	bb 0b       	sbc	r27, r27
    11f8:	80 2d       	mov	r24, r0
    11fa:	bf 01       	movw	r22, r30
    11fc:	ff 27       	eor	r31, r31
    11fe:	93 58       	subi	r25, 0x83	; 131
    1200:	5f 4f       	sbci	r21, 0xFF	; 255
    1202:	2a f0       	brmi	.+10     	; 0x120e <__divsf3_pse+0x6c>
    1204:	9e 3f       	cpi	r25, 0xFE	; 254
    1206:	51 05       	cpc	r21, r1
    1208:	68 f0       	brcs	.+26     	; 0x1224 <__divsf3_pse+0x82>
    120a:	b6 c0       	rjmp	.+364    	; 0x1378 <__fp_inf>
    120c:	00 c1       	rjmp	.+512    	; 0x140e <__fp_szero>
    120e:	5f 3f       	cpi	r21, 0xFF	; 255
    1210:	ec f3       	brlt	.-6      	; 0x120c <__divsf3_pse+0x6a>
    1212:	98 3e       	cpi	r25, 0xE8	; 232
    1214:	dc f3       	brlt	.-10     	; 0x120c <__divsf3_pse+0x6a>
    1216:	86 95       	lsr	r24
    1218:	77 95       	ror	r23
    121a:	67 95       	ror	r22
    121c:	b7 95       	ror	r27
    121e:	f7 95       	ror	r31
    1220:	9f 5f       	subi	r25, 0xFF	; 255
    1222:	c9 f7       	brne	.-14     	; 0x1216 <__divsf3_pse+0x74>
    1224:	88 0f       	add	r24, r24
    1226:	91 1d       	adc	r25, r1
    1228:	96 95       	lsr	r25
    122a:	87 95       	ror	r24
    122c:	97 f9       	bld	r25, 7
    122e:	08 95       	ret
    1230:	e1 e0       	ldi	r30, 0x01	; 1
    1232:	66 0f       	add	r22, r22
    1234:	77 1f       	adc	r23, r23
    1236:	88 1f       	adc	r24, r24
    1238:	bb 1f       	adc	r27, r27
    123a:	62 17       	cp	r22, r18
    123c:	73 07       	cpc	r23, r19
    123e:	84 07       	cpc	r24, r20
    1240:	ba 07       	cpc	r27, r26
    1242:	20 f0       	brcs	.+8      	; 0x124c <__divsf3_pse+0xaa>
    1244:	62 1b       	sub	r22, r18
    1246:	73 0b       	sbc	r23, r19
    1248:	84 0b       	sbc	r24, r20
    124a:	ba 0b       	sbc	r27, r26
    124c:	ee 1f       	adc	r30, r30
    124e:	88 f7       	brcc	.-30     	; 0x1232 <__divsf3_pse+0x90>
    1250:	e0 95       	com	r30
    1252:	08 95       	ret

00001254 <__fixsfsi>:
    1254:	04 d0       	rcall	.+8      	; 0x125e <__fixunssfsi>
    1256:	68 94       	set
    1258:	b1 11       	cpse	r27, r1
    125a:	d9 c0       	rjmp	.+434    	; 0x140e <__fp_szero>
    125c:	08 95       	ret

0000125e <__fixunssfsi>:
    125e:	bc d0       	rcall	.+376    	; 0x13d8 <__fp_splitA>
    1260:	88 f0       	brcs	.+34     	; 0x1284 <__fixunssfsi+0x26>
    1262:	9f 57       	subi	r25, 0x7F	; 127
    1264:	90 f0       	brcs	.+36     	; 0x128a <__fixunssfsi+0x2c>
    1266:	b9 2f       	mov	r27, r25
    1268:	99 27       	eor	r25, r25
    126a:	b7 51       	subi	r27, 0x17	; 23
    126c:	a0 f0       	brcs	.+40     	; 0x1296 <__fixunssfsi+0x38>
    126e:	d1 f0       	breq	.+52     	; 0x12a4 <__fixunssfsi+0x46>
    1270:	66 0f       	add	r22, r22
    1272:	77 1f       	adc	r23, r23
    1274:	88 1f       	adc	r24, r24
    1276:	99 1f       	adc	r25, r25
    1278:	1a f0       	brmi	.+6      	; 0x1280 <__fixunssfsi+0x22>
    127a:	ba 95       	dec	r27
    127c:	c9 f7       	brne	.-14     	; 0x1270 <__fixunssfsi+0x12>
    127e:	12 c0       	rjmp	.+36     	; 0x12a4 <__fixunssfsi+0x46>
    1280:	b1 30       	cpi	r27, 0x01	; 1
    1282:	81 f0       	breq	.+32     	; 0x12a4 <__fixunssfsi+0x46>
    1284:	c3 d0       	rcall	.+390    	; 0x140c <__fp_zero>
    1286:	b1 e0       	ldi	r27, 0x01	; 1
    1288:	08 95       	ret
    128a:	c0 c0       	rjmp	.+384    	; 0x140c <__fp_zero>
    128c:	67 2f       	mov	r22, r23
    128e:	78 2f       	mov	r23, r24
    1290:	88 27       	eor	r24, r24
    1292:	b8 5f       	subi	r27, 0xF8	; 248
    1294:	39 f0       	breq	.+14     	; 0x12a4 <__fixunssfsi+0x46>
    1296:	b9 3f       	cpi	r27, 0xF9	; 249
    1298:	cc f3       	brlt	.-14     	; 0x128c <__fixunssfsi+0x2e>
    129a:	86 95       	lsr	r24
    129c:	77 95       	ror	r23
    129e:	67 95       	ror	r22
    12a0:	b3 95       	inc	r27
    12a2:	d9 f7       	brne	.-10     	; 0x129a <__fixunssfsi+0x3c>
    12a4:	3e f4       	brtc	.+14     	; 0x12b4 <__fixunssfsi+0x56>
    12a6:	90 95       	com	r25
    12a8:	80 95       	com	r24
    12aa:	70 95       	com	r23
    12ac:	61 95       	neg	r22
    12ae:	7f 4f       	sbci	r23, 0xFF	; 255
    12b0:	8f 4f       	sbci	r24, 0xFF	; 255
    12b2:	9f 4f       	sbci	r25, 0xFF	; 255
    12b4:	08 95       	ret

000012b6 <__floatunsisf>:
    12b6:	e8 94       	clt
    12b8:	09 c0       	rjmp	.+18     	; 0x12cc <__floatsisf+0x12>

000012ba <__floatsisf>:
    12ba:	97 fb       	bst	r25, 7
    12bc:	3e f4       	brtc	.+14     	; 0x12cc <__floatsisf+0x12>
    12be:	90 95       	com	r25
    12c0:	80 95       	com	r24
    12c2:	70 95       	com	r23
    12c4:	61 95       	neg	r22
    12c6:	7f 4f       	sbci	r23, 0xFF	; 255
    12c8:	8f 4f       	sbci	r24, 0xFF	; 255
    12ca:	9f 4f       	sbci	r25, 0xFF	; 255
    12cc:	99 23       	and	r25, r25
    12ce:	a9 f0       	breq	.+42     	; 0x12fa <__floatsisf+0x40>
    12d0:	f9 2f       	mov	r31, r25
    12d2:	96 e9       	ldi	r25, 0x96	; 150
    12d4:	bb 27       	eor	r27, r27
    12d6:	93 95       	inc	r25
    12d8:	f6 95       	lsr	r31
    12da:	87 95       	ror	r24
    12dc:	77 95       	ror	r23
    12de:	67 95       	ror	r22
    12e0:	b7 95       	ror	r27
    12e2:	f1 11       	cpse	r31, r1
    12e4:	f8 cf       	rjmp	.-16     	; 0x12d6 <__floatsisf+0x1c>
    12e6:	fa f4       	brpl	.+62     	; 0x1326 <__floatsisf+0x6c>
    12e8:	bb 0f       	add	r27, r27
    12ea:	11 f4       	brne	.+4      	; 0x12f0 <__floatsisf+0x36>
    12ec:	60 ff       	sbrs	r22, 0
    12ee:	1b c0       	rjmp	.+54     	; 0x1326 <__floatsisf+0x6c>
    12f0:	6f 5f       	subi	r22, 0xFF	; 255
    12f2:	7f 4f       	sbci	r23, 0xFF	; 255
    12f4:	8f 4f       	sbci	r24, 0xFF	; 255
    12f6:	9f 4f       	sbci	r25, 0xFF	; 255
    12f8:	16 c0       	rjmp	.+44     	; 0x1326 <__floatsisf+0x6c>
    12fa:	88 23       	and	r24, r24
    12fc:	11 f0       	breq	.+4      	; 0x1302 <__floatsisf+0x48>
    12fe:	96 e9       	ldi	r25, 0x96	; 150
    1300:	11 c0       	rjmp	.+34     	; 0x1324 <__floatsisf+0x6a>
    1302:	77 23       	and	r23, r23
    1304:	21 f0       	breq	.+8      	; 0x130e <__floatsisf+0x54>
    1306:	9e e8       	ldi	r25, 0x8E	; 142
    1308:	87 2f       	mov	r24, r23
    130a:	76 2f       	mov	r23, r22
    130c:	05 c0       	rjmp	.+10     	; 0x1318 <__floatsisf+0x5e>
    130e:	66 23       	and	r22, r22
    1310:	71 f0       	breq	.+28     	; 0x132e <__floatsisf+0x74>
    1312:	96 e8       	ldi	r25, 0x86	; 134
    1314:	86 2f       	mov	r24, r22
    1316:	70 e0       	ldi	r23, 0x00	; 0
    1318:	60 e0       	ldi	r22, 0x00	; 0
    131a:	2a f0       	brmi	.+10     	; 0x1326 <__floatsisf+0x6c>
    131c:	9a 95       	dec	r25
    131e:	66 0f       	add	r22, r22
    1320:	77 1f       	adc	r23, r23
    1322:	88 1f       	adc	r24, r24
    1324:	da f7       	brpl	.-10     	; 0x131c <__floatsisf+0x62>
    1326:	88 0f       	add	r24, r24
    1328:	96 95       	lsr	r25
    132a:	87 95       	ror	r24
    132c:	97 f9       	bld	r25, 7
    132e:	08 95       	ret

00001330 <__fp_cmp>:
    1330:	99 0f       	add	r25, r25
    1332:	00 08       	sbc	r0, r0
    1334:	55 0f       	add	r21, r21
    1336:	aa 0b       	sbc	r26, r26
    1338:	e0 e8       	ldi	r30, 0x80	; 128
    133a:	fe ef       	ldi	r31, 0xFE	; 254
    133c:	16 16       	cp	r1, r22
    133e:	17 06       	cpc	r1, r23
    1340:	e8 07       	cpc	r30, r24
    1342:	f9 07       	cpc	r31, r25
    1344:	c0 f0       	brcs	.+48     	; 0x1376 <__fp_cmp+0x46>
    1346:	12 16       	cp	r1, r18
    1348:	13 06       	cpc	r1, r19
    134a:	e4 07       	cpc	r30, r20
    134c:	f5 07       	cpc	r31, r21
    134e:	98 f0       	brcs	.+38     	; 0x1376 <__fp_cmp+0x46>
    1350:	62 1b       	sub	r22, r18
    1352:	73 0b       	sbc	r23, r19
    1354:	84 0b       	sbc	r24, r20
    1356:	95 0b       	sbc	r25, r21
    1358:	39 f4       	brne	.+14     	; 0x1368 <__fp_cmp+0x38>
    135a:	0a 26       	eor	r0, r26
    135c:	61 f0       	breq	.+24     	; 0x1376 <__fp_cmp+0x46>
    135e:	23 2b       	or	r18, r19
    1360:	24 2b       	or	r18, r20
    1362:	25 2b       	or	r18, r21
    1364:	21 f4       	brne	.+8      	; 0x136e <__fp_cmp+0x3e>
    1366:	08 95       	ret
    1368:	0a 26       	eor	r0, r26
    136a:	09 f4       	brne	.+2      	; 0x136e <__fp_cmp+0x3e>
    136c:	a1 40       	sbci	r26, 0x01	; 1
    136e:	a6 95       	lsr	r26
    1370:	8f ef       	ldi	r24, 0xFF	; 255
    1372:	81 1d       	adc	r24, r1
    1374:	81 1d       	adc	r24, r1
    1376:	08 95       	ret

00001378 <__fp_inf>:
    1378:	97 f9       	bld	r25, 7
    137a:	9f 67       	ori	r25, 0x7F	; 127
    137c:	80 e8       	ldi	r24, 0x80	; 128
    137e:	70 e0       	ldi	r23, 0x00	; 0
    1380:	60 e0       	ldi	r22, 0x00	; 0
    1382:	08 95       	ret

00001384 <__fp_nan>:
    1384:	9f ef       	ldi	r25, 0xFF	; 255
    1386:	80 ec       	ldi	r24, 0xC0	; 192
    1388:	08 95       	ret

0000138a <__fp_pscA>:
    138a:	00 24       	eor	r0, r0
    138c:	0a 94       	dec	r0
    138e:	16 16       	cp	r1, r22
    1390:	17 06       	cpc	r1, r23
    1392:	18 06       	cpc	r1, r24
    1394:	09 06       	cpc	r0, r25
    1396:	08 95       	ret

00001398 <__fp_pscB>:
    1398:	00 24       	eor	r0, r0
    139a:	0a 94       	dec	r0
    139c:	12 16       	cp	r1, r18
    139e:	13 06       	cpc	r1, r19
    13a0:	14 06       	cpc	r1, r20
    13a2:	05 06       	cpc	r0, r21
    13a4:	08 95       	ret

000013a6 <__fp_round>:
    13a6:	09 2e       	mov	r0, r25
    13a8:	03 94       	inc	r0
    13aa:	00 0c       	add	r0, r0
    13ac:	11 f4       	brne	.+4      	; 0x13b2 <__fp_round+0xc>
    13ae:	88 23       	and	r24, r24
    13b0:	52 f0       	brmi	.+20     	; 0x13c6 <__fp_round+0x20>
    13b2:	bb 0f       	add	r27, r27
    13b4:	40 f4       	brcc	.+16     	; 0x13c6 <__fp_round+0x20>
    13b6:	bf 2b       	or	r27, r31
    13b8:	11 f4       	brne	.+4      	; 0x13be <__fp_round+0x18>
    13ba:	60 ff       	sbrs	r22, 0
    13bc:	04 c0       	rjmp	.+8      	; 0x13c6 <__fp_round+0x20>
    13be:	6f 5f       	subi	r22, 0xFF	; 255
    13c0:	7f 4f       	sbci	r23, 0xFF	; 255
    13c2:	8f 4f       	sbci	r24, 0xFF	; 255
    13c4:	9f 4f       	sbci	r25, 0xFF	; 255
    13c6:	08 95       	ret

000013c8 <__fp_split3>:
    13c8:	57 fd       	sbrc	r21, 7
    13ca:	90 58       	subi	r25, 0x80	; 128
    13cc:	44 0f       	add	r20, r20
    13ce:	55 1f       	adc	r21, r21
    13d0:	59 f0       	breq	.+22     	; 0x13e8 <__fp_splitA+0x10>
    13d2:	5f 3f       	cpi	r21, 0xFF	; 255
    13d4:	71 f0       	breq	.+28     	; 0x13f2 <__fp_splitA+0x1a>
    13d6:	47 95       	ror	r20

000013d8 <__fp_splitA>:
    13d8:	88 0f       	add	r24, r24
    13da:	97 fb       	bst	r25, 7
    13dc:	99 1f       	adc	r25, r25
    13de:	61 f0       	breq	.+24     	; 0x13f8 <__fp_splitA+0x20>
    13e0:	9f 3f       	cpi	r25, 0xFF	; 255
    13e2:	79 f0       	breq	.+30     	; 0x1402 <__fp_splitA+0x2a>
    13e4:	87 95       	ror	r24
    13e6:	08 95       	ret
    13e8:	12 16       	cp	r1, r18
    13ea:	13 06       	cpc	r1, r19
    13ec:	14 06       	cpc	r1, r20
    13ee:	55 1f       	adc	r21, r21
    13f0:	f2 cf       	rjmp	.-28     	; 0x13d6 <__fp_split3+0xe>
    13f2:	46 95       	lsr	r20
    13f4:	f1 df       	rcall	.-30     	; 0x13d8 <__fp_splitA>
    13f6:	08 c0       	rjmp	.+16     	; 0x1408 <__fp_splitA+0x30>
    13f8:	16 16       	cp	r1, r22
    13fa:	17 06       	cpc	r1, r23
    13fc:	18 06       	cpc	r1, r24
    13fe:	99 1f       	adc	r25, r25
    1400:	f1 cf       	rjmp	.-30     	; 0x13e4 <__fp_splitA+0xc>
    1402:	86 95       	lsr	r24
    1404:	71 05       	cpc	r23, r1
    1406:	61 05       	cpc	r22, r1
    1408:	08 94       	sec
    140a:	08 95       	ret

0000140c <__fp_zero>:
    140c:	e8 94       	clt

0000140e <__fp_szero>:
    140e:	bb 27       	eor	r27, r27
    1410:	66 27       	eor	r22, r22
    1412:	77 27       	eor	r23, r23
    1414:	cb 01       	movw	r24, r22
    1416:	97 f9       	bld	r25, 7
    1418:	08 95       	ret

0000141a <__gesf2>:
    141a:	8a df       	rcall	.-236    	; 0x1330 <__fp_cmp>
    141c:	08 f4       	brcc	.+2      	; 0x1420 <__gesf2+0x6>
    141e:	8f ef       	ldi	r24, 0xFF	; 255
    1420:	08 95       	ret

00001422 <__mulsf3>:
    1422:	0b d0       	rcall	.+22     	; 0x143a <__mulsf3x>
    1424:	c0 cf       	rjmp	.-128    	; 0x13a6 <__fp_round>
    1426:	b1 df       	rcall	.-158    	; 0x138a <__fp_pscA>
    1428:	28 f0       	brcs	.+10     	; 0x1434 <__mulsf3+0x12>
    142a:	b6 df       	rcall	.-148    	; 0x1398 <__fp_pscB>
    142c:	18 f0       	brcs	.+6      	; 0x1434 <__mulsf3+0x12>
    142e:	95 23       	and	r25, r21
    1430:	09 f0       	breq	.+2      	; 0x1434 <__mulsf3+0x12>
    1432:	a2 cf       	rjmp	.-188    	; 0x1378 <__fp_inf>
    1434:	a7 cf       	rjmp	.-178    	; 0x1384 <__fp_nan>
    1436:	11 24       	eor	r1, r1
    1438:	ea cf       	rjmp	.-44     	; 0x140e <__fp_szero>

0000143a <__mulsf3x>:
    143a:	c6 df       	rcall	.-116    	; 0x13c8 <__fp_split3>
    143c:	a0 f3       	brcs	.-24     	; 0x1426 <__mulsf3+0x4>

0000143e <__mulsf3_pse>:
    143e:	95 9f       	mul	r25, r21
    1440:	d1 f3       	breq	.-12     	; 0x1436 <__mulsf3+0x14>
    1442:	95 0f       	add	r25, r21
    1444:	50 e0       	ldi	r21, 0x00	; 0
    1446:	55 1f       	adc	r21, r21
    1448:	62 9f       	mul	r22, r18
    144a:	f0 01       	movw	r30, r0
    144c:	72 9f       	mul	r23, r18
    144e:	bb 27       	eor	r27, r27
    1450:	f0 0d       	add	r31, r0
    1452:	b1 1d       	adc	r27, r1
    1454:	63 9f       	mul	r22, r19
    1456:	aa 27       	eor	r26, r26
    1458:	f0 0d       	add	r31, r0
    145a:	b1 1d       	adc	r27, r1
    145c:	aa 1f       	adc	r26, r26
    145e:	64 9f       	mul	r22, r20
    1460:	66 27       	eor	r22, r22
    1462:	b0 0d       	add	r27, r0
    1464:	a1 1d       	adc	r26, r1
    1466:	66 1f       	adc	r22, r22
    1468:	82 9f       	mul	r24, r18
    146a:	22 27       	eor	r18, r18
    146c:	b0 0d       	add	r27, r0
    146e:	a1 1d       	adc	r26, r1
    1470:	62 1f       	adc	r22, r18
    1472:	73 9f       	mul	r23, r19
    1474:	b0 0d       	add	r27, r0
    1476:	a1 1d       	adc	r26, r1
    1478:	62 1f       	adc	r22, r18
    147a:	83 9f       	mul	r24, r19
    147c:	a0 0d       	add	r26, r0
    147e:	61 1d       	adc	r22, r1
    1480:	22 1f       	adc	r18, r18
    1482:	74 9f       	mul	r23, r20
    1484:	33 27       	eor	r19, r19
    1486:	a0 0d       	add	r26, r0
    1488:	61 1d       	adc	r22, r1
    148a:	23 1f       	adc	r18, r19
    148c:	84 9f       	mul	r24, r20
    148e:	60 0d       	add	r22, r0
    1490:	21 1d       	adc	r18, r1
    1492:	82 2f       	mov	r24, r18
    1494:	76 2f       	mov	r23, r22
    1496:	6a 2f       	mov	r22, r26
    1498:	11 24       	eor	r1, r1
    149a:	9f 57       	subi	r25, 0x7F	; 127
    149c:	50 40       	sbci	r21, 0x00	; 0
    149e:	8a f0       	brmi	.+34     	; 0x14c2 <__mulsf3_pse+0x84>
    14a0:	e1 f0       	breq	.+56     	; 0x14da <__mulsf3_pse+0x9c>
    14a2:	88 23       	and	r24, r24
    14a4:	4a f0       	brmi	.+18     	; 0x14b8 <__mulsf3_pse+0x7a>
    14a6:	ee 0f       	add	r30, r30
    14a8:	ff 1f       	adc	r31, r31
    14aa:	bb 1f       	adc	r27, r27
    14ac:	66 1f       	adc	r22, r22
    14ae:	77 1f       	adc	r23, r23
    14b0:	88 1f       	adc	r24, r24
    14b2:	91 50       	subi	r25, 0x01	; 1
    14b4:	50 40       	sbci	r21, 0x00	; 0
    14b6:	a9 f7       	brne	.-22     	; 0x14a2 <__mulsf3_pse+0x64>
    14b8:	9e 3f       	cpi	r25, 0xFE	; 254
    14ba:	51 05       	cpc	r21, r1
    14bc:	70 f0       	brcs	.+28     	; 0x14da <__mulsf3_pse+0x9c>
    14be:	5c cf       	rjmp	.-328    	; 0x1378 <__fp_inf>
    14c0:	a6 cf       	rjmp	.-180    	; 0x140e <__fp_szero>
    14c2:	5f 3f       	cpi	r21, 0xFF	; 255
    14c4:	ec f3       	brlt	.-6      	; 0x14c0 <__mulsf3_pse+0x82>
    14c6:	98 3e       	cpi	r25, 0xE8	; 232
    14c8:	dc f3       	brlt	.-10     	; 0x14c0 <__mulsf3_pse+0x82>
    14ca:	86 95       	lsr	r24
    14cc:	77 95       	ror	r23
    14ce:	67 95       	ror	r22
    14d0:	b7 95       	ror	r27
    14d2:	f7 95       	ror	r31
    14d4:	e7 95       	ror	r30
    14d6:	9f 5f       	subi	r25, 0xFF	; 255
    14d8:	c1 f7       	brne	.-16     	; 0x14ca <__mulsf3_pse+0x8c>
    14da:	fe 2b       	or	r31, r30
    14dc:	88 0f       	add	r24, r24
    14de:	91 1d       	adc	r25, r1
    14e0:	96 95       	lsr	r25
    14e2:	87 95       	ror	r24
    14e4:	97 f9       	bld	r25, 7
    14e6:	08 95       	ret

000014e8 <__tablejump2__>:
    14e8:	ee 0f       	add	r30, r30
    14ea:	ff 1f       	adc	r31, r31

000014ec <__tablejump__>:
    14ec:	05 90       	lpm	r0, Z+
    14ee:	f4 91       	lpm	r31, Z
    14f0:	e0 2d       	mov	r30, r0
    14f2:	19 94       	eijmp

000014f4 <fdevopen>:
    14f4:	0f 93       	push	r16
    14f6:	1f 93       	push	r17
    14f8:	cf 93       	push	r28
    14fa:	df 93       	push	r29
    14fc:	ec 01       	movw	r28, r24
    14fe:	8b 01       	movw	r16, r22
    1500:	00 97       	sbiw	r24, 0x00	; 0
    1502:	31 f4       	brne	.+12     	; 0x1510 <fdevopen+0x1c>
    1504:	61 15       	cp	r22, r1
    1506:	71 05       	cpc	r23, r1
    1508:	19 f4       	brne	.+6      	; 0x1510 <fdevopen+0x1c>
    150a:	80 e0       	ldi	r24, 0x00	; 0
    150c:	90 e0       	ldi	r25, 0x00	; 0
    150e:	37 c0       	rjmp	.+110    	; 0x157e <fdevopen+0x8a>
    1510:	6e e0       	ldi	r22, 0x0E	; 14
    1512:	70 e0       	ldi	r23, 0x00	; 0
    1514:	81 e0       	ldi	r24, 0x01	; 1
    1516:	90 e0       	ldi	r25, 0x00	; 0
    1518:	63 d2       	rcall	.+1222   	; 0x19e0 <calloc>
    151a:	fc 01       	movw	r30, r24
    151c:	00 97       	sbiw	r24, 0x00	; 0
    151e:	a9 f3       	breq	.-22     	; 0x150a <fdevopen+0x16>
    1520:	80 e8       	ldi	r24, 0x80	; 128
    1522:	83 83       	std	Z+3, r24	; 0x03
    1524:	01 15       	cp	r16, r1
    1526:	11 05       	cpc	r17, r1
    1528:	71 f0       	breq	.+28     	; 0x1546 <fdevopen+0x52>
    152a:	13 87       	std	Z+11, r17	; 0x0b
    152c:	02 87       	std	Z+10, r16	; 0x0a
    152e:	81 e8       	ldi	r24, 0x81	; 129
    1530:	83 83       	std	Z+3, r24	; 0x03
    1532:	80 91 03 03 	lds	r24, 0x0303
    1536:	90 91 04 03 	lds	r25, 0x0304
    153a:	89 2b       	or	r24, r25
    153c:	21 f4       	brne	.+8      	; 0x1546 <fdevopen+0x52>
    153e:	f0 93 04 03 	sts	0x0304, r31
    1542:	e0 93 03 03 	sts	0x0303, r30
    1546:	20 97       	sbiw	r28, 0x00	; 0
    1548:	c9 f0       	breq	.+50     	; 0x157c <fdevopen+0x88>
    154a:	d1 87       	std	Z+9, r29	; 0x09
    154c:	c0 87       	std	Z+8, r28	; 0x08
    154e:	83 81       	ldd	r24, Z+3	; 0x03
    1550:	82 60       	ori	r24, 0x02	; 2
    1552:	83 83       	std	Z+3, r24	; 0x03
    1554:	80 91 05 03 	lds	r24, 0x0305
    1558:	90 91 06 03 	lds	r25, 0x0306
    155c:	89 2b       	or	r24, r25
    155e:	71 f4       	brne	.+28     	; 0x157c <fdevopen+0x88>
    1560:	f0 93 06 03 	sts	0x0306, r31
    1564:	e0 93 05 03 	sts	0x0305, r30
    1568:	80 91 07 03 	lds	r24, 0x0307
    156c:	90 91 08 03 	lds	r25, 0x0308
    1570:	89 2b       	or	r24, r25
    1572:	21 f4       	brne	.+8      	; 0x157c <fdevopen+0x88>
    1574:	f0 93 08 03 	sts	0x0308, r31
    1578:	e0 93 07 03 	sts	0x0307, r30
    157c:	cf 01       	movw	r24, r30
    157e:	df 91       	pop	r29
    1580:	cf 91       	pop	r28
    1582:	1f 91       	pop	r17
    1584:	0f 91       	pop	r16
    1586:	08 95       	ret

00001588 <printf>:
    1588:	cf 93       	push	r28
    158a:	df 93       	push	r29
    158c:	cd b7       	in	r28, 0x3d	; 61
    158e:	de b7       	in	r29, 0x3e	; 62
    1590:	fe 01       	movw	r30, r28
    1592:	36 96       	adiw	r30, 0x06	; 6
    1594:	61 91       	ld	r22, Z+
    1596:	71 91       	ld	r23, Z+
    1598:	af 01       	movw	r20, r30
    159a:	80 91 05 03 	lds	r24, 0x0305
    159e:	90 91 06 03 	lds	r25, 0x0306
    15a2:	30 d0       	rcall	.+96     	; 0x1604 <vfprintf>
    15a4:	df 91       	pop	r29
    15a6:	cf 91       	pop	r28
    15a8:	08 95       	ret

000015aa <puts>:
    15aa:	0f 93       	push	r16
    15ac:	1f 93       	push	r17
    15ae:	cf 93       	push	r28
    15b0:	df 93       	push	r29
    15b2:	e0 91 05 03 	lds	r30, 0x0305
    15b6:	f0 91 06 03 	lds	r31, 0x0306
    15ba:	23 81       	ldd	r18, Z+3	; 0x03
    15bc:	21 ff       	sbrs	r18, 1
    15be:	1b c0       	rjmp	.+54     	; 0x15f6 <puts+0x4c>
    15c0:	ec 01       	movw	r28, r24
    15c2:	00 e0       	ldi	r16, 0x00	; 0
    15c4:	10 e0       	ldi	r17, 0x00	; 0
    15c6:	89 91       	ld	r24, Y+
    15c8:	60 91 05 03 	lds	r22, 0x0305
    15cc:	70 91 06 03 	lds	r23, 0x0306
    15d0:	db 01       	movw	r26, r22
    15d2:	18 96       	adiw	r26, 0x08	; 8
    15d4:	ed 91       	ld	r30, X+
    15d6:	fc 91       	ld	r31, X
    15d8:	19 97       	sbiw	r26, 0x09	; 9
    15da:	88 23       	and	r24, r24
    15dc:	31 f0       	breq	.+12     	; 0x15ea <puts+0x40>
    15de:	19 95       	eicall
    15e0:	89 2b       	or	r24, r25
    15e2:	89 f3       	breq	.-30     	; 0x15c6 <puts+0x1c>
    15e4:	0f ef       	ldi	r16, 0xFF	; 255
    15e6:	1f ef       	ldi	r17, 0xFF	; 255
    15e8:	ee cf       	rjmp	.-36     	; 0x15c6 <puts+0x1c>
    15ea:	8a e0       	ldi	r24, 0x0A	; 10
    15ec:	19 95       	eicall
    15ee:	89 2b       	or	r24, r25
    15f0:	11 f4       	brne	.+4      	; 0x15f6 <puts+0x4c>
    15f2:	c8 01       	movw	r24, r16
    15f4:	02 c0       	rjmp	.+4      	; 0x15fa <puts+0x50>
    15f6:	8f ef       	ldi	r24, 0xFF	; 255
    15f8:	9f ef       	ldi	r25, 0xFF	; 255
    15fa:	df 91       	pop	r29
    15fc:	cf 91       	pop	r28
    15fe:	1f 91       	pop	r17
    1600:	0f 91       	pop	r16
    1602:	08 95       	ret

00001604 <vfprintf>:
    1604:	2f 92       	push	r2
    1606:	3f 92       	push	r3
    1608:	4f 92       	push	r4
    160a:	5f 92       	push	r5
    160c:	6f 92       	push	r6
    160e:	7f 92       	push	r7
    1610:	8f 92       	push	r8
    1612:	9f 92       	push	r9
    1614:	af 92       	push	r10
    1616:	bf 92       	push	r11
    1618:	cf 92       	push	r12
    161a:	df 92       	push	r13
    161c:	ef 92       	push	r14
    161e:	ff 92       	push	r15
    1620:	0f 93       	push	r16
    1622:	1f 93       	push	r17
    1624:	cf 93       	push	r28
    1626:	df 93       	push	r29
    1628:	cd b7       	in	r28, 0x3d	; 61
    162a:	de b7       	in	r29, 0x3e	; 62
    162c:	2c 97       	sbiw	r28, 0x0c	; 12
    162e:	0f b6       	in	r0, 0x3f	; 63
    1630:	f8 94       	cli
    1632:	de bf       	out	0x3e, r29	; 62
    1634:	0f be       	out	0x3f, r0	; 63
    1636:	cd bf       	out	0x3d, r28	; 61
    1638:	7c 01       	movw	r14, r24
    163a:	6b 01       	movw	r12, r22
    163c:	8a 01       	movw	r16, r20
    163e:	fc 01       	movw	r30, r24
    1640:	17 82       	std	Z+7, r1	; 0x07
    1642:	16 82       	std	Z+6, r1	; 0x06
    1644:	83 81       	ldd	r24, Z+3	; 0x03
    1646:	81 ff       	sbrs	r24, 1
    1648:	b0 c1       	rjmp	.+864    	; 0x19aa <vfprintf+0x3a6>
    164a:	ce 01       	movw	r24, r28
    164c:	01 96       	adiw	r24, 0x01	; 1
    164e:	4c 01       	movw	r8, r24
    1650:	f7 01       	movw	r30, r14
    1652:	93 81       	ldd	r25, Z+3	; 0x03
    1654:	f6 01       	movw	r30, r12
    1656:	93 fd       	sbrc	r25, 3
    1658:	85 91       	lpm	r24, Z+
    165a:	93 ff       	sbrs	r25, 3
    165c:	81 91       	ld	r24, Z+
    165e:	6f 01       	movw	r12, r30
    1660:	88 23       	and	r24, r24
    1662:	09 f4       	brne	.+2      	; 0x1666 <vfprintf+0x62>
    1664:	9e c1       	rjmp	.+828    	; 0x19a2 <vfprintf+0x39e>
    1666:	85 32       	cpi	r24, 0x25	; 37
    1668:	39 f4       	brne	.+14     	; 0x1678 <vfprintf+0x74>
    166a:	93 fd       	sbrc	r25, 3
    166c:	85 91       	lpm	r24, Z+
    166e:	93 ff       	sbrs	r25, 3
    1670:	81 91       	ld	r24, Z+
    1672:	6f 01       	movw	r12, r30
    1674:	85 32       	cpi	r24, 0x25	; 37
    1676:	21 f4       	brne	.+8      	; 0x1680 <vfprintf+0x7c>
    1678:	b7 01       	movw	r22, r14
    167a:	90 e0       	ldi	r25, 0x00	; 0
    167c:	0f d3       	rcall	.+1566   	; 0x1c9c <fputc>
    167e:	e8 cf       	rjmp	.-48     	; 0x1650 <vfprintf+0x4c>
    1680:	51 2c       	mov	r5, r1
    1682:	31 2c       	mov	r3, r1
    1684:	20 e0       	ldi	r18, 0x00	; 0
    1686:	20 32       	cpi	r18, 0x20	; 32
    1688:	a0 f4       	brcc	.+40     	; 0x16b2 <vfprintf+0xae>
    168a:	8b 32       	cpi	r24, 0x2B	; 43
    168c:	69 f0       	breq	.+26     	; 0x16a8 <vfprintf+0xa4>
    168e:	30 f4       	brcc	.+12     	; 0x169c <vfprintf+0x98>
    1690:	80 32       	cpi	r24, 0x20	; 32
    1692:	59 f0       	breq	.+22     	; 0x16aa <vfprintf+0xa6>
    1694:	83 32       	cpi	r24, 0x23	; 35
    1696:	69 f4       	brne	.+26     	; 0x16b2 <vfprintf+0xae>
    1698:	20 61       	ori	r18, 0x10	; 16
    169a:	2c c0       	rjmp	.+88     	; 0x16f4 <vfprintf+0xf0>
    169c:	8d 32       	cpi	r24, 0x2D	; 45
    169e:	39 f0       	breq	.+14     	; 0x16ae <vfprintf+0xaa>
    16a0:	80 33       	cpi	r24, 0x30	; 48
    16a2:	39 f4       	brne	.+14     	; 0x16b2 <vfprintf+0xae>
    16a4:	21 60       	ori	r18, 0x01	; 1
    16a6:	26 c0       	rjmp	.+76     	; 0x16f4 <vfprintf+0xf0>
    16a8:	22 60       	ori	r18, 0x02	; 2
    16aa:	24 60       	ori	r18, 0x04	; 4
    16ac:	23 c0       	rjmp	.+70     	; 0x16f4 <vfprintf+0xf0>
    16ae:	28 60       	ori	r18, 0x08	; 8
    16b0:	21 c0       	rjmp	.+66     	; 0x16f4 <vfprintf+0xf0>
    16b2:	27 fd       	sbrc	r18, 7
    16b4:	27 c0       	rjmp	.+78     	; 0x1704 <vfprintf+0x100>
    16b6:	30 ed       	ldi	r19, 0xD0	; 208
    16b8:	38 0f       	add	r19, r24
    16ba:	3a 30       	cpi	r19, 0x0A	; 10
    16bc:	78 f4       	brcc	.+30     	; 0x16dc <vfprintf+0xd8>
    16be:	26 ff       	sbrs	r18, 6
    16c0:	06 c0       	rjmp	.+12     	; 0x16ce <vfprintf+0xca>
    16c2:	fa e0       	ldi	r31, 0x0A	; 10
    16c4:	5f 9e       	mul	r5, r31
    16c6:	30 0d       	add	r19, r0
    16c8:	11 24       	eor	r1, r1
    16ca:	53 2e       	mov	r5, r19
    16cc:	13 c0       	rjmp	.+38     	; 0x16f4 <vfprintf+0xf0>
    16ce:	8a e0       	ldi	r24, 0x0A	; 10
    16d0:	38 9e       	mul	r3, r24
    16d2:	30 0d       	add	r19, r0
    16d4:	11 24       	eor	r1, r1
    16d6:	33 2e       	mov	r3, r19
    16d8:	20 62       	ori	r18, 0x20	; 32
    16da:	0c c0       	rjmp	.+24     	; 0x16f4 <vfprintf+0xf0>
    16dc:	8e 32       	cpi	r24, 0x2E	; 46
    16de:	21 f4       	brne	.+8      	; 0x16e8 <vfprintf+0xe4>
    16e0:	26 fd       	sbrc	r18, 6
    16e2:	5f c1       	rjmp	.+702    	; 0x19a2 <vfprintf+0x39e>
    16e4:	20 64       	ori	r18, 0x40	; 64
    16e6:	06 c0       	rjmp	.+12     	; 0x16f4 <vfprintf+0xf0>
    16e8:	8c 36       	cpi	r24, 0x6C	; 108
    16ea:	11 f4       	brne	.+4      	; 0x16f0 <vfprintf+0xec>
    16ec:	20 68       	ori	r18, 0x80	; 128
    16ee:	02 c0       	rjmp	.+4      	; 0x16f4 <vfprintf+0xf0>
    16f0:	88 36       	cpi	r24, 0x68	; 104
    16f2:	41 f4       	brne	.+16     	; 0x1704 <vfprintf+0x100>
    16f4:	f6 01       	movw	r30, r12
    16f6:	93 fd       	sbrc	r25, 3
    16f8:	85 91       	lpm	r24, Z+
    16fa:	93 ff       	sbrs	r25, 3
    16fc:	81 91       	ld	r24, Z+
    16fe:	6f 01       	movw	r12, r30
    1700:	81 11       	cpse	r24, r1
    1702:	c1 cf       	rjmp	.-126    	; 0x1686 <vfprintf+0x82>
    1704:	98 2f       	mov	r25, r24
    1706:	9f 7d       	andi	r25, 0xDF	; 223
    1708:	95 54       	subi	r25, 0x45	; 69
    170a:	93 30       	cpi	r25, 0x03	; 3
    170c:	28 f4       	brcc	.+10     	; 0x1718 <vfprintf+0x114>
    170e:	0c 5f       	subi	r16, 0xFC	; 252
    1710:	1f 4f       	sbci	r17, 0xFF	; 255
    1712:	ff e3       	ldi	r31, 0x3F	; 63
    1714:	f9 83       	std	Y+1, r31	; 0x01
    1716:	0d c0       	rjmp	.+26     	; 0x1732 <vfprintf+0x12e>
    1718:	83 36       	cpi	r24, 0x63	; 99
    171a:	31 f0       	breq	.+12     	; 0x1728 <vfprintf+0x124>
    171c:	83 37       	cpi	r24, 0x73	; 115
    171e:	71 f0       	breq	.+28     	; 0x173c <vfprintf+0x138>
    1720:	83 35       	cpi	r24, 0x53	; 83
    1722:	09 f0       	breq	.+2      	; 0x1726 <vfprintf+0x122>
    1724:	57 c0       	rjmp	.+174    	; 0x17d4 <vfprintf+0x1d0>
    1726:	21 c0       	rjmp	.+66     	; 0x176a <vfprintf+0x166>
    1728:	f8 01       	movw	r30, r16
    172a:	80 81       	ld	r24, Z
    172c:	89 83       	std	Y+1, r24	; 0x01
    172e:	0e 5f       	subi	r16, 0xFE	; 254
    1730:	1f 4f       	sbci	r17, 0xFF	; 255
    1732:	44 24       	eor	r4, r4
    1734:	43 94       	inc	r4
    1736:	51 2c       	mov	r5, r1
    1738:	54 01       	movw	r10, r8
    173a:	14 c0       	rjmp	.+40     	; 0x1764 <vfprintf+0x160>
    173c:	38 01       	movw	r6, r16
    173e:	f2 e0       	ldi	r31, 0x02	; 2
    1740:	6f 0e       	add	r6, r31
    1742:	71 1c       	adc	r7, r1
    1744:	f8 01       	movw	r30, r16
    1746:	a0 80       	ld	r10, Z
    1748:	b1 80       	ldd	r11, Z+1	; 0x01
    174a:	26 ff       	sbrs	r18, 6
    174c:	03 c0       	rjmp	.+6      	; 0x1754 <vfprintf+0x150>
    174e:	65 2d       	mov	r22, r5
    1750:	70 e0       	ldi	r23, 0x00	; 0
    1752:	02 c0       	rjmp	.+4      	; 0x1758 <vfprintf+0x154>
    1754:	6f ef       	ldi	r22, 0xFF	; 255
    1756:	7f ef       	ldi	r23, 0xFF	; 255
    1758:	c5 01       	movw	r24, r10
    175a:	2c 87       	std	Y+12, r18	; 0x0c
    175c:	94 d2       	rcall	.+1320   	; 0x1c86 <strnlen>
    175e:	2c 01       	movw	r4, r24
    1760:	83 01       	movw	r16, r6
    1762:	2c 85       	ldd	r18, Y+12	; 0x0c
    1764:	2f 77       	andi	r18, 0x7F	; 127
    1766:	22 2e       	mov	r2, r18
    1768:	16 c0       	rjmp	.+44     	; 0x1796 <vfprintf+0x192>
    176a:	38 01       	movw	r6, r16
    176c:	f2 e0       	ldi	r31, 0x02	; 2
    176e:	6f 0e       	add	r6, r31
    1770:	71 1c       	adc	r7, r1
    1772:	f8 01       	movw	r30, r16
    1774:	a0 80       	ld	r10, Z
    1776:	b1 80       	ldd	r11, Z+1	; 0x01
    1778:	26 ff       	sbrs	r18, 6
    177a:	03 c0       	rjmp	.+6      	; 0x1782 <vfprintf+0x17e>
    177c:	65 2d       	mov	r22, r5
    177e:	70 e0       	ldi	r23, 0x00	; 0
    1780:	02 c0       	rjmp	.+4      	; 0x1786 <vfprintf+0x182>
    1782:	6f ef       	ldi	r22, 0xFF	; 255
    1784:	7f ef       	ldi	r23, 0xFF	; 255
    1786:	c5 01       	movw	r24, r10
    1788:	2c 87       	std	Y+12, r18	; 0x0c
    178a:	6b d2       	rcall	.+1238   	; 0x1c62 <strnlen_P>
    178c:	2c 01       	movw	r4, r24
    178e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1790:	20 68       	ori	r18, 0x80	; 128
    1792:	22 2e       	mov	r2, r18
    1794:	83 01       	movw	r16, r6
    1796:	23 fc       	sbrc	r2, 3
    1798:	19 c0       	rjmp	.+50     	; 0x17cc <vfprintf+0x1c8>
    179a:	83 2d       	mov	r24, r3
    179c:	90 e0       	ldi	r25, 0x00	; 0
    179e:	48 16       	cp	r4, r24
    17a0:	59 06       	cpc	r5, r25
    17a2:	a0 f4       	brcc	.+40     	; 0x17cc <vfprintf+0x1c8>
    17a4:	b7 01       	movw	r22, r14
    17a6:	80 e2       	ldi	r24, 0x20	; 32
    17a8:	90 e0       	ldi	r25, 0x00	; 0
    17aa:	78 d2       	rcall	.+1264   	; 0x1c9c <fputc>
    17ac:	3a 94       	dec	r3
    17ae:	f5 cf       	rjmp	.-22     	; 0x179a <vfprintf+0x196>
    17b0:	f5 01       	movw	r30, r10
    17b2:	27 fc       	sbrc	r2, 7
    17b4:	85 91       	lpm	r24, Z+
    17b6:	27 fe       	sbrs	r2, 7
    17b8:	81 91       	ld	r24, Z+
    17ba:	5f 01       	movw	r10, r30
    17bc:	b7 01       	movw	r22, r14
    17be:	90 e0       	ldi	r25, 0x00	; 0
    17c0:	6d d2       	rcall	.+1242   	; 0x1c9c <fputc>
    17c2:	31 10       	cpse	r3, r1
    17c4:	3a 94       	dec	r3
    17c6:	f1 e0       	ldi	r31, 0x01	; 1
    17c8:	4f 1a       	sub	r4, r31
    17ca:	51 08       	sbc	r5, r1
    17cc:	41 14       	cp	r4, r1
    17ce:	51 04       	cpc	r5, r1
    17d0:	79 f7       	brne	.-34     	; 0x17b0 <vfprintf+0x1ac>
    17d2:	de c0       	rjmp	.+444    	; 0x1990 <vfprintf+0x38c>
    17d4:	84 36       	cpi	r24, 0x64	; 100
    17d6:	11 f0       	breq	.+4      	; 0x17dc <vfprintf+0x1d8>
    17d8:	89 36       	cpi	r24, 0x69	; 105
    17da:	31 f5       	brne	.+76     	; 0x1828 <vfprintf+0x224>
    17dc:	f8 01       	movw	r30, r16
    17de:	27 ff       	sbrs	r18, 7
    17e0:	07 c0       	rjmp	.+14     	; 0x17f0 <vfprintf+0x1ec>
    17e2:	60 81       	ld	r22, Z
    17e4:	71 81       	ldd	r23, Z+1	; 0x01
    17e6:	82 81       	ldd	r24, Z+2	; 0x02
    17e8:	93 81       	ldd	r25, Z+3	; 0x03
    17ea:	0c 5f       	subi	r16, 0xFC	; 252
    17ec:	1f 4f       	sbci	r17, 0xFF	; 255
    17ee:	08 c0       	rjmp	.+16     	; 0x1800 <vfprintf+0x1fc>
    17f0:	60 81       	ld	r22, Z
    17f2:	71 81       	ldd	r23, Z+1	; 0x01
    17f4:	88 27       	eor	r24, r24
    17f6:	77 fd       	sbrc	r23, 7
    17f8:	80 95       	com	r24
    17fa:	98 2f       	mov	r25, r24
    17fc:	0e 5f       	subi	r16, 0xFE	; 254
    17fe:	1f 4f       	sbci	r17, 0xFF	; 255
    1800:	2f 76       	andi	r18, 0x6F	; 111
    1802:	b2 2e       	mov	r11, r18
    1804:	97 ff       	sbrs	r25, 7
    1806:	09 c0       	rjmp	.+18     	; 0x181a <vfprintf+0x216>
    1808:	90 95       	com	r25
    180a:	80 95       	com	r24
    180c:	70 95       	com	r23
    180e:	61 95       	neg	r22
    1810:	7f 4f       	sbci	r23, 0xFF	; 255
    1812:	8f 4f       	sbci	r24, 0xFF	; 255
    1814:	9f 4f       	sbci	r25, 0xFF	; 255
    1816:	20 68       	ori	r18, 0x80	; 128
    1818:	b2 2e       	mov	r11, r18
    181a:	2a e0       	ldi	r18, 0x0A	; 10
    181c:	30 e0       	ldi	r19, 0x00	; 0
    181e:	a4 01       	movw	r20, r8
    1820:	6f d2       	rcall	.+1246   	; 0x1d00 <__ultoa_invert>
    1822:	a8 2e       	mov	r10, r24
    1824:	a8 18       	sub	r10, r8
    1826:	43 c0       	rjmp	.+134    	; 0x18ae <vfprintf+0x2aa>
    1828:	85 37       	cpi	r24, 0x75	; 117
    182a:	29 f4       	brne	.+10     	; 0x1836 <vfprintf+0x232>
    182c:	2f 7e       	andi	r18, 0xEF	; 239
    182e:	b2 2e       	mov	r11, r18
    1830:	2a e0       	ldi	r18, 0x0A	; 10
    1832:	30 e0       	ldi	r19, 0x00	; 0
    1834:	25 c0       	rjmp	.+74     	; 0x1880 <vfprintf+0x27c>
    1836:	f2 2f       	mov	r31, r18
    1838:	f9 7f       	andi	r31, 0xF9	; 249
    183a:	bf 2e       	mov	r11, r31
    183c:	8f 36       	cpi	r24, 0x6F	; 111
    183e:	c1 f0       	breq	.+48     	; 0x1870 <vfprintf+0x26c>
    1840:	18 f4       	brcc	.+6      	; 0x1848 <vfprintf+0x244>
    1842:	88 35       	cpi	r24, 0x58	; 88
    1844:	79 f0       	breq	.+30     	; 0x1864 <vfprintf+0x260>
    1846:	ad c0       	rjmp	.+346    	; 0x19a2 <vfprintf+0x39e>
    1848:	80 37       	cpi	r24, 0x70	; 112
    184a:	19 f0       	breq	.+6      	; 0x1852 <vfprintf+0x24e>
    184c:	88 37       	cpi	r24, 0x78	; 120
    184e:	21 f0       	breq	.+8      	; 0x1858 <vfprintf+0x254>
    1850:	a8 c0       	rjmp	.+336    	; 0x19a2 <vfprintf+0x39e>
    1852:	2f 2f       	mov	r18, r31
    1854:	20 61       	ori	r18, 0x10	; 16
    1856:	b2 2e       	mov	r11, r18
    1858:	b4 fe       	sbrs	r11, 4
    185a:	0d c0       	rjmp	.+26     	; 0x1876 <vfprintf+0x272>
    185c:	8b 2d       	mov	r24, r11
    185e:	84 60       	ori	r24, 0x04	; 4
    1860:	b8 2e       	mov	r11, r24
    1862:	09 c0       	rjmp	.+18     	; 0x1876 <vfprintf+0x272>
    1864:	24 ff       	sbrs	r18, 4
    1866:	0a c0       	rjmp	.+20     	; 0x187c <vfprintf+0x278>
    1868:	9f 2f       	mov	r25, r31
    186a:	96 60       	ori	r25, 0x06	; 6
    186c:	b9 2e       	mov	r11, r25
    186e:	06 c0       	rjmp	.+12     	; 0x187c <vfprintf+0x278>
    1870:	28 e0       	ldi	r18, 0x08	; 8
    1872:	30 e0       	ldi	r19, 0x00	; 0
    1874:	05 c0       	rjmp	.+10     	; 0x1880 <vfprintf+0x27c>
    1876:	20 e1       	ldi	r18, 0x10	; 16
    1878:	30 e0       	ldi	r19, 0x00	; 0
    187a:	02 c0       	rjmp	.+4      	; 0x1880 <vfprintf+0x27c>
    187c:	20 e1       	ldi	r18, 0x10	; 16
    187e:	32 e0       	ldi	r19, 0x02	; 2
    1880:	f8 01       	movw	r30, r16
    1882:	b7 fe       	sbrs	r11, 7
    1884:	07 c0       	rjmp	.+14     	; 0x1894 <vfprintf+0x290>
    1886:	60 81       	ld	r22, Z
    1888:	71 81       	ldd	r23, Z+1	; 0x01
    188a:	82 81       	ldd	r24, Z+2	; 0x02
    188c:	93 81       	ldd	r25, Z+3	; 0x03
    188e:	0c 5f       	subi	r16, 0xFC	; 252
    1890:	1f 4f       	sbci	r17, 0xFF	; 255
    1892:	06 c0       	rjmp	.+12     	; 0x18a0 <vfprintf+0x29c>
    1894:	60 81       	ld	r22, Z
    1896:	71 81       	ldd	r23, Z+1	; 0x01
    1898:	80 e0       	ldi	r24, 0x00	; 0
    189a:	90 e0       	ldi	r25, 0x00	; 0
    189c:	0e 5f       	subi	r16, 0xFE	; 254
    189e:	1f 4f       	sbci	r17, 0xFF	; 255
    18a0:	a4 01       	movw	r20, r8
    18a2:	2e d2       	rcall	.+1116   	; 0x1d00 <__ultoa_invert>
    18a4:	a8 2e       	mov	r10, r24
    18a6:	a8 18       	sub	r10, r8
    18a8:	fb 2d       	mov	r31, r11
    18aa:	ff 77       	andi	r31, 0x7F	; 127
    18ac:	bf 2e       	mov	r11, r31
    18ae:	b6 fe       	sbrs	r11, 6
    18b0:	0b c0       	rjmp	.+22     	; 0x18c8 <vfprintf+0x2c4>
    18b2:	2b 2d       	mov	r18, r11
    18b4:	2e 7f       	andi	r18, 0xFE	; 254
    18b6:	a5 14       	cp	r10, r5
    18b8:	50 f4       	brcc	.+20     	; 0x18ce <vfprintf+0x2ca>
    18ba:	b4 fe       	sbrs	r11, 4
    18bc:	0a c0       	rjmp	.+20     	; 0x18d2 <vfprintf+0x2ce>
    18be:	b2 fc       	sbrc	r11, 2
    18c0:	08 c0       	rjmp	.+16     	; 0x18d2 <vfprintf+0x2ce>
    18c2:	2b 2d       	mov	r18, r11
    18c4:	2e 7e       	andi	r18, 0xEE	; 238
    18c6:	05 c0       	rjmp	.+10     	; 0x18d2 <vfprintf+0x2ce>
    18c8:	7a 2c       	mov	r7, r10
    18ca:	2b 2d       	mov	r18, r11
    18cc:	03 c0       	rjmp	.+6      	; 0x18d4 <vfprintf+0x2d0>
    18ce:	7a 2c       	mov	r7, r10
    18d0:	01 c0       	rjmp	.+2      	; 0x18d4 <vfprintf+0x2d0>
    18d2:	75 2c       	mov	r7, r5
    18d4:	24 ff       	sbrs	r18, 4
    18d6:	0d c0       	rjmp	.+26     	; 0x18f2 <vfprintf+0x2ee>
    18d8:	fe 01       	movw	r30, r28
    18da:	ea 0d       	add	r30, r10
    18dc:	f1 1d       	adc	r31, r1
    18de:	80 81       	ld	r24, Z
    18e0:	80 33       	cpi	r24, 0x30	; 48
    18e2:	11 f4       	brne	.+4      	; 0x18e8 <vfprintf+0x2e4>
    18e4:	29 7e       	andi	r18, 0xE9	; 233
    18e6:	09 c0       	rjmp	.+18     	; 0x18fa <vfprintf+0x2f6>
    18e8:	22 ff       	sbrs	r18, 2
    18ea:	06 c0       	rjmp	.+12     	; 0x18f8 <vfprintf+0x2f4>
    18ec:	73 94       	inc	r7
    18ee:	73 94       	inc	r7
    18f0:	04 c0       	rjmp	.+8      	; 0x18fa <vfprintf+0x2f6>
    18f2:	82 2f       	mov	r24, r18
    18f4:	86 78       	andi	r24, 0x86	; 134
    18f6:	09 f0       	breq	.+2      	; 0x18fa <vfprintf+0x2f6>
    18f8:	73 94       	inc	r7
    18fa:	23 fd       	sbrc	r18, 3
    18fc:	12 c0       	rjmp	.+36     	; 0x1922 <vfprintf+0x31e>
    18fe:	20 ff       	sbrs	r18, 0
    1900:	06 c0       	rjmp	.+12     	; 0x190e <vfprintf+0x30a>
    1902:	5a 2c       	mov	r5, r10
    1904:	73 14       	cp	r7, r3
    1906:	18 f4       	brcc	.+6      	; 0x190e <vfprintf+0x30a>
    1908:	53 0c       	add	r5, r3
    190a:	57 18       	sub	r5, r7
    190c:	73 2c       	mov	r7, r3
    190e:	73 14       	cp	r7, r3
    1910:	60 f4       	brcc	.+24     	; 0x192a <vfprintf+0x326>
    1912:	b7 01       	movw	r22, r14
    1914:	80 e2       	ldi	r24, 0x20	; 32
    1916:	90 e0       	ldi	r25, 0x00	; 0
    1918:	2c 87       	std	Y+12, r18	; 0x0c
    191a:	c0 d1       	rcall	.+896    	; 0x1c9c <fputc>
    191c:	73 94       	inc	r7
    191e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1920:	f6 cf       	rjmp	.-20     	; 0x190e <vfprintf+0x30a>
    1922:	73 14       	cp	r7, r3
    1924:	10 f4       	brcc	.+4      	; 0x192a <vfprintf+0x326>
    1926:	37 18       	sub	r3, r7
    1928:	01 c0       	rjmp	.+2      	; 0x192c <vfprintf+0x328>
    192a:	31 2c       	mov	r3, r1
    192c:	24 ff       	sbrs	r18, 4
    192e:	11 c0       	rjmp	.+34     	; 0x1952 <vfprintf+0x34e>
    1930:	b7 01       	movw	r22, r14
    1932:	80 e3       	ldi	r24, 0x30	; 48
    1934:	90 e0       	ldi	r25, 0x00	; 0
    1936:	2c 87       	std	Y+12, r18	; 0x0c
    1938:	b1 d1       	rcall	.+866    	; 0x1c9c <fputc>
    193a:	2c 85       	ldd	r18, Y+12	; 0x0c
    193c:	22 ff       	sbrs	r18, 2
    193e:	16 c0       	rjmp	.+44     	; 0x196c <vfprintf+0x368>
    1940:	21 ff       	sbrs	r18, 1
    1942:	03 c0       	rjmp	.+6      	; 0x194a <vfprintf+0x346>
    1944:	88 e5       	ldi	r24, 0x58	; 88
    1946:	90 e0       	ldi	r25, 0x00	; 0
    1948:	02 c0       	rjmp	.+4      	; 0x194e <vfprintf+0x34a>
    194a:	88 e7       	ldi	r24, 0x78	; 120
    194c:	90 e0       	ldi	r25, 0x00	; 0
    194e:	b7 01       	movw	r22, r14
    1950:	0c c0       	rjmp	.+24     	; 0x196a <vfprintf+0x366>
    1952:	82 2f       	mov	r24, r18
    1954:	86 78       	andi	r24, 0x86	; 134
    1956:	51 f0       	breq	.+20     	; 0x196c <vfprintf+0x368>
    1958:	21 fd       	sbrc	r18, 1
    195a:	02 c0       	rjmp	.+4      	; 0x1960 <vfprintf+0x35c>
    195c:	80 e2       	ldi	r24, 0x20	; 32
    195e:	01 c0       	rjmp	.+2      	; 0x1962 <vfprintf+0x35e>
    1960:	8b e2       	ldi	r24, 0x2B	; 43
    1962:	27 fd       	sbrc	r18, 7
    1964:	8d e2       	ldi	r24, 0x2D	; 45
    1966:	b7 01       	movw	r22, r14
    1968:	90 e0       	ldi	r25, 0x00	; 0
    196a:	98 d1       	rcall	.+816    	; 0x1c9c <fputc>
    196c:	a5 14       	cp	r10, r5
    196e:	30 f4       	brcc	.+12     	; 0x197c <vfprintf+0x378>
    1970:	b7 01       	movw	r22, r14
    1972:	80 e3       	ldi	r24, 0x30	; 48
    1974:	90 e0       	ldi	r25, 0x00	; 0
    1976:	92 d1       	rcall	.+804    	; 0x1c9c <fputc>
    1978:	5a 94       	dec	r5
    197a:	f8 cf       	rjmp	.-16     	; 0x196c <vfprintf+0x368>
    197c:	aa 94       	dec	r10
    197e:	f4 01       	movw	r30, r8
    1980:	ea 0d       	add	r30, r10
    1982:	f1 1d       	adc	r31, r1
    1984:	80 81       	ld	r24, Z
    1986:	b7 01       	movw	r22, r14
    1988:	90 e0       	ldi	r25, 0x00	; 0
    198a:	88 d1       	rcall	.+784    	; 0x1c9c <fputc>
    198c:	a1 10       	cpse	r10, r1
    198e:	f6 cf       	rjmp	.-20     	; 0x197c <vfprintf+0x378>
    1990:	33 20       	and	r3, r3
    1992:	09 f4       	brne	.+2      	; 0x1996 <vfprintf+0x392>
    1994:	5d ce       	rjmp	.-838    	; 0x1650 <vfprintf+0x4c>
    1996:	b7 01       	movw	r22, r14
    1998:	80 e2       	ldi	r24, 0x20	; 32
    199a:	90 e0       	ldi	r25, 0x00	; 0
    199c:	7f d1       	rcall	.+766    	; 0x1c9c <fputc>
    199e:	3a 94       	dec	r3
    19a0:	f7 cf       	rjmp	.-18     	; 0x1990 <vfprintf+0x38c>
    19a2:	f7 01       	movw	r30, r14
    19a4:	86 81       	ldd	r24, Z+6	; 0x06
    19a6:	97 81       	ldd	r25, Z+7	; 0x07
    19a8:	02 c0       	rjmp	.+4      	; 0x19ae <vfprintf+0x3aa>
    19aa:	8f ef       	ldi	r24, 0xFF	; 255
    19ac:	9f ef       	ldi	r25, 0xFF	; 255
    19ae:	2c 96       	adiw	r28, 0x0c	; 12
    19b0:	0f b6       	in	r0, 0x3f	; 63
    19b2:	f8 94       	cli
    19b4:	de bf       	out	0x3e, r29	; 62
    19b6:	0f be       	out	0x3f, r0	; 63
    19b8:	cd bf       	out	0x3d, r28	; 61
    19ba:	df 91       	pop	r29
    19bc:	cf 91       	pop	r28
    19be:	1f 91       	pop	r17
    19c0:	0f 91       	pop	r16
    19c2:	ff 90       	pop	r15
    19c4:	ef 90       	pop	r14
    19c6:	df 90       	pop	r13
    19c8:	cf 90       	pop	r12
    19ca:	bf 90       	pop	r11
    19cc:	af 90       	pop	r10
    19ce:	9f 90       	pop	r9
    19d0:	8f 90       	pop	r8
    19d2:	7f 90       	pop	r7
    19d4:	6f 90       	pop	r6
    19d6:	5f 90       	pop	r5
    19d8:	4f 90       	pop	r4
    19da:	3f 90       	pop	r3
    19dc:	2f 90       	pop	r2
    19de:	08 95       	ret

000019e0 <calloc>:
    19e0:	0f 93       	push	r16
    19e2:	1f 93       	push	r17
    19e4:	cf 93       	push	r28
    19e6:	df 93       	push	r29
    19e8:	86 9f       	mul	r24, r22
    19ea:	80 01       	movw	r16, r0
    19ec:	87 9f       	mul	r24, r23
    19ee:	10 0d       	add	r17, r0
    19f0:	96 9f       	mul	r25, r22
    19f2:	10 0d       	add	r17, r0
    19f4:	11 24       	eor	r1, r1
    19f6:	c8 01       	movw	r24, r16
    19f8:	0d d0       	rcall	.+26     	; 0x1a14 <malloc>
    19fa:	ec 01       	movw	r28, r24
    19fc:	00 97       	sbiw	r24, 0x00	; 0
    19fe:	21 f0       	breq	.+8      	; 0x1a08 <calloc+0x28>
    1a00:	a8 01       	movw	r20, r16
    1a02:	60 e0       	ldi	r22, 0x00	; 0
    1a04:	70 e0       	ldi	r23, 0x00	; 0
    1a06:	38 d1       	rcall	.+624    	; 0x1c78 <memset>
    1a08:	ce 01       	movw	r24, r28
    1a0a:	df 91       	pop	r29
    1a0c:	cf 91       	pop	r28
    1a0e:	1f 91       	pop	r17
    1a10:	0f 91       	pop	r16
    1a12:	08 95       	ret

00001a14 <malloc>:
    1a14:	cf 93       	push	r28
    1a16:	df 93       	push	r29
    1a18:	82 30       	cpi	r24, 0x02	; 2
    1a1a:	91 05       	cpc	r25, r1
    1a1c:	10 f4       	brcc	.+4      	; 0x1a22 <malloc+0xe>
    1a1e:	82 e0       	ldi	r24, 0x02	; 2
    1a20:	90 e0       	ldi	r25, 0x00	; 0
    1a22:	e0 91 0b 03 	lds	r30, 0x030B
    1a26:	f0 91 0c 03 	lds	r31, 0x030C
    1a2a:	20 e0       	ldi	r18, 0x00	; 0
    1a2c:	30 e0       	ldi	r19, 0x00	; 0
    1a2e:	a0 e0       	ldi	r26, 0x00	; 0
    1a30:	b0 e0       	ldi	r27, 0x00	; 0
    1a32:	30 97       	sbiw	r30, 0x00	; 0
    1a34:	39 f1       	breq	.+78     	; 0x1a84 <malloc+0x70>
    1a36:	40 81       	ld	r20, Z
    1a38:	51 81       	ldd	r21, Z+1	; 0x01
    1a3a:	48 17       	cp	r20, r24
    1a3c:	59 07       	cpc	r21, r25
    1a3e:	b8 f0       	brcs	.+46     	; 0x1a6e <malloc+0x5a>
    1a40:	48 17       	cp	r20, r24
    1a42:	59 07       	cpc	r21, r25
    1a44:	71 f4       	brne	.+28     	; 0x1a62 <malloc+0x4e>
    1a46:	82 81       	ldd	r24, Z+2	; 0x02
    1a48:	93 81       	ldd	r25, Z+3	; 0x03
    1a4a:	10 97       	sbiw	r26, 0x00	; 0
    1a4c:	29 f0       	breq	.+10     	; 0x1a58 <malloc+0x44>
    1a4e:	13 96       	adiw	r26, 0x03	; 3
    1a50:	9c 93       	st	X, r25
    1a52:	8e 93       	st	-X, r24
    1a54:	12 97       	sbiw	r26, 0x02	; 2
    1a56:	2c c0       	rjmp	.+88     	; 0x1ab0 <malloc+0x9c>
    1a58:	90 93 0c 03 	sts	0x030C, r25
    1a5c:	80 93 0b 03 	sts	0x030B, r24
    1a60:	27 c0       	rjmp	.+78     	; 0x1ab0 <malloc+0x9c>
    1a62:	21 15       	cp	r18, r1
    1a64:	31 05       	cpc	r19, r1
    1a66:	31 f0       	breq	.+12     	; 0x1a74 <malloc+0x60>
    1a68:	42 17       	cp	r20, r18
    1a6a:	53 07       	cpc	r21, r19
    1a6c:	18 f0       	brcs	.+6      	; 0x1a74 <malloc+0x60>
    1a6e:	a9 01       	movw	r20, r18
    1a70:	db 01       	movw	r26, r22
    1a72:	01 c0       	rjmp	.+2      	; 0x1a76 <malloc+0x62>
    1a74:	ef 01       	movw	r28, r30
    1a76:	9a 01       	movw	r18, r20
    1a78:	bd 01       	movw	r22, r26
    1a7a:	df 01       	movw	r26, r30
    1a7c:	02 80       	ldd	r0, Z+2	; 0x02
    1a7e:	f3 81       	ldd	r31, Z+3	; 0x03
    1a80:	e0 2d       	mov	r30, r0
    1a82:	d7 cf       	rjmp	.-82     	; 0x1a32 <malloc+0x1e>
    1a84:	21 15       	cp	r18, r1
    1a86:	31 05       	cpc	r19, r1
    1a88:	f9 f0       	breq	.+62     	; 0x1ac8 <malloc+0xb4>
    1a8a:	28 1b       	sub	r18, r24
    1a8c:	39 0b       	sbc	r19, r25
    1a8e:	24 30       	cpi	r18, 0x04	; 4
    1a90:	31 05       	cpc	r19, r1
    1a92:	80 f4       	brcc	.+32     	; 0x1ab4 <malloc+0xa0>
    1a94:	8a 81       	ldd	r24, Y+2	; 0x02
    1a96:	9b 81       	ldd	r25, Y+3	; 0x03
    1a98:	61 15       	cp	r22, r1
    1a9a:	71 05       	cpc	r23, r1
    1a9c:	21 f0       	breq	.+8      	; 0x1aa6 <malloc+0x92>
    1a9e:	fb 01       	movw	r30, r22
    1aa0:	93 83       	std	Z+3, r25	; 0x03
    1aa2:	82 83       	std	Z+2, r24	; 0x02
    1aa4:	04 c0       	rjmp	.+8      	; 0x1aae <malloc+0x9a>
    1aa6:	90 93 0c 03 	sts	0x030C, r25
    1aaa:	80 93 0b 03 	sts	0x030B, r24
    1aae:	fe 01       	movw	r30, r28
    1ab0:	32 96       	adiw	r30, 0x02	; 2
    1ab2:	44 c0       	rjmp	.+136    	; 0x1b3c <malloc+0x128>
    1ab4:	fe 01       	movw	r30, r28
    1ab6:	e2 0f       	add	r30, r18
    1ab8:	f3 1f       	adc	r31, r19
    1aba:	81 93       	st	Z+, r24
    1abc:	91 93       	st	Z+, r25
    1abe:	22 50       	subi	r18, 0x02	; 2
    1ac0:	31 09       	sbc	r19, r1
    1ac2:	39 83       	std	Y+1, r19	; 0x01
    1ac4:	28 83       	st	Y, r18
    1ac6:	3a c0       	rjmp	.+116    	; 0x1b3c <malloc+0x128>
    1ac8:	20 91 09 03 	lds	r18, 0x0309
    1acc:	30 91 0a 03 	lds	r19, 0x030A
    1ad0:	23 2b       	or	r18, r19
    1ad2:	41 f4       	brne	.+16     	; 0x1ae4 <malloc+0xd0>
    1ad4:	20 91 02 02 	lds	r18, 0x0202
    1ad8:	30 91 03 02 	lds	r19, 0x0203
    1adc:	30 93 0a 03 	sts	0x030A, r19
    1ae0:	20 93 09 03 	sts	0x0309, r18
    1ae4:	20 91 00 02 	lds	r18, 0x0200
    1ae8:	30 91 01 02 	lds	r19, 0x0201
    1aec:	21 15       	cp	r18, r1
    1aee:	31 05       	cpc	r19, r1
    1af0:	41 f4       	brne	.+16     	; 0x1b02 <malloc+0xee>
    1af2:	2d b7       	in	r18, 0x3d	; 61
    1af4:	3e b7       	in	r19, 0x3e	; 62
    1af6:	40 91 04 02 	lds	r20, 0x0204
    1afa:	50 91 05 02 	lds	r21, 0x0205
    1afe:	24 1b       	sub	r18, r20
    1b00:	35 0b       	sbc	r19, r21
    1b02:	e0 91 09 03 	lds	r30, 0x0309
    1b06:	f0 91 0a 03 	lds	r31, 0x030A
    1b0a:	e2 17       	cp	r30, r18
    1b0c:	f3 07       	cpc	r31, r19
    1b0e:	a0 f4       	brcc	.+40     	; 0x1b38 <malloc+0x124>
    1b10:	2e 1b       	sub	r18, r30
    1b12:	3f 0b       	sbc	r19, r31
    1b14:	28 17       	cp	r18, r24
    1b16:	39 07       	cpc	r19, r25
    1b18:	78 f0       	brcs	.+30     	; 0x1b38 <malloc+0x124>
    1b1a:	ac 01       	movw	r20, r24
    1b1c:	4e 5f       	subi	r20, 0xFE	; 254
    1b1e:	5f 4f       	sbci	r21, 0xFF	; 255
    1b20:	24 17       	cp	r18, r20
    1b22:	35 07       	cpc	r19, r21
    1b24:	48 f0       	brcs	.+18     	; 0x1b38 <malloc+0x124>
    1b26:	4e 0f       	add	r20, r30
    1b28:	5f 1f       	adc	r21, r31
    1b2a:	50 93 0a 03 	sts	0x030A, r21
    1b2e:	40 93 09 03 	sts	0x0309, r20
    1b32:	81 93       	st	Z+, r24
    1b34:	91 93       	st	Z+, r25
    1b36:	02 c0       	rjmp	.+4      	; 0x1b3c <malloc+0x128>
    1b38:	e0 e0       	ldi	r30, 0x00	; 0
    1b3a:	f0 e0       	ldi	r31, 0x00	; 0
    1b3c:	cf 01       	movw	r24, r30
    1b3e:	df 91       	pop	r29
    1b40:	cf 91       	pop	r28
    1b42:	08 95       	ret

00001b44 <free>:
    1b44:	cf 93       	push	r28
    1b46:	df 93       	push	r29
    1b48:	00 97       	sbiw	r24, 0x00	; 0
    1b4a:	09 f4       	brne	.+2      	; 0x1b4e <free+0xa>
    1b4c:	87 c0       	rjmp	.+270    	; 0x1c5c <free+0x118>
    1b4e:	fc 01       	movw	r30, r24
    1b50:	32 97       	sbiw	r30, 0x02	; 2
    1b52:	13 82       	std	Z+3, r1	; 0x03
    1b54:	12 82       	std	Z+2, r1	; 0x02
    1b56:	c0 91 0b 03 	lds	r28, 0x030B
    1b5a:	d0 91 0c 03 	lds	r29, 0x030C
    1b5e:	20 97       	sbiw	r28, 0x00	; 0
    1b60:	81 f4       	brne	.+32     	; 0x1b82 <free+0x3e>
    1b62:	20 81       	ld	r18, Z
    1b64:	31 81       	ldd	r19, Z+1	; 0x01
    1b66:	28 0f       	add	r18, r24
    1b68:	39 1f       	adc	r19, r25
    1b6a:	80 91 09 03 	lds	r24, 0x0309
    1b6e:	90 91 0a 03 	lds	r25, 0x030A
    1b72:	82 17       	cp	r24, r18
    1b74:	93 07       	cpc	r25, r19
    1b76:	79 f5       	brne	.+94     	; 0x1bd6 <free+0x92>
    1b78:	f0 93 0a 03 	sts	0x030A, r31
    1b7c:	e0 93 09 03 	sts	0x0309, r30
    1b80:	6d c0       	rjmp	.+218    	; 0x1c5c <free+0x118>
    1b82:	de 01       	movw	r26, r28
    1b84:	20 e0       	ldi	r18, 0x00	; 0
    1b86:	30 e0       	ldi	r19, 0x00	; 0
    1b88:	ae 17       	cp	r26, r30
    1b8a:	bf 07       	cpc	r27, r31
    1b8c:	50 f4       	brcc	.+20     	; 0x1ba2 <free+0x5e>
    1b8e:	12 96       	adiw	r26, 0x02	; 2
    1b90:	4d 91       	ld	r20, X+
    1b92:	5c 91       	ld	r21, X
    1b94:	13 97       	sbiw	r26, 0x03	; 3
    1b96:	9d 01       	movw	r18, r26
    1b98:	41 15       	cp	r20, r1
    1b9a:	51 05       	cpc	r21, r1
    1b9c:	09 f1       	breq	.+66     	; 0x1be0 <free+0x9c>
    1b9e:	da 01       	movw	r26, r20
    1ba0:	f3 cf       	rjmp	.-26     	; 0x1b88 <free+0x44>
    1ba2:	b3 83       	std	Z+3, r27	; 0x03
    1ba4:	a2 83       	std	Z+2, r26	; 0x02
    1ba6:	40 81       	ld	r20, Z
    1ba8:	51 81       	ldd	r21, Z+1	; 0x01
    1baa:	84 0f       	add	r24, r20
    1bac:	95 1f       	adc	r25, r21
    1bae:	8a 17       	cp	r24, r26
    1bb0:	9b 07       	cpc	r25, r27
    1bb2:	71 f4       	brne	.+28     	; 0x1bd0 <free+0x8c>
    1bb4:	8d 91       	ld	r24, X+
    1bb6:	9c 91       	ld	r25, X
    1bb8:	11 97       	sbiw	r26, 0x01	; 1
    1bba:	84 0f       	add	r24, r20
    1bbc:	95 1f       	adc	r25, r21
    1bbe:	02 96       	adiw	r24, 0x02	; 2
    1bc0:	91 83       	std	Z+1, r25	; 0x01
    1bc2:	80 83       	st	Z, r24
    1bc4:	12 96       	adiw	r26, 0x02	; 2
    1bc6:	8d 91       	ld	r24, X+
    1bc8:	9c 91       	ld	r25, X
    1bca:	13 97       	sbiw	r26, 0x03	; 3
    1bcc:	93 83       	std	Z+3, r25	; 0x03
    1bce:	82 83       	std	Z+2, r24	; 0x02
    1bd0:	21 15       	cp	r18, r1
    1bd2:	31 05       	cpc	r19, r1
    1bd4:	29 f4       	brne	.+10     	; 0x1be0 <free+0x9c>
    1bd6:	f0 93 0c 03 	sts	0x030C, r31
    1bda:	e0 93 0b 03 	sts	0x030B, r30
    1bde:	3e c0       	rjmp	.+124    	; 0x1c5c <free+0x118>
    1be0:	d9 01       	movw	r26, r18
    1be2:	13 96       	adiw	r26, 0x03	; 3
    1be4:	fc 93       	st	X, r31
    1be6:	ee 93       	st	-X, r30
    1be8:	12 97       	sbiw	r26, 0x02	; 2
    1bea:	4d 91       	ld	r20, X+
    1bec:	5d 91       	ld	r21, X+
    1bee:	a4 0f       	add	r26, r20
    1bf0:	b5 1f       	adc	r27, r21
    1bf2:	ea 17       	cp	r30, r26
    1bf4:	fb 07       	cpc	r31, r27
    1bf6:	79 f4       	brne	.+30     	; 0x1c16 <free+0xd2>
    1bf8:	80 81       	ld	r24, Z
    1bfa:	91 81       	ldd	r25, Z+1	; 0x01
    1bfc:	84 0f       	add	r24, r20
    1bfe:	95 1f       	adc	r25, r21
    1c00:	02 96       	adiw	r24, 0x02	; 2
    1c02:	d9 01       	movw	r26, r18
    1c04:	11 96       	adiw	r26, 0x01	; 1
    1c06:	9c 93       	st	X, r25
    1c08:	8e 93       	st	-X, r24
    1c0a:	82 81       	ldd	r24, Z+2	; 0x02
    1c0c:	93 81       	ldd	r25, Z+3	; 0x03
    1c0e:	13 96       	adiw	r26, 0x03	; 3
    1c10:	9c 93       	st	X, r25
    1c12:	8e 93       	st	-X, r24
    1c14:	12 97       	sbiw	r26, 0x02	; 2
    1c16:	e0 e0       	ldi	r30, 0x00	; 0
    1c18:	f0 e0       	ldi	r31, 0x00	; 0
    1c1a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c1c:	9b 81       	ldd	r25, Y+3	; 0x03
    1c1e:	00 97       	sbiw	r24, 0x00	; 0
    1c20:	19 f0       	breq	.+6      	; 0x1c28 <free+0xe4>
    1c22:	fe 01       	movw	r30, r28
    1c24:	ec 01       	movw	r28, r24
    1c26:	f9 cf       	rjmp	.-14     	; 0x1c1a <free+0xd6>
    1c28:	ce 01       	movw	r24, r28
    1c2a:	02 96       	adiw	r24, 0x02	; 2
    1c2c:	28 81       	ld	r18, Y
    1c2e:	39 81       	ldd	r19, Y+1	; 0x01
    1c30:	82 0f       	add	r24, r18
    1c32:	93 1f       	adc	r25, r19
    1c34:	20 91 09 03 	lds	r18, 0x0309
    1c38:	30 91 0a 03 	lds	r19, 0x030A
    1c3c:	28 17       	cp	r18, r24
    1c3e:	39 07       	cpc	r19, r25
    1c40:	69 f4       	brne	.+26     	; 0x1c5c <free+0x118>
    1c42:	30 97       	sbiw	r30, 0x00	; 0
    1c44:	29 f4       	brne	.+10     	; 0x1c50 <free+0x10c>
    1c46:	10 92 0c 03 	sts	0x030C, r1
    1c4a:	10 92 0b 03 	sts	0x030B, r1
    1c4e:	02 c0       	rjmp	.+4      	; 0x1c54 <free+0x110>
    1c50:	13 82       	std	Z+3, r1	; 0x03
    1c52:	12 82       	std	Z+2, r1	; 0x02
    1c54:	d0 93 0a 03 	sts	0x030A, r29
    1c58:	c0 93 09 03 	sts	0x0309, r28
    1c5c:	df 91       	pop	r29
    1c5e:	cf 91       	pop	r28
    1c60:	08 95       	ret

00001c62 <strnlen_P>:
    1c62:	fc 01       	movw	r30, r24
    1c64:	05 90       	lpm	r0, Z+
    1c66:	61 50       	subi	r22, 0x01	; 1
    1c68:	70 40       	sbci	r23, 0x00	; 0
    1c6a:	01 10       	cpse	r0, r1
    1c6c:	d8 f7       	brcc	.-10     	; 0x1c64 <strnlen_P+0x2>
    1c6e:	80 95       	com	r24
    1c70:	90 95       	com	r25
    1c72:	8e 0f       	add	r24, r30
    1c74:	9f 1f       	adc	r25, r31
    1c76:	08 95       	ret

00001c78 <memset>:
    1c78:	dc 01       	movw	r26, r24
    1c7a:	01 c0       	rjmp	.+2      	; 0x1c7e <memset+0x6>
    1c7c:	6d 93       	st	X+, r22
    1c7e:	41 50       	subi	r20, 0x01	; 1
    1c80:	50 40       	sbci	r21, 0x00	; 0
    1c82:	e0 f7       	brcc	.-8      	; 0x1c7c <memset+0x4>
    1c84:	08 95       	ret

00001c86 <strnlen>:
    1c86:	fc 01       	movw	r30, r24
    1c88:	61 50       	subi	r22, 0x01	; 1
    1c8a:	70 40       	sbci	r23, 0x00	; 0
    1c8c:	01 90       	ld	r0, Z+
    1c8e:	01 10       	cpse	r0, r1
    1c90:	d8 f7       	brcc	.-10     	; 0x1c88 <strnlen+0x2>
    1c92:	80 95       	com	r24
    1c94:	90 95       	com	r25
    1c96:	8e 0f       	add	r24, r30
    1c98:	9f 1f       	adc	r25, r31
    1c9a:	08 95       	ret

00001c9c <fputc>:
    1c9c:	0f 93       	push	r16
    1c9e:	1f 93       	push	r17
    1ca0:	cf 93       	push	r28
    1ca2:	df 93       	push	r29
    1ca4:	18 2f       	mov	r17, r24
    1ca6:	09 2f       	mov	r16, r25
    1ca8:	eb 01       	movw	r28, r22
    1caa:	8b 81       	ldd	r24, Y+3	; 0x03
    1cac:	81 fd       	sbrc	r24, 1
    1cae:	03 c0       	rjmp	.+6      	; 0x1cb6 <fputc+0x1a>
    1cb0:	8f ef       	ldi	r24, 0xFF	; 255
    1cb2:	9f ef       	ldi	r25, 0xFF	; 255
    1cb4:	20 c0       	rjmp	.+64     	; 0x1cf6 <fputc+0x5a>
    1cb6:	82 ff       	sbrs	r24, 2
    1cb8:	10 c0       	rjmp	.+32     	; 0x1cda <fputc+0x3e>
    1cba:	4e 81       	ldd	r20, Y+6	; 0x06
    1cbc:	5f 81       	ldd	r21, Y+7	; 0x07
    1cbe:	2c 81       	ldd	r18, Y+4	; 0x04
    1cc0:	3d 81       	ldd	r19, Y+5	; 0x05
    1cc2:	42 17       	cp	r20, r18
    1cc4:	53 07       	cpc	r21, r19
    1cc6:	7c f4       	brge	.+30     	; 0x1ce6 <fputc+0x4a>
    1cc8:	e8 81       	ld	r30, Y
    1cca:	f9 81       	ldd	r31, Y+1	; 0x01
    1ccc:	9f 01       	movw	r18, r30
    1cce:	2f 5f       	subi	r18, 0xFF	; 255
    1cd0:	3f 4f       	sbci	r19, 0xFF	; 255
    1cd2:	39 83       	std	Y+1, r19	; 0x01
    1cd4:	28 83       	st	Y, r18
    1cd6:	10 83       	st	Z, r17
    1cd8:	06 c0       	rjmp	.+12     	; 0x1ce6 <fputc+0x4a>
    1cda:	e8 85       	ldd	r30, Y+8	; 0x08
    1cdc:	f9 85       	ldd	r31, Y+9	; 0x09
    1cde:	81 2f       	mov	r24, r17
    1ce0:	19 95       	eicall
    1ce2:	89 2b       	or	r24, r25
    1ce4:	29 f7       	brne	.-54     	; 0x1cb0 <fputc+0x14>
    1ce6:	2e 81       	ldd	r18, Y+6	; 0x06
    1ce8:	3f 81       	ldd	r19, Y+7	; 0x07
    1cea:	2f 5f       	subi	r18, 0xFF	; 255
    1cec:	3f 4f       	sbci	r19, 0xFF	; 255
    1cee:	3f 83       	std	Y+7, r19	; 0x07
    1cf0:	2e 83       	std	Y+6, r18	; 0x06
    1cf2:	81 2f       	mov	r24, r17
    1cf4:	90 2f       	mov	r25, r16
    1cf6:	df 91       	pop	r29
    1cf8:	cf 91       	pop	r28
    1cfa:	1f 91       	pop	r17
    1cfc:	0f 91       	pop	r16
    1cfe:	08 95       	ret

00001d00 <__ultoa_invert>:
    1d00:	fa 01       	movw	r30, r20
    1d02:	aa 27       	eor	r26, r26
    1d04:	28 30       	cpi	r18, 0x08	; 8
    1d06:	51 f1       	breq	.+84     	; 0x1d5c <__ultoa_invert+0x5c>
    1d08:	20 31       	cpi	r18, 0x10	; 16
    1d0a:	81 f1       	breq	.+96     	; 0x1d6c <__ultoa_invert+0x6c>
    1d0c:	e8 94       	clt
    1d0e:	6f 93       	push	r22
    1d10:	6e 7f       	andi	r22, 0xFE	; 254
    1d12:	6e 5f       	subi	r22, 0xFE	; 254
    1d14:	7f 4f       	sbci	r23, 0xFF	; 255
    1d16:	8f 4f       	sbci	r24, 0xFF	; 255
    1d18:	9f 4f       	sbci	r25, 0xFF	; 255
    1d1a:	af 4f       	sbci	r26, 0xFF	; 255
    1d1c:	b1 e0       	ldi	r27, 0x01	; 1
    1d1e:	3e d0       	rcall	.+124    	; 0x1d9c <__ultoa_invert+0x9c>
    1d20:	b4 e0       	ldi	r27, 0x04	; 4
    1d22:	3c d0       	rcall	.+120    	; 0x1d9c <__ultoa_invert+0x9c>
    1d24:	67 0f       	add	r22, r23
    1d26:	78 1f       	adc	r23, r24
    1d28:	89 1f       	adc	r24, r25
    1d2a:	9a 1f       	adc	r25, r26
    1d2c:	a1 1d       	adc	r26, r1
    1d2e:	68 0f       	add	r22, r24
    1d30:	79 1f       	adc	r23, r25
    1d32:	8a 1f       	adc	r24, r26
    1d34:	91 1d       	adc	r25, r1
    1d36:	a1 1d       	adc	r26, r1
    1d38:	6a 0f       	add	r22, r26
    1d3a:	71 1d       	adc	r23, r1
    1d3c:	81 1d       	adc	r24, r1
    1d3e:	91 1d       	adc	r25, r1
    1d40:	a1 1d       	adc	r26, r1
    1d42:	20 d0       	rcall	.+64     	; 0x1d84 <__ultoa_invert+0x84>
    1d44:	09 f4       	brne	.+2      	; 0x1d48 <__ultoa_invert+0x48>
    1d46:	68 94       	set
    1d48:	3f 91       	pop	r19
    1d4a:	2a e0       	ldi	r18, 0x0A	; 10
    1d4c:	26 9f       	mul	r18, r22
    1d4e:	11 24       	eor	r1, r1
    1d50:	30 19       	sub	r19, r0
    1d52:	30 5d       	subi	r19, 0xD0	; 208
    1d54:	31 93       	st	Z+, r19
    1d56:	de f6       	brtc	.-74     	; 0x1d0e <__ultoa_invert+0xe>
    1d58:	cf 01       	movw	r24, r30
    1d5a:	08 95       	ret
    1d5c:	46 2f       	mov	r20, r22
    1d5e:	47 70       	andi	r20, 0x07	; 7
    1d60:	40 5d       	subi	r20, 0xD0	; 208
    1d62:	41 93       	st	Z+, r20
    1d64:	b3 e0       	ldi	r27, 0x03	; 3
    1d66:	0f d0       	rcall	.+30     	; 0x1d86 <__ultoa_invert+0x86>
    1d68:	c9 f7       	brne	.-14     	; 0x1d5c <__ultoa_invert+0x5c>
    1d6a:	f6 cf       	rjmp	.-20     	; 0x1d58 <__ultoa_invert+0x58>
    1d6c:	46 2f       	mov	r20, r22
    1d6e:	4f 70       	andi	r20, 0x0F	; 15
    1d70:	40 5d       	subi	r20, 0xD0	; 208
    1d72:	4a 33       	cpi	r20, 0x3A	; 58
    1d74:	18 f0       	brcs	.+6      	; 0x1d7c <__ultoa_invert+0x7c>
    1d76:	49 5d       	subi	r20, 0xD9	; 217
    1d78:	31 fd       	sbrc	r19, 1
    1d7a:	40 52       	subi	r20, 0x20	; 32
    1d7c:	41 93       	st	Z+, r20
    1d7e:	02 d0       	rcall	.+4      	; 0x1d84 <__ultoa_invert+0x84>
    1d80:	a9 f7       	brne	.-22     	; 0x1d6c <__ultoa_invert+0x6c>
    1d82:	ea cf       	rjmp	.-44     	; 0x1d58 <__ultoa_invert+0x58>
    1d84:	b4 e0       	ldi	r27, 0x04	; 4
    1d86:	a6 95       	lsr	r26
    1d88:	97 95       	ror	r25
    1d8a:	87 95       	ror	r24
    1d8c:	77 95       	ror	r23
    1d8e:	67 95       	ror	r22
    1d90:	ba 95       	dec	r27
    1d92:	c9 f7       	brne	.-14     	; 0x1d86 <__ultoa_invert+0x86>
    1d94:	00 97       	sbiw	r24, 0x00	; 0
    1d96:	61 05       	cpc	r22, r1
    1d98:	71 05       	cpc	r23, r1
    1d9a:	08 95       	ret
    1d9c:	9b 01       	movw	r18, r22
    1d9e:	ac 01       	movw	r20, r24
    1da0:	0a 2e       	mov	r0, r26
    1da2:	06 94       	lsr	r0
    1da4:	57 95       	ror	r21
    1da6:	47 95       	ror	r20
    1da8:	37 95       	ror	r19
    1daa:	27 95       	ror	r18
    1dac:	ba 95       	dec	r27
    1dae:	c9 f7       	brne	.-14     	; 0x1da2 <__ultoa_invert+0xa2>
    1db0:	62 0f       	add	r22, r18
    1db2:	73 1f       	adc	r23, r19
    1db4:	84 1f       	adc	r24, r20
    1db6:	95 1f       	adc	r25, r21
    1db8:	a0 1d       	adc	r26, r0
    1dba:	08 95       	ret

00001dbc <_exit>:
    1dbc:	f8 94       	cli

00001dbe <__stop_program>:
    1dbe:	ff cf       	rjmp	.-2      	; 0x1dbe <__stop_program>
