# Module sqrt8_PC_counter
# Generated by PICCOLO on Sunday 26 November 2017 at 17:05:04
# Defined line 93 from file "/home/theotime/Documents/projects/blifutils/test/sqrt8.piccolo"
#
# INTERFACE:
#  Inputs:  state<2>
#  Outputs: counter<2>
#
# NETLIST ANALYSIS:
#
#  Number of components: ......................... 8
#  Number of primitives: ......................... 6
#  Maximum primitive input bit width: ............ 4
#  Average primitive input bit width: .......... 2.2
#
#  Number of inputs: ............................. 1
#  Number of outputs: ............................ 1
#  Number of input bits: ......................... 2
#  Number of output bits: ........................ 2
#
#  Number of nets: ............................... 8
#  Maximum number of fanout per net: ............. 4
#  Average number of fanout per net: ........... 1.9
#
#  Number of instanciated modules: ............... 0
#
#  Primitives:
#  Single output selector ........................ 2
#  Register ...................................... 2
#  Single output NOT gate ........................ 1
#  Single output XOR gate ........................ 1
#
#  Number of register bits: ...................... 2
#  Number of constant bits: ...................... 0
#
#  Maximum selector total input bit width: ....... 4
#  Average selector total input bit width: ..... 4.0
#  Maximum selector input bit width: ............. 2
#  Average selector input bit width: ........... 2.0
#  Maximum selector selector bit width: .......... 2
#  Average selector selector bit width: ........ 2.0

.model sqrt8_PC_counter
.inputs _clk_
.inputs state[1] state[0]
.outputs counter[1] counter[0]
.latch n0 counter[0] re _clk_ 0
.latch n1 counter[1] re _clk_ 0
.names counter[1] counter[0] n3
10 1
01 1
.names state[0] state[1] counter[0] n2 n0
1-1- 1
01-1 1
.names state[0] state[1] counter[1] n3 n1
1-1- 1
01-1 1
.names counter[0] n2
0 1
.end

