Classic Timing Analyzer report for dff1
Sun Nov 05 21:23:29 2023
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                     ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.322 ns   ; d      ; q~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.000 ns    ; q~reg0 ; q      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.552 ns    ; d      ; q~reg0 ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------+
; tsu                                                          ;
+-------+--------------+------------+------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To     ; To Clock ;
+-------+--------------+------------+------+--------+----------+
; N/A   ; None         ; -0.322 ns  ; d    ; q~reg0 ; clk      ;
+-------+--------------+------------+------+--------+----------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+--------+----+------------+
; Slack ; Required tco ; Actual tco ; From   ; To ; From Clock ;
+-------+--------------+------------+--------+----+------------+
; N/A   ; None         ; 6.000 ns   ; q~reg0 ; q  ; clk        ;
+-------+--------------+------------+--------+----+------------+


+--------------------------------------------------------------------+
; th                                                                 ;
+---------------+-------------+-----------+------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To     ; To Clock ;
+---------------+-------------+-----------+------+--------+----------+
; N/A           ; None        ; 0.552 ns  ; d    ; q~reg0 ; clk      ;
+---------------+-------------+-----------+------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sun Nov 05 21:23:29 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dff1 -c dff1 --timing_analysis_only
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "q~reg0" (data pin = "d", clock pin = "clk") is -0.322 ns
    Info: + Longest pin to register delay is 1.829 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; PIN Node = 'd'
        Info: 2: + IC(0.637 ns) + CELL(0.149 ns) = 1.745 ns; Loc. = LCCOMB_X47_Y50_N0; Fanout = 1; COMB Node = 'q~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.829 ns; Loc. = LCFF_X47_Y50_N1; Fanout = 1; REG Node = 'q~reg0'
        Info: Total cell delay = 1.192 ns ( 65.17 % )
        Info: Total interconnect delay = 0.637 ns ( 34.83 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.115 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.619 ns) + CELL(0.537 ns) = 2.115 ns; Loc. = LCFF_X47_Y50_N1; Fanout = 1; REG Node = 'q~reg0'
        Info: Total cell delay = 1.496 ns ( 70.73 % )
        Info: Total interconnect delay = 0.619 ns ( 29.27 % )
Info: tco from clock "clk" to destination pin "q" through register "q~reg0" is 6.000 ns
    Info: + Longest clock path from clock "clk" to source register is 2.115 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.619 ns) + CELL(0.537 ns) = 2.115 ns; Loc. = LCFF_X47_Y50_N1; Fanout = 1; REG Node = 'q~reg0'
        Info: Total cell delay = 1.496 ns ( 70.73 % )
        Info: Total interconnect delay = 0.619 ns ( 29.27 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.635 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y50_N1; Fanout = 1; REG Node = 'q~reg0'
        Info: 2: + IC(0.847 ns) + CELL(2.788 ns) = 3.635 ns; Loc. = PIN_B15; Fanout = 0; PIN Node = 'q'
        Info: Total cell delay = 2.788 ns ( 76.70 % )
        Info: Total interconnect delay = 0.847 ns ( 23.30 % )
Info: th for register "q~reg0" (data pin = "d", clock pin = "clk") is 0.552 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.115 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.619 ns) + CELL(0.537 ns) = 2.115 ns; Loc. = LCFF_X47_Y50_N1; Fanout = 1; REG Node = 'q~reg0'
        Info: Total cell delay = 1.496 ns ( 70.73 % )
        Info: Total interconnect delay = 0.619 ns ( 29.27 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 1.829 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; PIN Node = 'd'
        Info: 2: + IC(0.637 ns) + CELL(0.149 ns) = 1.745 ns; Loc. = LCCOMB_X47_Y50_N0; Fanout = 1; COMB Node = 'q~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.829 ns; Loc. = LCFF_X47_Y50_N1; Fanout = 1; REG Node = 'q~reg0'
        Info: Total cell delay = 1.192 ns ( 65.17 % )
        Info: Total interconnect delay = 0.637 ns ( 34.83 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4369 megabytes
    Info: Processing ended: Sun Nov 05 21:23:29 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


