Fitter report for pld
Fri Mar 13 15:15:50 2009
Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Device Options
  5. Fitter Equations
  6. Pin-Out File
  7. Fitter Resource Usage Summary
  8. Input Pins
  9. Output Pins
 10. All Package Pins
 11. I/O Standard
 12. Dedicated Inputs I/O
 13. Output Pin Default Load For Reported TCO
 14. Fitter Resource Utilization by Entity
 15. Control Signals
 16. Global & Other Fast Signals
 17. Non-Global High Fan-Out Signals
 18. Interconnect Usage Summary
 19. LAB External Interconnect
 20. LAB Macrocells
 21. Parallel Expander
 22. Logic Cell Interconnection
 23. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Fitter Summary                                                        ;
+-----------------------+-----------------------------------------------+
; Fitter Status         ; Successful - Fri Mar 13 15:15:50 2009         ;
; Quartus II Version    ; 5.0 Build 171 11/03/2005 SP 2 SJ Full Version ;
; Revision Name         ; pld                                           ;
; Top-level Entity Name ; pld                                           ;
; Family                ; MAX7000AE                                     ;
; Device                ; EPM7128AETC100-10                             ;
; Timing Models         ; Final                                         ;
; Total macrocells      ; 114 / 128 ( 89 % )                            ;
; Total pins            ; 51 / 84 ( 60 % )                              ;
+-----------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------+
; Fitter Settings                                                                      ;
+--------------------------------------------+--------------------+--------------------+
; Option                                     ; Setting            ; Default Value      ;
+--------------------------------------------+--------------------+--------------------+
; Device                                     ; EPM7128AETC100-10  ;                    ;
; Use smart compilation                      ; Off                ; Off                ;
; Optimize Timing                            ; Normal compilation ; Normal compilation ;
; Optimize IOC Register Placement for Timing ; On                 ; On                 ;
; Limit to One Fitting Attempt               ; Off                ; Off                ;
; Fitter Initial Placement Seed              ; 1                  ; 1                  ;
; Slow Slew Rate                             ; Off                ; Off                ;
; Fitter Effort                              ; Auto Fit           ; Auto Fit           ;
+--------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Passive Serial           ;
; Reserve all unused pins                      ; As output driving ground ;
; Security bit                                 ; Off                      ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------+
; Fitter Equations ;
+------------------+
The equations can be found in E:/EMB001/project/hardware/buffer/pld/pld.fit.eqn.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/EMB001/project/hardware/buffer/pld/pld.pin.


+----------------------------------------------------+
; Fitter Resource Usage Summary                      ;
+-------------------------------+--------------------+
; Resource                      ; Usage              ;
+-------------------------------+--------------------+
; Logic cells                   ; 114 / 128 ( 89 % ) ;
; Registers                     ; 78 / 128 ( 60 % )  ;
; Number of pterms used         ; 385                ;
; User inserted logic elements  ; 0                  ;
; I/O pins                      ; 51 / 84 ( 60 % )   ;
;     -- Clock pins             ; 2 / 2 ( 100 % )    ;
;     -- Dedicated input pins   ; 1 / 2 ( 50 % )     ;
; Global signals                ; 2                  ;
; Shareable expanders           ; 0 / 128 ( 0 % )    ;
; Parallel expanders            ; 11 / 120 ( 9 % )   ;
; Cells using turbo bit         ; 114 / 128 ( 89 % ) ;
; Maximum fan-out node          ; nReset             ;
; Maximum fan-out               ; 78                 ;
; Total fan-out                 ; 873                ;
; Average fan-out               ; 5.29               ;
+-------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                    ;
+---------+-------+----------+-----+-----------------------+--------------------+--------+----------------+---------------+--------------+----------------------+
; Name    ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; I/O Standard ; Location assigned by ;
+---------+-------+----------+-----+-----------------------+--------------------+--------+----------------+---------------+--------------+----------------------+
; addr[2] ; 58    ; --       ; 6   ; 9                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; addr[3] ; 57    ; --       ; 6   ; 9                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; addr[4] ; 56    ; --       ; 6   ; 9                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; addr[5] ; 55    ; --       ; 6   ; 1                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; addr[6] ; 54    ; --       ; 6   ; 1                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; addr[7] ; 53    ; --       ; 6   ; 1                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; addr[8] ; 52    ; --       ; 6   ; 1                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; clk     ; 90    ; --       ; --  ; 21                    ; 0                  ; yes    ; no             ; no            ; LVTTL        ; User                 ;
; clock   ; 87    ; --       ; --  ; 1                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; hpirdy  ; 78    ; --       ; 8   ; 1                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; nFCE    ; 67    ; --       ; 7   ; 1                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; nFRE    ; 64    ; --       ; 7   ; 3                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; nFWE    ; 65    ; --       ; 7   ; 1                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; nGCS[0] ; 75    ; --       ; 8   ; 1                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; nGCS[1] ; 72    ; --       ; 7   ; 1                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; nGCS[2] ; 71    ; --       ; 7   ; 1                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; nGCS[3] ; 70    ; --       ; 7   ; 2                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; nGCS[4] ; 69    ; --       ; 7   ; 1                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; nGCS[5] ; 68    ; --       ; 7   ; 0                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; nOE     ; 49    ; --       ; 5   ; 3                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; nReset  ; 89    ; --       ; --  ; 78                    ; 0                  ; yes    ; no             ; yes           ; LVTTL        ; User                 ;
; nWE     ; 50    ; --       ; 5   ; 0                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; vp2clk0 ; 84    ; --       ; 8   ; 0                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; vp2clk1 ; 83    ; --       ; 8   ; 1                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; vp2ctl0 ; 81    ; --       ; 8   ; 1                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; vp2ctl1 ; 80    ; --       ; 8   ; 0                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; vp2ctl2 ; 79    ; --       ; 8   ; 0                     ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; wil[0]  ; 45    ; --       ; 5   ; 17                    ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
; wil[1]  ; 46    ; --       ; 5   ; 17                    ; 0                  ; no     ; no             ; no            ; LVTTL        ; User                 ;
+---------+-------+----------+-----+-----------------------+--------------------+--------+----------------+---------------+--------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                          ;
+---------+-------+----------+-----+-----------------+---------------+----------------+------------+---------------+--------------+----------------------+-------------+
; Name    ; Pin # ; I/O Bank ; LAB ; Output Register ; Power Up High ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load        ;
+---------+-------+----------+-----+-----------------+---------------+----------------+------------+---------------+--------------+----------------------+-------------+
; BUFDIR  ; 61    ; --       ; 6   ; no              ; no            ; no             ; no         ; no            ; LVTTL        ; User                 ; Unspecified ;
; BUFDIR1 ; 60    ; --       ; 6   ; no              ; no            ; no             ; no         ; no            ; LVTTL        ; User                 ; Unspecified ;
; De      ; 99    ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; LVTTL        ; User                 ; Unspecified ;
; Hs      ; 98    ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; LVTTL        ; User                 ; Unspecified ;
; Vs      ; 25    ; --       ; 3   ; no              ; no            ; no             ; no         ; no            ; LVTTL        ; User                 ; Unspecified ;
; clkout  ; 92    ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; LVTTL        ; User                 ; Unspecified ;
; data[0] ; 27    ; --       ; 4   ; no              ; no            ; no             ; no         ; yes           ; LVTTL        ; User                 ; Unspecified ;
; data[1] ; 28    ; --       ; 4   ; no              ; no            ; no             ; no         ; yes           ; LVTTL        ; User                 ; Unspecified ;
; data[2] ; 29    ; --       ; 4   ; no              ; no            ; no             ; no         ; yes           ; LVTTL        ; User                 ; Unspecified ;
; data[3] ; 30    ; --       ; 4   ; no              ; no            ; no             ; no         ; yes           ; LVTTL        ; User                 ; Unspecified ;
; data[4] ; 31    ; --       ; 4   ; no              ; no            ; no             ; no         ; yes           ; LVTTL        ; User                 ; Unspecified ;
; data[5] ; 32    ; --       ; 4   ; no              ; no            ; no             ; no         ; yes           ; LVTTL        ; User                 ; Unspecified ;
; data[6] ; 33    ; --       ; 4   ; no              ; no            ; no             ; no         ; yes           ; LVTTL        ; User                 ; Unspecified ;
; data[7] ; 35    ; --       ; 4   ; no              ; no            ; no             ; no         ; yes           ; LVTTL        ; User                 ; Unspecified ;
; eint11  ; 47    ; --       ; 5   ; no              ; yes           ; no             ; no         ; no            ; LVTTL        ; User                 ; Unspecified ;
; nEXTBUS ; 40    ; --       ; 5   ; no              ; no            ; no             ; no         ; no            ; LVTTL        ; User                 ; Unspecified ;
; nWAIT   ; 76    ; --       ; 8   ; no              ; no            ; no             ; no         ; no            ; LVTTL        ; User                 ; Unspecified ;
; vCLK    ; 100   ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; LVTTL        ; User                 ; Unspecified ;
+---------+-------+----------+-----+-----------------+---------------+----------------+------------+---------------+--------------+----------------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 12         ; --       ; GND*           ;        ;              ;         ;                 ;
; 2        ; 13         ; --       ; GND*           ;        ;              ;         ;                 ;
; 3        ; 14         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 4        ; 15         ; --       ; +TDI           ; input  ; LVTTL        ;         ; N               ;
; 5        ; 16         ; --       ; GND*           ;        ;              ;         ;                 ;
; 6        ; 17         ; --       ; GND*           ;        ;              ;         ;                 ;
; 7        ; 18         ; --       ; GND*           ;        ;              ;         ;                 ;
; 8        ; 19         ; --       ; GND*           ;        ;              ;         ;                 ;
; 9        ; 20         ; --       ; GND*           ;        ;              ;         ;                 ;
; 10       ; 21         ; --       ; GND*           ;        ;              ;         ;                 ;
; 11       ; 22         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 12       ; 23         ; --       ; GND*           ;        ;              ;         ;                 ;
; 13       ; 24         ; --       ; GND*           ;        ;              ;         ;                 ;
; 14       ; 25         ; --       ; GND*           ;        ;              ;         ;                 ;
; 15       ; 26         ; --       ; +TMS           ; input  ; LVTTL        ;         ; N               ;
; 16       ; 27         ; --       ; GND*           ;        ;              ;         ;                 ;
; 17       ; 28         ; --       ; GND*           ;        ;              ;         ;                 ;
; 18       ; 29         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 19       ; 30         ; --       ; GND*           ;        ;              ;         ;                 ;
; 20       ; 31         ; --       ; GND*           ;        ;              ;         ;                 ;
; 21       ; 32         ; --       ; GND*           ;        ;              ;         ;                 ;
; 22       ; 33         ; --       ; GND*           ;        ;              ;         ;                 ;
; 23       ; 34         ; --       ; GND*           ;        ;              ;         ;                 ;
; 24       ; 35         ; --       ; GND*           ;        ;              ;         ;                 ;
; 25       ; 36         ; --       ; Vs             ; output ; LVTTL        ;         ; Y               ;
; 26       ; 37         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 27       ; 38         ; --       ; data[0]        ; output ; LVTTL        ;         ; Y               ;
; 28       ; 39         ; --       ; data[1]        ; output ; LVTTL        ;         ; Y               ;
; 29       ; 40         ; --       ; data[2]        ; output ; LVTTL        ;         ; Y               ;
; 30       ; 41         ; --       ; data[3]        ; output ; LVTTL        ;         ; Y               ;
; 31       ; 42         ; --       ; data[4]        ; output ; LVTTL        ;         ; Y               ;
; 32       ; 43         ; --       ; data[5]        ; output ; LVTTL        ;         ; Y               ;
; 33       ; 44         ; --       ; data[6]        ; output ; LVTTL        ;         ; Y               ;
; 34       ; 45         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 35       ; 46         ; --       ; data[7]        ; output ; LVTTL        ;         ; Y               ;
; 36       ; 47         ; --       ; GND*           ;        ;              ;         ;                 ;
; 37       ; 48         ; --       ; GND*           ;        ;              ;         ;                 ;
; 38       ; 49         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 39       ; 50         ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 40       ; 51         ; --       ; nEXTBUS        ; output ; LVTTL        ;         ; Y               ;
; 41       ; 52         ; --       ; GND*           ;        ;              ;         ;                 ;
; 42       ; 53         ; --       ; GND*           ;        ;              ;         ;                 ;
; 43       ; 54         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 44       ; 55         ; --       ; GND*           ;        ;              ;         ;                 ;
; 45       ; 56         ; --       ; wil[0]         ; input  ; LVTTL        ;         ; Y               ;
; 46       ; 57         ; --       ; wil[1]         ; input  ; LVTTL        ;         ; Y               ;
; 47       ; 58         ; --       ; eint11         ; output ; LVTTL        ;         ; Y               ;
; 48       ; 59         ; --       ; GND*           ;        ;              ;         ;                 ;
; 49       ; 60         ; --       ; nOE            ; input  ; LVTTL        ;         ; Y               ;
; 50       ; 61         ; --       ; nWE            ; input  ; LVTTL        ;         ; Y               ;
; 51       ; 62         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 52       ; 63         ; --       ; addr[8]        ; input  ; LVTTL        ;         ; Y               ;
; 53       ; 64         ; --       ; addr[7]        ; input  ; LVTTL        ;         ; Y               ;
; 54       ; 65         ; --       ; addr[6]        ; input  ; LVTTL        ;         ; Y               ;
; 55       ; 66         ; --       ; addr[5]        ; input  ; LVTTL        ;         ; Y               ;
; 56       ; 67         ; --       ; addr[4]        ; input  ; LVTTL        ;         ; Y               ;
; 57       ; 68         ; --       ; addr[3]        ; input  ; LVTTL        ;         ; Y               ;
; 58       ; 69         ; --       ; addr[2]        ; input  ; LVTTL        ;         ; Y               ;
; 59       ; 70         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 60       ; 71         ; --       ; BUFDIR1        ; output ; LVTTL        ;         ; Y               ;
; 61       ; 72         ; --       ; BUFDIR         ; output ; LVTTL        ;         ; Y               ;
; 62       ; 73         ; --       ; +TCK           ; input  ; LVTTL        ;         ; N               ;
; 63       ; 74         ; --       ; GND*           ;        ;              ;         ;                 ;
; 64       ; 75         ; --       ; nFRE           ; input  ; LVTTL        ;         ; Y               ;
; 65       ; 76         ; --       ; nFWE           ; input  ; LVTTL        ;         ; Y               ;
; 66       ; 77         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 67       ; 78         ; --       ; nFCE           ; input  ; LVTTL        ;         ; Y               ;
; 68       ; 79         ; --       ; nGCS[5]        ; input  ; LVTTL        ;         ; Y               ;
; 69       ; 80         ; --       ; nGCS[4]        ; input  ; LVTTL        ;         ; Y               ;
; 70       ; 81         ; --       ; nGCS[3]        ; input  ; LVTTL        ;         ; Y               ;
; 71       ; 82         ; --       ; nGCS[2]        ; input  ; LVTTL        ;         ; Y               ;
; 72       ; 83         ; --       ; nGCS[1]        ; input  ; LVTTL        ;         ; Y               ;
; 73       ; 84         ; --       ; *TDO           ; output ; LVTTL        ;         ; N               ;
; 74       ; 85         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 75       ; 86         ; --       ; nGCS[0]        ; input  ; LVTTL        ;         ; Y               ;
; 76       ; 87         ; --       ; nWAIT          ; output ; LVTTL        ;         ; Y               ;
; 77       ; 88         ; --       ; GND*           ;        ;              ;         ;                 ;
; 78       ; 89         ; --       ; hpirdy         ; input  ; LVTTL        ;         ; Y               ;
; 79       ; 90         ; --       ; vp2ctl2        ; input  ; LVTTL        ;         ; Y               ;
; 80       ; 91         ; --       ; vp2ctl1        ; input  ; LVTTL        ;         ; Y               ;
; 81       ; 92         ; --       ; vp2ctl0        ; input  ; LVTTL        ;         ; Y               ;
; 82       ; 93         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 83       ; 94         ; --       ; vp2clk1        ; input  ; LVTTL        ;         ; Y               ;
; 84       ; 95         ; --       ; vp2clk0        ; input  ; LVTTL        ;         ; Y               ;
; 85       ; 96         ; --       ; GND*           ;        ;              ;         ;                 ;
; 86       ; 97         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 87       ; 98         ; --       ; clock          ; input  ; LVTTL        ;         ; Y               ;
; 88       ; 99         ; --       ; GND+           ;        ;              ;         ;                 ;
; 89       ; 0          ; --       ; nReset         ; input  ; LVTTL        ;         ; Y               ;
; 90       ; 1          ; --       ; clk            ; input  ; LVTTL        ;         ; Y               ;
; 91       ; 2          ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 92       ; 3          ; --       ; clkout         ; output ; LVTTL        ;         ; Y               ;
; 93       ; 4          ; --       ; GND*           ;        ;              ;         ;                 ;
; 94       ; 5          ; --       ; GND*           ;        ;              ;         ;                 ;
; 95       ; 6          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 96       ; 7          ; --       ; GND*           ;        ;              ;         ;                 ;
; 97       ; 8          ; --       ; GND*           ;        ;              ;         ;                 ;
; 98       ; 9          ; --       ; Hs             ; output ; LVTTL        ;         ; Y               ;
; 99       ; 10         ; --       ; De             ; output ; LVTTL        ;         ; Y               ;
; 100      ; 11         ; --       ; vCLK           ; output ; LVTTL        ;         ; Y               ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; LVTTL        ; -          ; 3                    ; 0                 ; 0                 ; 3     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+----------------------------------------------------------------------+
; Dedicated Inputs I/O                                                 ;
+--------+-------+-------+-------+--------------+------------+---------+
; Name   ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+--------+-------+-------+-------+--------------+------------+---------+
; clk    ; 90    ; Input ; --    ; LVTTL        ; -          ; 0 mA    ;
; clock  ; 87    ; Input ; --    ; LVTTL        ; -          ; 0 mA    ;
; nReset ; 89    ; Input ; --    ; LVTTL        ; -          ; 0 mA    ;
+--------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; LVTTL        ; 10 pF ; Not Available          ;
; LVCMOS       ; 10 pF ; Not Available          ;
; 3.3-V PCI    ; 10 pF ; 25 Ohm (Parallel)      ;
; 2.5 V        ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                ;
+----------------------------+------------+------+---------------------+
; Compilation Hierarchy Node ; Macrocells ; Pins ; Full Hierarchy Name ;
+----------------------------+------------+------+---------------------+
; |pld                       ; 114        ; 51   ; |pld                ;
;    |s_or2:G_61_0|          ; 1          ; 0    ; |pld|s_or2:G_61_0   ;
+----------------------------+------------+------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Control Signals                                                                                    ;
+-------------+----------+---------+--------------+--------+----------------------+------------------+
; Name        ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+-------------+----------+---------+--------------+--------+----------------------+------------------+
; clk         ; PIN_90   ; 21      ; Clock        ; yes    ; On                   ; --               ;
; nReset      ; PIN_89   ; 78      ; Async. clear ; yes    ; On                   ; --               ;
; nReset      ; PIN_89   ; 78      ; Preset       ; no     ; --                   ; --               ;
; wil_clk_i_0 ; LC82     ; 57      ; Clock        ; no     ; --                   ; --               ;
+-------------+----------+---------+--------------+--------+----------------------+------------------+


+-----------------------------------------------------------------------+
; Global & Other Fast Signals                                           ;
+--------+----------+---------+----------------------+------------------+
; Name   ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+--------+----------+---------+----------------------+------------------+
; clk    ; PIN_90   ; 21      ; On                   ; --               ;
; nReset ; PIN_89   ; 78      ; On                   ; --               ;
+--------+----------+---------+----------------------+------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+-----------------------+---------+
; Name                  ; Fan-Out ;
+-----------------------+---------+
; overtime_delay3_i_0   ; 58      ;
; wil_clk_i_0           ; 57      ;
; wigend_bitcnt_3_      ; 32      ;
; wigend_bitcnt_4_      ; 32      ;
; wigend_bitcnt_2_      ; 32      ;
; wigend_bitcnt_0_      ; 31      ;
; wil_clk_tmp_i_0       ; 27      ;
; un1_wigend_buf56_i    ; 26      ;
; s_or2:G_61_0|OUT~14   ; 24      ;
; wil[1]                ; 17      ;
; wil[0]                ; 17      ;
; wilclk_cnt_3_         ; 17      ;
; wilclk_cnt_12_        ; 16      ;
; wilclk_cnt_7_         ; 16      ;
; wilclk_cnt_4_         ; 16      ;
; wilclk_cnt_8_         ; 15      ;
; wilclk_cnt_5_         ; 15      ;
; wilclk_cnt_0_         ; 15      ;
; wilclk_cnt_9_         ; 14      ;
; wilclk_cnt_6_         ; 14      ;
; wilclk_cnt_2_         ; 13      ;
; wilclk_cnt_1_         ; 13      ;
; wilclk_cnt_10_        ; 12      ;
; wilclk_cnt_11_        ; 10      ;
; addr[4]               ; 9       ;
; addr[3]               ; 9       ;
; addr[2]               ; 9       ;
; un1_nGCS_i_0_         ; 8       ;
; wigend_bitcnt_1_      ; 6       ;
; un1_wilclk_cntlto12_i ; 5       ;
; nOE                   ; 3       ;
; nFRE                  ; 3       ;
; wigend_buf_23_        ; 3       ;
; wigend_buf_22_        ; 3       ;
; wigend_buf_21_        ; 3       ;
; wigend_buf_20_        ; 3       ;
; wigend_buf_19_        ; 3       ;
; wigend_buf_18_        ; 3       ;
; wigend_buf_17_        ; 3       ;
; wigend_buf_16_        ; 3       ;
; wigend_buf_15_        ; 3       ;
; wigend_buf_14_        ; 3       ;
; wigend_buf_13_        ; 3       ;
; wigend_buf_12_        ; 3       ;
; wigend_buf_11_        ; 3       ;
; wigend_buf_10_        ; 3       ;
; wigend_buf_9_         ; 3       ;
; wigend_buf_8_         ; 3       ;
; wigend_buf_7_         ; 3       ;
; wigend_buf_6_         ; 3       ;
+-----------------------+---------+


+-------------------------------------------------+
; Interconnect Usage Summary                      ;
+----------------------------+--------------------+
; Interconnect Resource Type ; Usage              ;
+----------------------------+--------------------+
; Output enables             ; 1 / 6 ( 16 % )     ;
; PIA buffers                ; 166 / 288 ( 57 % ) ;
; PIAs                       ; 194 / 288 ( 67 % ) ;
+----------------------------+--------------------+


+-----------------------------------------------------------------------------+
; LAB External Interconnect                                                   ;
+-----------------------------------------------+-----------------------------+
; LAB External Interconnects  (Average = 24.25) ; Number of LABs  (Total = 8) ;
+-----------------------------------------------+-----------------------------+
; 0 - 2                                         ; 0                           ;
; 3 - 5                                         ; 0                           ;
; 6 - 8                                         ; 0                           ;
; 9 - 11                                        ; 0                           ;
; 12 - 14                                       ; 0                           ;
; 15 - 17                                       ; 1                           ;
; 18 - 20                                       ; 1                           ;
; 21 - 23                                       ; 1                           ;
; 24 - 26                                       ; 3                           ;
; 27 - 29                                       ; 0                           ;
; 30 - 32                                       ; 2                           ;
+-----------------------------------------------+-----------------------------+


+-----------------------------------------------------------------------+
; LAB Macrocells                                                        ;
+-----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 14.25) ; Number of LABs  (Total = 8) ;
+-----------------------------------------+-----------------------------+
; 0                                       ; 0                           ;
; 1                                       ; 0                           ;
; 2                                       ; 0                           ;
; 3                                       ; 0                           ;
; 4                                       ; 0                           ;
; 5                                       ; 0                           ;
; 6                                       ; 0                           ;
; 7                                       ; 0                           ;
; 8                                       ; 0                           ;
; 9                                       ; 2                           ;
; 10                                      ; 0                           ;
; 11                                      ; 0                           ;
; 12                                      ; 0                           ;
; 13                                      ; 0                           ;
; 14                                      ; 0                           ;
; 15                                      ; 0                           ;
; 16                                      ; 6                           ;
+-----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 5                            ;
; 2                        ; 3                            ;
+--------------------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                    ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC8        ;                                                                                                                                                                                                                                                          ; Hs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  A  ; LC9        ; nReset, overtime_delay3_i_0, wigend_buf_6_, un1_wigend_buf56_i, wigend_reg_7_, wil_clk_i_0                                                                                                                                                               ; wigend_reg_7_, un1_wigend_reg_3_i_i_0_~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  A  ; LC3        ; overtime_delay3_i_0, wil1_i_0, wil0_i_0                                                                                                                                                                                                                  ; wigend_buf_1_, wigend_buf_2_, wigend_buf_3_, wigend_buf_4_, wigend_buf_5_, wigend_buf_6_, wigend_buf_7_, wigend_buf_8_, wigend_buf_9_, wigend_buf_10_, wigend_buf_11_, wigend_buf_12_, wigend_buf_13_, wigend_buf_14_, wigend_buf_15_, wigend_buf_16_, wigend_buf_17_, wigend_buf_18_, wigend_buf_19_, wigend_buf_20_, wigend_buf_21_, wigend_buf_22_, wigend_buf_23_, wigend_buf_24_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  A  ; LC1        ; nReset, overtime_delay3_i_0, wil1_i_0, un1_wigend_buf56_i, wigend_reg_0_, wil_clk_i_0                                                                                                                                                                    ; wigend_reg_0_, un1_wigend_reg_3_i_i_7_~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  A  ; LC11       ; addr[2], nOE, nGCS[3], addr[3], addr[4], addr[5], addr[6], addr[7], addr[8]                                                                                                                                                                              ; data[2], data[3], data[4], data[5], data[6], data[7], data[0], data[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC5        ; vp2clk1                                                                                                                                                                                                                                                  ; vCLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  A  ; LC16       ; clock                                                                                                                                                                                                                                                    ; clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC6        ; vp2ctl0                                                                                                                                                                                                                                                  ; De                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  A  ; LC2        ; clk, nReset, wil[1], wil[0]                                                                                                                                                                                                                              ; s_or2:G_61_0|OUT~14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  B  ; LC31       ; wilclk_cnt_3_, wilclk_cnt_4_, wilclk_cnt_5_, wilclk_cnt_6_, wilclk_cnt_10_, wilclk_cnt_11_, wilclk_cnt_7_, wilclk_cnt_8_, wilclk_cnt_9_, wilclk_cnt_12_                                                                                                  ; wilclk_cnt_3_, wilclk_cnt_7_, wilclk_cnt_8_, wilclk_cnt_9_, overtime_i_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  B  ; LC30       ; clk, nReset, wil[1], wil[0], wilclk_cnt_12_, wilclk_cnt_10_, wilclk_cnt_11_, wilclk_cnt_9_, wilclk_cnt_8_, wilclk_cnt_7_, wilclk_cnt_6_, wilclk_cnt_5_, wilclk_cnt_4_, wilclk_cnt_3_, wilclk_cnt_2_, wilclk_cnt_0_, wilclk_cnt_1_                        ; wilclk_cnt_0_, wilclk_cnt_1_, wilclk_cnt_11_, wilclk_cnt_10_, wilclk_cnt_12_, un1_wilclk_cntlto12_i, wilclk_cnt_n0_lin~16, wilclk_cnt_n1_lin~49, wilclk_cnt_n2_lin~38, wilclk_cnt_n2_lin~40, wilclk_cnt_n5_lin~42, wilclk_cnt_n6_lin~45, wilclk_cnt_n10_lin~49, wilclk_cnt_4_, wilclk_cnt_5_, wilclk_cnt_6_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  B  ; LC18       ; clk, nReset, wilclk_cnt_n11_lin~27, wilclk_cnt_10_, wilclk_cnt_9_, wilclk_cnt_8_, wilclk_cnt_7_, wilclk_cnt_6_, wilclk_cnt_5_, wilclk_cnt_4_, wilclk_cnt_3_, wilclk_cnt_2_, wilclk_cnt_0_, wilclk_cnt_1_, wilclk_cnt_12_, wil[0], wil[1], wilclk_cnt_11_ ; wilclk_cnt_0_, wilclk_cnt_1_, wilclk_cnt_11_, wilclk_cnt_12_, un1_wilclk_cntlto12_i, wilclk_cnt_n2_lin~40, wilclk_cnt_n6_lin~45, wilclk_cnt_4_, wilclk_cnt_5_, wilclk_cnt_n11_lin~27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC32       ; wilclk_cnt_8_, wilclk_cnt_7_, wilclk_cnt_6_, wilclk_cnt_5_, wilclk_cnt_4_, wilclk_cnt_3_, wilclk_cnt_2_, wilclk_cnt_0_, wilclk_cnt_1_, wilclk_cnt_9_                                                                                                     ; wilclk_cnt_9_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC21       ; clk, nReset, wilclk_cnt_n6_lin~45, wilclk_cnt_6_, wilclk_cnt_4_, wil[1], wil[0], wilclk_cnt_12_, wilclk_cnt_10_, wilclk_cnt_7_, wilclk_cnt_8_, wilclk_cnt_9_                                                                                             ; wilclk_cnt_0_, wilclk_cnt_6_, wilclk_cnt_n7_m1~5, wilclk_cnt_n8_m1~5, wilclk_cnt_n9_m1~5, wilclk_cnt_11_, wilclk_cnt_10_, wilclk_cnt_12_, un1_wilclk_cntlto12_i, wilclk_cnt_n1_lin~49, wilclk_cnt_n2_lin~40, wilclk_cnt_n6_lin~45, wilclk_cnt_n11_lin~27, wilclk_cnt_n6_lin~42                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  B  ; LC24       ; clk, nReset, wilclk_cnt_n5_lin~42, wilclk_cnt_5_, wilclk_cnt_4_, wil[1], wil[0], wilclk_cnt_12_, wilclk_cnt_7_, wilclk_cnt_8_, wilclk_cnt_9_, wilclk_cnt_11_                                                                                             ; wilclk_cnt_5_, wilclk_cnt_n7_m1~5, wilclk_cnt_n8_m1~5, wilclk_cnt_n9_m1~5, wilclk_cnt_11_, wilclk_cnt_10_, wilclk_cnt_12_, un1_wilclk_cntlto12_i, wilclk_cnt_n0_lin~16, wilclk_cnt_n1_lin~49, wilclk_cnt_n2_lin~40, wilclk_cnt_n5_lin~42, wilclk_cnt_n6_lin~45, wilclk_cnt_n11_lin~27, wilclk_cnt_n5_lin~40                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  B  ; LC28       ; wilclk_cnt_3_, wilclk_cnt_9_, wilclk_cnt_8_, wilclk_cnt_7_, wilclk_cnt_12_, wilclk_cnt_4_, wilclk_cnt_5_, wilclk_cnt_6_, wilclk_cnt_10_                                                                                                                  ; wilclk_cnt_1_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC25       ; wilclk_cnt_12_, wilclk_cnt_7_, wilclk_cnt_8_, wilclk_cnt_9_, wilclk_cnt_3_                                                                                                                                                                               ; wilclk_cnt_n2_lin~40                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC26       ; wilclk_cnt_n2_lin~38, wilclk_cnt_12_, wilclk_cnt_7_, wilclk_cnt_8_, wilclk_cnt_9_, wilclk_cnt_4_, wilclk_cnt_5_, wilclk_cnt_6_, wilclk_cnt_10_, wilclk_cnt_11_                                                                                           ; wilclk_cnt_2_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC27       ; clk, nReset, wilclk_cnt_n2_lin~40, wil[1], wil[0], wilclk_cnt_0_, wilclk_cnt_2_, wilclk_cnt_1_                                                                                                                                                           ; wilclk_cnt_2_, wilclk_cnt_n3_m1~5, wilclk_cnt_n7_m1~5, wilclk_cnt_n8_m1~5, wilclk_cnt_n9_m1~5, wilclk_cnt_11_, wilclk_cnt_10_, wilclk_cnt_12_, wilclk_cnt_n11_lin~27, wilclk_cnt_n4_lin~28, wilclk_cnt_n5_lin~42, wilclk_cnt_n6_lin~45, wilclk_cnt_n6_lin~42                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  B  ; LC29       ; clk, nReset, wilclk_cnt_n1_lin~49, wilclk_cnt_11_, wilclk_cnt_12_, wilclk_cnt_0_, wilclk_cnt_1_, wil[1], wil[0]                                                                                                                                          ; wilclk_cnt_1_, wilclk_cnt_2_, wilclk_cnt_n3_m1~5, wilclk_cnt_n7_m1~5, wilclk_cnt_n8_m1~5, wilclk_cnt_n9_m1~5, wilclk_cnt_11_, wilclk_cnt_10_, wilclk_cnt_12_, wilclk_cnt_n11_lin~27, wilclk_cnt_n4_lin~28, wilclk_cnt_n5_lin~42, wilclk_cnt_n6_lin~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  B  ; LC22       ; wilclk_cnt_3_, wilclk_cnt_5_                                                                                                                                                                                                                             ; wilclk_cnt_n5_lin~42                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC23       ; wilclk_cnt_n5_lin~40, wilclk_cnt_12_, wilclk_cnt_10_, wilclk_cnt_4_, wilclk_cnt_5_, wilclk_cnt_3_, wilclk_cnt_2_, wilclk_cnt_0_, wilclk_cnt_1_                                                                                                           ; wilclk_cnt_5_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC19       ; wilclk_cnt_2_, wilclk_cnt_6_, wilclk_cnt_3_                                                                                                                                                                                                              ; wilclk_cnt_n6_lin~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC20       ; wilclk_cnt_n6_lin~42, wilclk_cnt_12_, wilclk_cnt_11_, wilclk_cnt_5_, wilclk_cnt_6_, wilclk_cnt_4_, wilclk_cnt_3_, wilclk_cnt_2_, wilclk_cnt_0_, wilclk_cnt_1_                                                                                            ; wilclk_cnt_6_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC17       ; wilclk_cnt_10_, wilclk_cnt_9_, wilclk_cnt_8_, wilclk_cnt_7_, wilclk_cnt_6_, wilclk_cnt_5_, wilclk_cnt_4_, wilclk_cnt_3_, wilclk_cnt_2_, wilclk_cnt_0_, wilclk_cnt_1_, wilclk_cnt_11_                                                                     ; wilclk_cnt_11_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  C  ; LC42       ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_5_, s_or2:G_61_0|OUT~14, wigend_buf_6_, wil_clk_i_0                                                                     ; wigend_buf_6_, wigend_buf_7_, wigend_reg_7_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  C  ; LC38       ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_6_, s_or2:G_61_0|OUT~14, wigend_buf_7_, wil_clk_i_0                                                                     ; wigend_buf_7_, wigend_buf_8_, wigend_reg_8_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  C  ; LC48       ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_7_, s_or2:G_61_0|OUT~14, wigend_buf_8_, wil_clk_i_0                                                                     ; wigend_buf_8_, wigend_buf_9_, wigend_reg_9_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  C  ; LC41       ; nReset, overtime_delay3_i_0, wigend_buf_7_, un1_wigend_buf56_i, wigend_reg_8_, wil_clk_i_0                                                                                                                                                               ; wigend_reg_8_, un1_wigend_reg_3_i_i_7_~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC40       ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_8_, s_or2:G_61_0|OUT~14, wigend_buf_9_, wil_clk_i_0                                                                     ; wigend_buf_9_, wigend_buf_10_, wigend_reg_10_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  C  ; LC34       ; nReset, overtime_delay3_i_0, wigend_buf_8_, un1_wigend_buf56_i, wigend_reg_9_, wil_clk_i_0                                                                                                                                                               ; wigend_reg_9_, un1_wigend_reg_3_i_i_6_~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC36       ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_9_, s_or2:G_61_0|OUT~14, wigend_buf_10_, wil_clk_i_0                                                                    ; wigend_buf_10_, wigend_buf_11_, wigend_reg_11_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  C  ; LC45       ; nReset, overtime_delay3_i_0, wigend_buf_9_, un1_wigend_buf56_i, wigend_reg_10_, wil_clk_i_0                                                                                                                                                              ; wigend_reg_10_, un1_wigend_reg_3_i_i_5_~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC46       ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_10_, s_or2:G_61_0|OUT~14, wigend_buf_11_, wil_clk_i_0                                                                   ; wigend_buf_11_, wigend_buf_12_, wigend_reg_12_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  C  ; LC37       ; nReset, overtime_delay3_i_0, wigend_buf_10_, un1_wigend_buf56_i, wigend_reg_11_, wil_clk_i_0                                                                                                                                                             ; wigend_reg_11_, un1_wigend_reg_3_i_i_4_~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC35       ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_11_, s_or2:G_61_0|OUT~14, wigend_buf_12_, wil_clk_i_0                                                                   ; wigend_buf_12_, wigend_buf_13_, wigend_reg_13_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  C  ; LC44       ; nReset, overtime_delay3_i_0, wigend_buf_11_, un1_wigend_buf56_i, wigend_reg_12_, wil_clk_i_0                                                                                                                                                             ; wigend_reg_12_, un1_wigend_reg_3_i_i_3_~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC47       ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_12_, s_or2:G_61_0|OUT~14, wigend_buf_13_, wil_clk_i_0                                                                   ; wigend_buf_13_, wigend_buf_14_, wigend_reg_14_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  C  ; LC43       ; nReset, overtime_delay3_i_0, wigend_buf_12_, un1_wigend_buf56_i, wigend_reg_13_, wil_clk_i_0                                                                                                                                                             ; wigend_reg_13_, un1_wigend_reg_3_i_i_2_~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC39       ; nReset, overtime_delay3_i_0, wigend_buf_13_, un1_wigend_buf56_i, wigend_reg_14_, wil_clk_i_0                                                                                                                                                             ; wigend_reg_14_, un1_wigend_reg_3_i_i_1_~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC33       ;                                                                                                                                                                                                                                                          ; Vs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  D  ; LC62       ; addr[4], addr[2], addr[3], wigend_reg_1_, wigend_reg_17_, wigend_reg_9_, wigend_reg_25_                                                                                                                                                                  ; data[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC64       ; addr[4], addr[2], addr[3], wigend_reg_0_, wigend_reg_16_, wigend_reg_8_, wigend_reg_24_                                                                                                                                                                  ; data[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC53       ; addr[2], addr[3], addr[4], wigend_reg_7_, wigend_reg_23_, wigend_reg_15_                                                                                                                                                                                 ; data[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC61       ; wigend_reg_10_, addr[4], addr[2], addr[3], wigend_reg_2_, wigend_reg_18_                                                                                                                                                                                 ; data[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC54       ; addr[2], addr[3], addr[4], wigend_reg_6_, wigend_reg_22_, wigend_reg_14_                                                                                                                                                                                 ; data[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC50       ; clk, nReset, overtime_i_0                                                                                                                                                                                                                                ; overtime_delay2_i_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  D  ; LC57       ; addr[2], addr[3], addr[4], wigend_reg_4_, wigend_reg_20_, wigend_reg_12_                                                                                                                                                                                 ; data[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC56       ; addr[2], addr[3], addr[4], wigend_reg_5_, wigend_reg_21_, wigend_reg_13_                                                                                                                                                                                 ; data[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC59       ; addr[2], addr[3], addr[4], wigend_reg_3_, wigend_reg_19_, wigend_reg_11_                                                                                                                                                                                 ; data[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  E  ; LC65       ; nFRE, nFCE, nFWE, nGCS[0], nGCS[1], nGCS[2], nGCS[3], nGCS[4]                                                                                                                                                                                            ; nEXTBUS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  E  ; LC69       ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_1_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_i_0                                                                                                                       ; wigend_bitcnt_1_, wigend_bitcnt_2_, wigend_bitcnt_4_, wigend_bitcnt_3_, eint11_i, wigend_bitcnt_0_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  E  ; LC67       ; nReset, wigend_bitcnt_1_, wigend_bitcnt_3_, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_4_, wil_clk_i_0                                                                                                                       ; wigend_bitcnt_1_, wigend_bitcnt_2_, wigend_bitcnt_4_, wigend_bitcnt_3_, eint11_i, wigend_bitcnt_0_, un1_wigend_buf56_i, wigend_buf_0_, wigend_buf_1_, wigend_buf_2_, wigend_buf_3_, wigend_buf_4_, wigend_buf_5_, wigend_buf_6_, wigend_buf_7_, wigend_buf_8_, wigend_buf_9_, wigend_buf_10_, wigend_buf_11_, wigend_buf_12_, wigend_buf_13_, wigend_buf_14_, wigend_buf_15_, wigend_buf_16_, wigend_buf_17_, wigend_buf_18_, wigend_buf_19_, wigend_buf_20_, wigend_buf_21_, wigend_buf_22_, wigend_buf_23_, wigend_buf_24_                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  E  ; LC76       ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_1_, wigend_bitcnt_4_, wil_clk_i_0                                                                                                                       ; wigend_bitcnt_1_, wigend_bitcnt_2_, wigend_bitcnt_4_, wigend_bitcnt_3_, eint11_i, wigend_bitcnt_0_, un1_wigend_buf56_i, wigend_buf_0_, wigend_buf_1_, wigend_buf_2_, wigend_buf_3_, wigend_buf_4_, wigend_buf_5_, wigend_buf_6_, wigend_buf_7_, wigend_buf_8_, wigend_buf_9_, wigend_buf_10_, wigend_buf_11_, wigend_buf_12_, wigend_buf_13_, wigend_buf_14_, wigend_buf_15_, wigend_buf_16_, wigend_buf_17_, wigend_buf_18_, wigend_buf_19_, wigend_buf_20_, wigend_buf_21_, wigend_buf_22_, wigend_buf_23_, wigend_buf_24_                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  E  ; LC78       ; nReset, overtime_delay3_i_0, wigend_bitcnt_2_, wigend_bitcnt_1_, wigend_bitcnt_0_, wigend_bitcnt_4_, wigend_bitcnt_3_, wil_clk_i_0                                                                                                                       ; wigend_bitcnt_1_, wigend_bitcnt_2_, wigend_bitcnt_4_, wigend_bitcnt_3_, eint11_i, wigend_bitcnt_0_, un1_wigend_buf56_i, wigend_buf_0_, wigend_buf_1_, wigend_buf_2_, wigend_buf_3_, wigend_buf_4_, wigend_buf_5_, wigend_buf_6_, wigend_buf_7_, wigend_buf_8_, wigend_buf_9_, wigend_buf_10_, wigend_buf_11_, wigend_buf_12_, wigend_buf_13_, wigend_buf_14_, wigend_buf_15_, wigend_buf_16_, wigend_buf_17_, wigend_buf_18_, wigend_buf_19_, wigend_buf_20_, wigend_buf_21_, wigend_buf_22_, wigend_buf_23_, wigend_buf_24_                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  E  ; LC75       ; wigend_bitcnt_3_, wigend_bitcnt_4_, wigend_bitcnt_1_, wigend_bitcnt_2_, eint11_i, wil_clk_i_0, nReset                                                                                                                                                    ; eint11_i, eint11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  E  ; LC71       ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wil1_i_0, wigend_buf_0_, wil_clk_i_0                                                                                               ; wigend_buf_0_, wigend_buf_1_, wigend_reg_1_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  E  ; LC74       ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_0_, s_or2:G_61_0|OUT~14, wigend_buf_1_, wil_clk_i_0                                                                     ; wigend_buf_1_, wigend_buf_2_, wigend_reg_2_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  E  ; LC66       ; nReset, overtime_delay3_i_0, wigend_buf_0_, un1_wigend_buf56_i, wigend_reg_1_, wil_clk_i_0                                                                                                                                                               ; wigend_reg_1_, un1_wigend_reg_3_i_i_6_~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  E  ; LC80       ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_1_, s_or2:G_61_0|OUT~14, wigend_buf_2_, wil_clk_i_0                                                                     ; wigend_buf_2_, wigend_buf_3_, wigend_reg_3_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  E  ; LC79       ; nReset, overtime_delay3_i_0, wigend_buf_1_, un1_wigend_buf56_i, wigend_reg_2_, wil_clk_i_0                                                                                                                                                               ; wigend_reg_2_, un1_wigend_reg_3_i_i_5_~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  E  ; LC70       ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_3_, s_or2:G_61_0|OUT~14, wigend_buf_4_, wil_clk_i_0                                                                     ; wigend_buf_4_, wigend_buf_5_, wigend_reg_5_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  E  ; LC68       ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_4_, s_or2:G_61_0|OUT~14, wigend_buf_5_, wil_clk_i_0                                                                     ; wigend_buf_5_, wigend_buf_6_, wigend_reg_6_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  E  ; LC72       ; nReset, overtime_delay3_i_0, wigend_buf_4_, un1_wigend_buf56_i, wigend_reg_5_, wil_clk_i_0                                                                                                                                                               ; wigend_reg_5_, un1_wigend_reg_3_i_i_2_~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  E  ; LC73       ; nReset, wigend_bitcnt_1_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, overtime_delay3_i_0, wigend_bitcnt_0_, wil_clk_i_0                                                                                                                       ; wigend_bitcnt_1_, wigend_bitcnt_2_, wigend_bitcnt_4_, wigend_bitcnt_3_, wigend_bitcnt_0_, un1_wigend_buf56_i, wigend_buf_0_, wigend_buf_1_, wigend_buf_2_, wigend_buf_3_, wigend_buf_4_, wigend_buf_5_, wigend_buf_6_, wigend_buf_7_, wigend_buf_8_, wigend_buf_9_, wigend_buf_10_, wigend_buf_11_, wigend_buf_12_, wigend_buf_13_, wigend_buf_14_, wigend_buf_15_, wigend_buf_16_, wigend_buf_17_, wigend_buf_18_, wigend_buf_19_, wigend_buf_20_, wigend_buf_21_, wigend_buf_22_, wigend_buf_23_, wigend_buf_24_                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  E  ; LC77       ; nReset, overtime_delay3_i_0, wigend_buf_5_, un1_wigend_buf56_i, wigend_reg_6_, wil_clk_i_0                                                                                                                                                               ; wigend_reg_6_, un1_wigend_reg_3_i_i_1_~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  F  ; LC87       ; nReset, overtime_delay3_i_0, wigend_buf_22_, un1_wigend_buf56_i, wigend_reg_23_, wil_clk_i_0                                                                                                                                                             ; wigend_reg_23_, un1_wigend_reg_3_i_i_0_~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  F  ; LC95       ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_22_, s_or2:G_61_0|OUT~14, wigend_buf_23_, wil_clk_i_0                                                                   ; wigend_buf_23_, wigend_buf_24_, wigend_reg_24_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  F  ; LC88       ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_23_, s_or2:G_61_0|OUT~14, wigend_buf_24_, wil_clk_i_0                                                                   ; wigend_buf_24_, wigend_reg_25_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  F  ; LC84       ; nReset, overtime_delay3_i_0, wigend_buf_23_, un1_wigend_buf56_i, wigend_reg_24_, wil_clk_i_0                                                                                                                                                             ; wigend_reg_24_, un1_wigend_reg_3_i_i_7_~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  F  ; LC85       ; nReset, overtime_delay3_i_0, wigend_buf_24_, un1_wigend_buf56_i, wigend_reg_25_, wil_clk_i_0                                                                                                                                                             ; wigend_reg_25_, un1_wigend_reg_3_i_i_6_~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  F  ; LC90       ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_21_, s_or2:G_61_0|OUT~14, wigend_buf_22_, wil_clk_i_0                                                                   ; wigend_buf_22_, wigend_buf_23_, wigend_reg_23_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  F  ; LC92       ; nReset, overtime_delay3_i_0, wigend_buf_21_, un1_wigend_buf56_i, wigend_reg_22_, wil_clk_i_0                                                                                                                                                             ; wigend_reg_22_, un1_wigend_reg_3_i_i_1_~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  F  ; LC83       ; wil_clk_tmp_i_0, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_                                                                                                                                             ; wigend_reg_0_, wigend_reg_1_, wigend_reg_2_, wigend_reg_3_, wigend_reg_4_, wigend_reg_5_, wigend_reg_6_, wigend_reg_7_, wigend_reg_8_, wigend_reg_9_, wigend_reg_10_, wigend_reg_11_, wigend_reg_12_, wigend_reg_13_, wigend_reg_14_, wigend_reg_15_, wigend_reg_16_, wigend_reg_17_, wigend_reg_18_, wigend_reg_19_, wigend_reg_20_, wigend_reg_21_, wigend_reg_22_, wigend_reg_23_, wigend_reg_24_, wigend_reg_25_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  F  ; LC91       ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_2_, s_or2:G_61_0|OUT~14, wigend_buf_3_, wil_clk_i_0                                                                     ; wigend_buf_3_, wigend_buf_4_, wigend_reg_4_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  F  ; LC81       ; nReset, overtime_delay3_i_0, wigend_buf_2_, un1_wigend_buf56_i, wigend_reg_3_, wil_clk_i_0                                                                                                                                                               ; wigend_reg_3_, un1_wigend_reg_3_i_i_4_~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  F  ; LC89       ; nReset, overtime_delay3_i_0, wigend_buf_3_, un1_wigend_buf56_i, wigend_reg_4_, wil_clk_i_0                                                                                                                                                               ; wigend_reg_4_, un1_wigend_reg_3_i_i_3_~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  F  ; LC93       ; nFRE, nOE                                                                                                                                                                                                                                                ; BUFDIR1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  F  ; LC94       ; nFRE, nOE                                                                                                                                                                                                                                                ; BUFDIR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  F  ; LC82       ; clk, nReset, wil_clk_tmp_i_0                                                                                                                                                                                                                             ; wigend_bitcnt_1_, wigend_bitcnt_2_, wigend_bitcnt_4_, wigend_bitcnt_3_, eint11_i, wigend_bitcnt_0_, wigend_buf_0_, wigend_reg_0_, wigend_buf_1_, wigend_reg_1_, wigend_buf_2_, wigend_reg_2_, wigend_buf_3_, wigend_reg_3_, wigend_buf_4_, wigend_reg_4_, wigend_buf_5_, wigend_reg_5_, wigend_buf_6_, wigend_reg_6_, wigend_buf_7_, wigend_reg_7_, wigend_buf_8_, wigend_reg_8_, wigend_buf_9_, wigend_reg_9_, wigend_buf_10_, wigend_reg_10_, wigend_buf_11_, wigend_reg_11_, wigend_buf_12_, wigend_reg_12_, wigend_buf_13_, wigend_reg_13_, wigend_buf_14_, wigend_reg_14_, wigend_buf_15_, wigend_reg_15_, wigend_buf_16_, wigend_reg_16_, wigend_buf_17_, wigend_reg_17_, wigend_buf_18_, wigend_reg_18_, wigend_buf_19_, wigend_reg_19_, wigend_buf_20_, wigend_reg_20_, wigend_buf_21_, wigend_reg_21_, wigend_buf_22_, wigend_reg_22_, wigend_buf_23_, wigend_reg_23_, wigend_buf_24_, wigend_reg_24_, wigend_reg_25_                                ;
;  F  ; LC96       ; clk, nReset, overtime_delay2_i_0                                                                                                                                                                                                                         ; wigend_bitcnt_1_, wigend_bitcnt_2_, wigend_bitcnt_4_, wigend_bitcnt_3_, wigend_bitcnt_0_, un1_wigend_buf56_i, wigend_buf_0_, wigend_reg_0_, s_or2:G_61_0|OUT~14, wigend_buf_1_, wigend_reg_1_, wigend_buf_2_, wigend_reg_2_, wigend_buf_3_, wigend_reg_3_, wigend_buf_4_, wigend_reg_4_, wigend_buf_5_, wigend_reg_5_, wigend_buf_6_, wigend_reg_6_, wigend_buf_7_, wigend_reg_7_, wigend_buf_8_, wigend_reg_8_, wigend_buf_9_, wigend_reg_9_, wigend_buf_10_, wigend_reg_10_, wigend_buf_11_, wigend_reg_11_, wigend_buf_12_, wigend_reg_12_, wigend_buf_13_, wigend_reg_13_, wigend_buf_14_, wigend_reg_14_, wigend_buf_15_, wigend_reg_15_, wigend_buf_16_, wigend_reg_16_, wigend_buf_17_, wigend_reg_17_, wigend_buf_18_, wigend_reg_18_, wigend_buf_19_, wigend_reg_19_, wigend_buf_20_, wigend_reg_20_, wigend_buf_21_, wigend_reg_21_, wigend_buf_22_, wigend_reg_22_, wigend_buf_23_, wigend_reg_23_, wigend_buf_24_, wigend_reg_24_, wigend_reg_25_ ;
;  F  ; LC86       ; clk, nReset, overtime_delay1_i                                                                                                                                                                                                                           ; overtime_delay3_i_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  G  ; LC110      ; clk, nReset, wil[1], wil[0]                                                                                                                                                                                                                              ; wigend_buf_0_, wigend_reg_0_, s_or2:G_61_0|OUT~14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  G  ; LC103      ; clk, nReset, wil[1], wil[0]                                                                                                                                                                                                                              ; wil_clk_i_0, un1_wigend_buf56_i, wigend_buf_0_, wigend_buf_1_, wigend_buf_2_, wigend_buf_3_, wigend_buf_4_, wigend_buf_5_, wigend_buf_6_, wigend_buf_7_, wigend_buf_8_, wigend_buf_9_, wigend_buf_10_, wigend_buf_11_, wigend_buf_12_, wigend_buf_13_, wigend_buf_14_, wigend_buf_15_, wigend_buf_16_, wigend_buf_17_, wigend_buf_18_, wigend_buf_19_, wigend_buf_20_, wigend_buf_21_, wigend_buf_22_, wigend_buf_23_, wigend_buf_24_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  G  ; LC97       ; wilclk_cnt_12_, wilclk_cnt_10_                                                                                                                                                                                                                           ; wilclk_cnt_10_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  G  ; LC102      ; clk, nReset, wilclk_cnt_n0_lin~16, wilclk_cnt_7_, wilclk_cnt_8_, wilclk_cnt_9_, wilclk_cnt_6_, wilclk_cnt_12_, wilclk_cnt_0_, wilclk_cnt_10_, wilclk_cnt_11_, wil[1], wil[0]                                                                             ; wilclk_cnt_0_, wilclk_cnt_1_, wilclk_cnt_2_, wilclk_cnt_n3_m1~5, wilclk_cnt_n7_m1~5, wilclk_cnt_n8_m1~5, wilclk_cnt_n9_m1~5, wilclk_cnt_11_, wilclk_cnt_10_, wilclk_cnt_12_, wilclk_cnt_n0_lin~16, wilclk_cnt_n11_lin~27, wilclk_cnt_n4_lin~28, wilclk_cnt_n5_lin~42, wilclk_cnt_n6_lin~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  G  ; LC99       ; wilclk_cnt_3_, wilclk_cnt_2_, wilclk_cnt_0_, wilclk_cnt_1_, wilclk_cnt_4_                                                                                                                                                                                ; wilclk_cnt_4_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  G  ; LC112      ; wilclk_cnt_2_, wilclk_cnt_0_, wilclk_cnt_1_, wilclk_cnt_3_                                                                                                                                                                                               ; wilclk_cnt_3_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  G  ; LC101      ; wilclk_cnt_3_, wilclk_cnt_7_, wilclk_cnt_8_, wilclk_cnt_9_, wilclk_cnt_12_, wilclk_cnt_0_, wilclk_cnt_4_, wilclk_cnt_5_                                                                                                                                  ; wilclk_cnt_0_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  G  ; LC100      ; clk, nReset, wilclk_cnt_n4_lin~28, wil[1], wil[0], wilclk_cnt_12_, wilclk_cnt_11_, wilclk_cnt_10_, wilclk_cnt_7_, wilclk_cnt_8_, wilclk_cnt_9_                                                                                                           ; wilclk_cnt_5_, wilclk_cnt_6_, wilclk_cnt_n7_m1~5, wilclk_cnt_n8_m1~5, wilclk_cnt_n9_m1~5, wilclk_cnt_11_, wilclk_cnt_10_, wilclk_cnt_12_, un1_wilclk_cntlto12_i, wilclk_cnt_n0_lin~16, wilclk_cnt_n1_lin~49, wilclk_cnt_n2_lin~40, wilclk_cnt_n5_lin~42, wilclk_cnt_n6_lin~45, wilclk_cnt_n11_lin~27, wilclk_cnt_n4_lin~28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  G  ; LC107      ; clk, nReset, un1_wilclk_cntlto12_i, wil[1], wil[0], wilclk_cnt_n3_m1~5                                                                                                                                                                                   ; wilclk_cnt_n3_m1~5, wilclk_cnt_n7_m1~5, wilclk_cnt_n8_m1~5, wilclk_cnt_n9_m1~5, wilclk_cnt_11_, wilclk_cnt_10_, wilclk_cnt_12_, un1_wilclk_cntlto12_i, wilclk_cnt_n0_lin~16, wilclk_cnt_n1_lin~49, wilclk_cnt_n2_lin~38, wilclk_cnt_n11_lin~27, wilclk_cnt_n4_lin~28, wilclk_cnt_n5_lin~42, wilclk_cnt_n5_lin~40, wilclk_cnt_n6_lin~45, wilclk_cnt_n6_lin~42                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  G  ; LC108      ; clk, nReset, wil[1], wil[0], un1_wilclk_cntlto12_i                                                                                                                                                                                                       ; overtime_delay1_i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  G  ; LC98       ; clk, nReset, wilclk_cnt_n10_lin~49, wilclk_cnt_12_, wil[0], wil[1], wilclk_cnt_9_, wilclk_cnt_8_, wilclk_cnt_7_, wilclk_cnt_6_, wilclk_cnt_5_, wilclk_cnt_4_, wilclk_cnt_3_, wilclk_cnt_2_, wilclk_cnt_0_, wilclk_cnt_1_, wilclk_cnt_10_                 ; wilclk_cnt_0_, wilclk_cnt_11_, wilclk_cnt_10_, wilclk_cnt_12_, un1_wilclk_cntlto12_i, wilclk_cnt_n1_lin~49, wilclk_cnt_n2_lin~40, wilclk_cnt_n5_lin~42, wilclk_cnt_n11_lin~27, wilclk_cnt_4_, wilclk_cnt_6_, wilclk_cnt_n10_lin~49                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  G  ; LC104      ; clk, nReset, un1_wilclk_cntlto12_i, wil[1], wil[0], wilclk_cnt_n9_m1~5                                                                                                                                                                                   ; wilclk_cnt_0_, wilclk_cnt_n9_m1~5, wilclk_cnt_11_, wilclk_cnt_10_, wilclk_cnt_12_, un1_wilclk_cntlto12_i, wilclk_cnt_n0_lin~16, wilclk_cnt_n1_lin~49, wilclk_cnt_n2_lin~38, wilclk_cnt_n2_lin~40, wilclk_cnt_n11_lin~27, wilclk_cnt_4_, wilclk_cnt_5_, wilclk_cnt_6_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  G  ; LC105      ; clk, nReset, un1_wilclk_cntlto12_i, wil[1], wil[0], wilclk_cnt_n8_m1~5                                                                                                                                                                                   ; wilclk_cnt_0_, wilclk_cnt_n8_m1~5, wilclk_cnt_n9_m1~5, wilclk_cnt_11_, wilclk_cnt_10_, wilclk_cnt_12_, un1_wilclk_cntlto12_i, wilclk_cnt_n0_lin~16, wilclk_cnt_n1_lin~49, wilclk_cnt_n2_lin~38, wilclk_cnt_n2_lin~40, wilclk_cnt_n11_lin~27, wilclk_cnt_4_, wilclk_cnt_5_, wilclk_cnt_6_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  G  ; LC109      ; wilclk_cnt_7_, wilclk_cnt_6_, wilclk_cnt_5_, wilclk_cnt_4_, wilclk_cnt_3_, wilclk_cnt_2_, wilclk_cnt_0_, wilclk_cnt_1_, wilclk_cnt_8_                                                                                                                    ; wilclk_cnt_8_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  G  ; LC106      ; clk, nReset, un1_wilclk_cntlto12_i, wil[1], wil[0], wilclk_cnt_n7_m1~5                                                                                                                                                                                   ; wilclk_cnt_0_, wilclk_cnt_n7_m1~5, wilclk_cnt_n8_m1~5, wilclk_cnt_n9_m1~5, wilclk_cnt_11_, wilclk_cnt_10_, wilclk_cnt_12_, un1_wilclk_cntlto12_i, wilclk_cnt_n0_lin~16, wilclk_cnt_n1_lin~49, wilclk_cnt_n2_lin~38, wilclk_cnt_n2_lin~40, wilclk_cnt_n11_lin~27, wilclk_cnt_4_, wilclk_cnt_5_, wilclk_cnt_6_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  G  ; LC111      ; wilclk_cnt_6_, wilclk_cnt_5_, wilclk_cnt_4_, wilclk_cnt_3_, wilclk_cnt_2_, wilclk_cnt_0_, wilclk_cnt_1_, wilclk_cnt_7_                                                                                                                                   ; wilclk_cnt_7_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  H  ; LC115      ; hpirdy                                                                                                                                                                                                                                                   ; nWAIT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  H  ; LC124      ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_13_, s_or2:G_61_0|OUT~14, wigend_buf_14_, wil_clk_i_0                                                                   ; wigend_buf_14_, wigend_buf_15_, wigend_reg_15_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  H  ; LC127      ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_14_, s_or2:G_61_0|OUT~14, wigend_buf_15_, wil_clk_i_0                                                                   ; wigend_buf_15_, wigend_buf_16_, wigend_reg_16_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  H  ; LC125      ; nReset, overtime_delay3_i_0, wigend_buf_14_, un1_wigend_buf56_i, wigend_reg_15_, wil_clk_i_0                                                                                                                                                             ; wigend_reg_15_, un1_wigend_reg_3_i_i_0_~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  H  ; LC114      ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_15_, s_or2:G_61_0|OUT~14, wigend_buf_16_, wil_clk_i_0                                                                   ; wigend_buf_16_, wigend_buf_17_, wigend_reg_17_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  H  ; LC128      ; nReset, overtime_delay3_i_0, wigend_buf_15_, un1_wigend_buf56_i, wigend_reg_16_, wil_clk_i_0                                                                                                                                                             ; wigend_reg_16_, un1_wigend_reg_3_i_i_7_~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  H  ; LC119      ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_16_, s_or2:G_61_0|OUT~14, wigend_buf_17_, wil_clk_i_0                                                                   ; wigend_buf_17_, wigend_buf_18_, wigend_reg_18_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  H  ; LC122      ; nReset, overtime_delay3_i_0, wigend_buf_16_, un1_wigend_buf56_i, wigend_reg_17_, wil_clk_i_0                                                                                                                                                             ; wigend_reg_17_, un1_wigend_reg_3_i_i_6_~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  H  ; LC123      ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_17_, s_or2:G_61_0|OUT~14, wigend_buf_18_, wil_clk_i_0                                                                   ; wigend_buf_18_, wigend_buf_19_, wigend_reg_19_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  H  ; LC118      ; nReset, overtime_delay3_i_0, wigend_buf_17_, un1_wigend_buf56_i, wigend_reg_18_, wil_clk_i_0                                                                                                                                                             ; wigend_reg_18_, un1_wigend_reg_3_i_i_5_~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  H  ; LC121      ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_18_, s_or2:G_61_0|OUT~14, wigend_buf_19_, wil_clk_i_0                                                                   ; wigend_buf_19_, wigend_buf_20_, wigend_reg_20_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  H  ; LC116      ; nReset, overtime_delay3_i_0, wigend_buf_18_, un1_wigend_buf56_i, wigend_reg_19_, wil_clk_i_0                                                                                                                                                             ; wigend_reg_19_, un1_wigend_reg_3_i_i_4_~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  H  ; LC120      ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_19_, s_or2:G_61_0|OUT~14, wigend_buf_20_, wil_clk_i_0                                                                   ; wigend_buf_20_, wigend_buf_21_, wigend_reg_21_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  H  ; LC126      ; nReset, overtime_delay3_i_0, wigend_buf_19_, un1_wigend_buf56_i, wigend_reg_20_, wil_clk_i_0                                                                                                                                                             ; wigend_reg_20_, un1_wigend_reg_3_i_i_3_~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  H  ; LC113      ; nReset, overtime_delay3_i_0, wigend_bitcnt_0_, wigend_bitcnt_2_, wigend_bitcnt_3_, wigend_bitcnt_4_, wil_clk_tmp_i_0, wigend_buf_20_, s_or2:G_61_0|OUT~14, wigend_buf_21_, wil_clk_i_0                                                                   ; wigend_buf_21_, wigend_buf_22_, wigend_reg_22_                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  H  ; LC117      ; nReset, overtime_delay3_i_0, wigend_buf_20_, un1_wigend_buf56_i, wigend_reg_21_, wil_clk_i_0                                                                                                                                                             ; wigend_reg_21_, un1_wigend_reg_3_i_i_2_~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Mar 13 15:15:50 2009
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pld -c pld
Info: Selected device EPM7128AETC100-10 for design "pld"
Info: Quartus II Fitter was successful. 0 errors, 0 warnings
    Info: Processing ended: Fri Mar 13 15:15:50 2009
    Info: Elapsed time: 00:00:01


