/* Copyright (c) 2008 picoChip Designs Ltd.
 *
 * BSP Version: 3.2.4, RevisionID: ac30f57, Date: 20100223 17:42:05
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */

#ifndef __MEM_SHD_H__
#define __MEM_SHD_H__

#define MEMIF_SHD_REGS_PA_BUF0_SETUP_OFFSET		0x0000
#define   MEMIF_SHD_REGS_PA_BUF0_SIZE_IDX		0
#define      MEMIF_SHD_REGS_PA_BUF0_SIZE_MSK		((1<<4)-1)
#define   MEMIF_SHD_REGS_PA_BUF0_WDWW_IDX		4
#define      MEMIF_SHD_REGS_PA_BUF0_WDWW_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF0_RDWW_IDX		6
#define      MEMIF_SHD_REGS_PA_BUF0_RDWW_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF0_WIAP_IDX		8
#define      MEMIF_SHD_REGS_PA_BUF0_WIAP_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF0_RIAP_IDX		10
#define      MEMIF_SHD_REGS_PA_BUF0_RIAP_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF0_BANK_IDX		12
#define      MEMIF_SHD_REGS_PA_BUF0_BANK_MSK		((1<<3)-1)
#define   MEMIF_SHD_REGS_PA_BUF0_ONE_ADDR_IDX		15
#define      MEMIF_SHD_REGS_PA_BUF0_ONE_ADDR_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_PA_BUF0_ADDR_OFFSET		0x0001
#define   MEMIF_SHD_REGS_PA_BUF0_SADDR_IDX		0
#define      MEMIF_SHD_REGS_PA_BUF0_SADDR_MSK		((1<<14)-1)

#define MEMIF_SHD_REGS_PA_BUF1_SETUP_OFFSET		0x0002
#define   MEMIF_SHD_REGS_PA_BUF1_SIZE_IDX		0
#define      MEMIF_SHD_REGS_PA_BUF1_SIZE_MSK		((1<<4)-1)
#define   MEMIF_SHD_REGS_PA_BUF1_WDWW_IDX		4
#define      MEMIF_SHD_REGS_PA_BUF1_WDWW_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF1_RDWW_IDX		6
#define      MEMIF_SHD_REGS_PA_BUF1_RDWW_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF1_WIAP_IDX		8
#define      MEMIF_SHD_REGS_PA_BUF1_WIAP_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF1_RIAP_IDX		10
#define      MEMIF_SHD_REGS_PA_BUF1_RIAP_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF1_BANK_IDX		12
#define      MEMIF_SHD_REGS_PA_BUF1_BANK_MSK		((1<<3)-1)
#define   MEMIF_SHD_REGS_PA_BUF1_ONE_ADDR_IDX		15
#define      MEMIF_SHD_REGS_PA_BUF1_ONE_ADDR_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_PA_BUF1_ADDR_OFFSET		0x0003
#define   MEMIF_SHD_REGS_PA_BUF1_SADDR_IDX		0
#define      MEMIF_SHD_REGS_PA_BUF1_SADDR_MSK		((1<<14)-1)

#define MEMIF_SHD_REGS_PA_BUF2_SETUP_OFFSET		0x0004
#define   MEMIF_SHD_REGS_PA_BUF2_SIZE_IDX		0
#define      MEMIF_SHD_REGS_PA_BUF2_SIZE_MSK		((1<<4)-1)
#define   MEMIF_SHD_REGS_PA_BUF2_WDWW_IDX		4
#define      MEMIF_SHD_REGS_PA_BUF2_WDWW_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF2_RDWW_IDX		6
#define      MEMIF_SHD_REGS_PA_BUF2_RDWW_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF2_WIAP_IDX		8
#define      MEMIF_SHD_REGS_PA_BUF2_WIAP_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF2_RIAP_IDX		10
#define      MEMIF_SHD_REGS_PA_BUF2_RIAP_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF2_BANK_IDX		12
#define      MEMIF_SHD_REGS_PA_BUF2_BANK_MSK		((1<<3)-1)
#define   MEMIF_SHD_REGS_PA_BUF2_ONE_ADDR_IDX		15
#define      MEMIF_SHD_REGS_PA_BUF2_ONE_ADDR_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_PA_BUF2_ADDR_OFFSET		0x0005
#define   MEMIF_SHD_REGS_PA_BUF2_SADDR_IDX		0
#define      MEMIF_SHD_REGS_PA_BUF2_SADDR_MSK		((1<<14)-1)

#define MEMIF_SHD_REGS_PA_BUF3_SETUP_OFFSET		0x0006
#define   MEMIF_SHD_REGS_PA_BUF3_SIZE_IDX		0
#define      MEMIF_SHD_REGS_PA_BUF3_SIZE_MSK		((1<<4)-1)
#define   MEMIF_SHD_REGS_PA_BUF3_WDWW_IDX		4
#define      MEMIF_SHD_REGS_PA_BUF3_WDWW_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF3_RDWW_IDX		6
#define      MEMIF_SHD_REGS_PA_BUF3_RDWW_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF3_WIAP_IDX		8
#define      MEMIF_SHD_REGS_PA_BUF3_WIAP_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF3_RIAP_IDX		10
#define      MEMIF_SHD_REGS_PA_BUF3_RIAP_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF3_BANK_IDX		12
#define      MEMIF_SHD_REGS_PA_BUF3_BANK_MSK		((1<<3)-1)
#define   MEMIF_SHD_REGS_PA_BUF3_ONE_ADDR_IDX		15
#define      MEMIF_SHD_REGS_PA_BUF3_ONE_ADDR_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_PA_BUF3_ADDR_OFFSET		0x0007
#define   MEMIF_SHD_REGS_PA_BUF3_SADDR_IDX		0
#define      MEMIF_SHD_REGS_PA_BUF3_SADDR_MSK		((1<<14)-1)

#define MEMIF_SHD_REGS_PA_BUF4_SETUP_OFFSET		0x0008
#define   MEMIF_SHD_REGS_PA_BUF4_SIZE_IDX		0
#define      MEMIF_SHD_REGS_PA_BUF4_SIZE_MSK		((1<<4)-1)
#define   MEMIF_SHD_REGS_PA_BUF4_WDWW_IDX		4
#define      MEMIF_SHD_REGS_PA_BUF4_WDWW_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF4_RDWW_IDX		6
#define      MEMIF_SHD_REGS_PA_BUF4_RDWW_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF4_WIAP_IDX		8
#define      MEMIF_SHD_REGS_PA_BUF4_WIAP_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF4_RIAP_IDX		10
#define      MEMIF_SHD_REGS_PA_BUF4_RIAP_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF4_BANK_IDX		12
#define      MEMIF_SHD_REGS_PA_BUF4_BANK_MSK		((1<<3)-1)
#define   MEMIF_SHD_REGS_PA_BUF4_ONE_ADDR_IDX		15
#define      MEMIF_SHD_REGS_PA_BUF4_ONE_ADDR_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_PA_BUF4_ADDR_OFFSET		0x0009
#define   MEMIF_SHD_REGS_PA_BUF4_SADDR_IDX		0
#define      MEMIF_SHD_REGS_PA_BUF4_SADDR_MSK		((1<<14)-1)

#define MEMIF_SHD_REGS_PA_BUF5_SETUP_OFFSET		0x000A
#define   MEMIF_SHD_REGS_PA_BUF5_SIZE_IDX		0
#define      MEMIF_SHD_REGS_PA_BUF5_SIZE_MSK		((1<<4)-1)
#define   MEMIF_SHD_REGS_PA_BUF5_WDWW_IDX		4
#define      MEMIF_SHD_REGS_PA_BUF5_WDWW_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF5_RDWW_IDX		6
#define      MEMIF_SHD_REGS_PA_BUF5_RDWW_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF5_WIAP_IDX		8
#define      MEMIF_SHD_REGS_PA_BUF5_WIAP_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF5_RIAP_IDX		10
#define      MEMIF_SHD_REGS_PA_BUF5_RIAP_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF5_BANK_IDX		12
#define      MEMIF_SHD_REGS_PA_BUF5_BANK_MSK		((1<<3)-1)
#define   MEMIF_SHD_REGS_PA_BUF5_ONE_ADDR_IDX		15
#define      MEMIF_SHD_REGS_PA_BUF5_ONE_ADDR_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_PA_BUF5_ADDR_OFFSET		0x000B
#define   MEMIF_SHD_REGS_PA_BUF5_SADDR_IDX		0
#define      MEMIF_SHD_REGS_PA_BUF5_SADDR_MSK		((1<<14)-1)

#define MEMIF_SHD_REGS_PA_BUF6_SETUP_OFFSET		0x000C
#define   MEMIF_SHD_REGS_PA_BUF6_SIZE_IDX		0
#define      MEMIF_SHD_REGS_PA_BUF6_SIZE_MSK		((1<<4)-1)
#define   MEMIF_SHD_REGS_PA_BUF6_WDWW_IDX		4
#define      MEMIF_SHD_REGS_PA_BUF6_WDWW_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF6_RDWW_IDX		6
#define      MEMIF_SHD_REGS_PA_BUF6_RDWW_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF6_WIAP_IDX		8
#define      MEMIF_SHD_REGS_PA_BUF6_WIAP_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF6_RIAP_IDX		10
#define      MEMIF_SHD_REGS_PA_BUF6_RIAP_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF6_BANK_IDX		12
#define      MEMIF_SHD_REGS_PA_BUF6_BANK_MSK		((1<<3)-1)
#define   MEMIF_SHD_REGS_PA_BUF6_ONE_ADDR_IDX		15
#define      MEMIF_SHD_REGS_PA_BUF6_ONE_ADDR_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_PA_BUF6_ADDR_OFFSET		0x000D
#define   MEMIF_SHD_REGS_PA_BUF6_SADDR_IDX		0
#define      MEMIF_SHD_REGS_PA_BUF6_SADDR_MSK		((1<<14)-1)

#define MEMIF_SHD_REGS_PA_BUF7_SETUP_OFFSET		0x000E
#define   MEMIF_SHD_REGS_PA_BUF7_SIZE_IDX		0
#define      MEMIF_SHD_REGS_PA_BUF7_SIZE_MSK		((1<<4)-1)
#define   MEMIF_SHD_REGS_PA_BUF7_WDWW_IDX		4
#define      MEMIF_SHD_REGS_PA_BUF7_WDWW_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF7_RDWW_IDX		6
#define      MEMIF_SHD_REGS_PA_BUF7_RDWW_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF7_WIAP_IDX		8
#define      MEMIF_SHD_REGS_PA_BUF7_WIAP_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF7_RIAP_IDX		10
#define      MEMIF_SHD_REGS_PA_BUF7_RIAP_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF7_BANK_IDX		12
#define      MEMIF_SHD_REGS_PA_BUF7_BANK_MSK		((1<<3)-1)
#define   MEMIF_SHD_REGS_PA_BUF7_ONE_ADDR_IDX		15
#define      MEMIF_SHD_REGS_PA_BUF7_ONE_ADDR_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_PA_BUF7_ADDR_OFFSET		0x000F
#define   MEMIF_SHD_REGS_PA_BUF7_SADDR_IDX		0
#define      MEMIF_SHD_REGS_PA_BUF7_SADDR_MSK		((1<<14)-1)

#define MEMIF_SHD_REGS_PA_BUF8_SETUP_OFFSET		0x0010
#define   MEMIF_SHD_REGS_PA_BUF8_SIZE_IDX		0
#define      MEMIF_SHD_REGS_PA_BUF8_SIZE_MSK		((1<<4)-1)
#define   MEMIF_SHD_REGS_PA_BUF8_WDWW_IDX		4
#define      MEMIF_SHD_REGS_PA_BUF8_WDWW_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF8_RDWW_IDX		6
#define      MEMIF_SHD_REGS_PA_BUF8_RDWW_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF8_WIAP_IDX		8
#define      MEMIF_SHD_REGS_PA_BUF8_WIAP_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF8_RIAP_IDX		10
#define      MEMIF_SHD_REGS_PA_BUF8_RIAP_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF8_BANK_IDX		12
#define      MEMIF_SHD_REGS_PA_BUF8_BANK_MSK		((1<<3)-1)
#define   MEMIF_SHD_REGS_PA_BUF8_ONE_ADDR_IDX		15
#define      MEMIF_SHD_REGS_PA_BUF8_ONE_ADDR_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_PA_BUF8_ADDR_OFFSET		0x0011
#define   MEMIF_SHD_REGS_PA_BUF8_SADDR_IDX		0
#define      MEMIF_SHD_REGS_PA_BUF8_SADDR_MSK		((1<<14)-1)

#define MEMIF_SHD_REGS_PA_BUF9_SETUP_OFFSET		0x0012
#define   MEMIF_SHD_REGS_PA_BUF9_SIZE_IDX		0
#define      MEMIF_SHD_REGS_PA_BUF9_SIZE_MSK		((1<<4)-1)
#define   MEMIF_SHD_REGS_PA_BUF9_WDWW_IDX		4
#define      MEMIF_SHD_REGS_PA_BUF9_WDWW_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF9_RDWW_IDX		6
#define      MEMIF_SHD_REGS_PA_BUF9_RDWW_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF9_WIAP_IDX		8
#define      MEMIF_SHD_REGS_PA_BUF9_WIAP_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF9_RIAP_IDX		10
#define      MEMIF_SHD_REGS_PA_BUF9_RIAP_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PA_BUF9_BANK_IDX		12
#define      MEMIF_SHD_REGS_PA_BUF9_BANK_MSK		((1<<3)-1)
#define   MEMIF_SHD_REGS_PA_BUF9_ONE_ADDR_IDX		15
#define      MEMIF_SHD_REGS_PA_BUF9_ONE_ADDR_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_PA_BUF9_ADDR_OFFSET		0x0013
#define   MEMIF_SHD_REGS_PA_BUF9_SADDR_IDX		0
#define      MEMIF_SHD_REGS_PA_BUF9_SADDR_MSK		((1<<14)-1)

#define MEMIF_SHD_REGS_SDRAM_ARB_G0_S0_S1_OFFSET		0x0020
#define   MEMIF_SHD_REGS_SDRAM_G0_S0_CFG_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_G0_S0_CFG_MSK		((1<<6)-1)
#define   MEMIF_SHD_REGS_SDRAM_G0_S1_CFG_IDX		8
#define      MEMIF_SHD_REGS_SDRAM_G0_S1_CFG_MSK		((1<<6)-1)

#define MEMIF_SHD_REGS_SDRAM_ARB_G0_S2_S3_OFFSET		0x0021
#define   MEMIF_SHD_REGS_SDRAM_G0_S2_CFG_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_G0_S2_CFG_MSK		((1<<6)-1)
#define   MEMIF_SHD_REGS_SDRAM_G0_S3_CFG_IDX		8
#define      MEMIF_SHD_REGS_SDRAM_G0_S3_CFG_MSK		((1<<6)-1)

#define MEMIF_SHD_REGS_SDRAM_ARB_G1_S0_S1_OFFSET		0x0022
#define   MEMIF_SHD_REGS_SDRAM_G1_S0_CFG_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_G1_S0_CFG_MSK		((1<<6)-1)
#define   MEMIF_SHD_REGS_SDRAM_G1_S1_CFG_IDX		8
#define      MEMIF_SHD_REGS_SDRAM_G1_S1_CFG_MSK		((1<<6)-1)

#define MEMIF_SHD_REGS_SDRAM_ARB_G1_S2_S3_OFFSET		0x0023
#define   MEMIF_SHD_REGS_SDRAM_G1_S2_CFG_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_G1_S2_CFG_MSK		((1<<6)-1)
#define   MEMIF_SHD_REGS_SDRAM_G1_S3_CFG_IDX		8
#define      MEMIF_SHD_REGS_SDRAM_G1_S3_CFG_MSK		((1<<6)-1)

#define MEMIF_SHD_REGS_SDRAM_ARB_G2_S0_S1_OFFSET		0x0024
#define   MEMIF_SHD_REGS_SDRAM_G2_S0_CFG_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_G2_S0_CFG_MSK		((1<<6)-1)
#define   MEMIF_SHD_REGS_SDRAM_G2_S1_CFG_IDX		8
#define      MEMIF_SHD_REGS_SDRAM_G2_S1_CFG_MSK		((1<<6)-1)

#define MEMIF_SHD_REGS_SDRAM_ARB_G2_S2_S3_OFFSET		0x0025
#define   MEMIF_SHD_REGS_SDRAM_G2_S2_CFG_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_G2_S2_CFG_MSK		((1<<6)-1)
#define   MEMIF_SHD_REGS_SDRAM_G2_S3_CFG_IDX		8
#define      MEMIF_SHD_REGS_SDRAM_G2_S3_CFG_MSK		((1<<6)-1)

#define MEMIF_SHD_REGS_SDRAM_ARB_G3_S0_S1_OFFSET		0x0026
#define   MEMIF_SHD_REGS_SDRAM_G3_S0_CFG_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_G3_S0_CFG_MSK		((1<<6)-1)
#define   MEMIF_SHD_REGS_SDRAM_G3_S1_CFG_IDX		8
#define      MEMIF_SHD_REGS_SDRAM_G3_S1_CFG_MSK		((1<<6)-1)

#define MEMIF_SHD_REGS_SDRAM_ARB_G3_S2_S3_OFFSET		0x0027
#define   MEMIF_SHD_REGS_SDRAM_G3_S2_CFG_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_G3_S2_CFG_MSK		((1<<6)-1)
#define   MEMIF_SHD_REGS_SDRAM_G3_S3_CFG_IDX		8
#define      MEMIF_SHD_REGS_SDRAM_G3_S3_CFG_MSK		((1<<6)-1)

#define MEMIF_SHD_REGS_SDRAM_ARB_G4_S0_S1_OFFSET		0x0028
#define   MEMIF_SHD_REGS_SDRAM_G4_S0_CFG_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_G4_S0_CFG_MSK		((1<<6)-1)
#define   MEMIF_SHD_REGS_SDRAM_G4_S1_CFG_IDX		8
#define      MEMIF_SHD_REGS_SDRAM_G4_S1_CFG_MSK		((1<<6)-1)

#define MEMIF_SHD_REGS_SDRAM_ARB_G4_S2_S3_OFFSET		0x0029
#define   MEMIF_SHD_REGS_SDRAM_G4_S2_CFG_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_G4_S2_CFG_MSK		((1<<6)-1)
#define   MEMIF_SHD_REGS_SDRAM_G4_S3_CFG_IDX		8
#define      MEMIF_SHD_REGS_SDRAM_G4_S3_CFG_MSK		((1<<6)-1)

#define MEMIF_SHD_REGS_SDRAM_ARB_G5_S0_S1_OFFSET		0x002A
#define   MEMIF_SHD_REGS_SDRAM_G5_S0_CFG_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_G5_S0_CFG_MSK		((1<<6)-1)
#define   MEMIF_SHD_REGS_SDRAM_G5_S1_CFG_IDX		8
#define      MEMIF_SHD_REGS_SDRAM_G5_S1_CFG_MSK		((1<<6)-1)

#define MEMIF_SHD_REGS_SDRAM_ARB_G5_S2_S3_OFFSET		0x002B
#define   MEMIF_SHD_REGS_SDRAM_G5_S2_CFG_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_G5_S2_CFG_MSK		((1<<6)-1)
#define   MEMIF_SHD_REGS_SDRAM_G5_S3_CFG_IDX		8
#define      MEMIF_SHD_REGS_SDRAM_G5_S3_CFG_MSK		((1<<6)-1)

#define MEMIF_SHD_REGS_SDRAM_ARB_G6_S0_S1_OFFSET		0x002C
#define   MEMIF_SHD_REGS_SDRAM_G6_S0_CFG_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_G6_S0_CFG_MSK		((1<<6)-1)
#define   MEMIF_SHD_REGS_SDRAM_G6_S1_CFG_IDX		8
#define      MEMIF_SHD_REGS_SDRAM_G6_S1_CFG_MSK		((1<<6)-1)

#define MEMIF_SHD_REGS_SDRAM_ARB_G6_S2_S3_OFFSET		0x002D
#define   MEMIF_SHD_REGS_SDRAM_G6_S2_CFG_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_G6_S2_CFG_MSK		((1<<6)-1)
#define   MEMIF_SHD_REGS_SDRAM_G6_S3_CFG_IDX		8
#define      MEMIF_SHD_REGS_SDRAM_G6_S3_CFG_MSK		((1<<6)-1)

#define MEMIF_SHD_REGS_SDRAM_ARB_G7_S0_S1_OFFSET		0x002E
#define   MEMIF_SHD_REGS_SDRAM_G7_S0_CFG_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_G7_S0_CFG_MSK		((1<<6)-1)
#define   MEMIF_SHD_REGS_SDRAM_G7_S1_CFG_IDX		8
#define      MEMIF_SHD_REGS_SDRAM_G7_S1_CFG_MSK		((1<<6)-1)

#define MEMIF_SHD_REGS_SDRAM_ARB_G7_S2_S3_OFFSET		0x002F
#define   MEMIF_SHD_REGS_SDRAM_G7_S2_CFG_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_G7_S2_CFG_MSK		((1<<6)-1)
#define   MEMIF_SHD_REGS_SDRAM_G7_S3_CFG_IDX		8
#define      MEMIF_SHD_REGS_SDRAM_G7_S3_CFG_MSK		((1<<6)-1)

#define MEMIF_SHD_REGS_SDRAM_VALID_GROUPS_OFFSET		0x0030
#define   MEMIF_SHD_REGS_SDRAM_VALID_GROUPS_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_VALID_GROUPS_MSK		((1<<8)-1)

#define MEMIF_SHD_REGS_SRAM_ARB_S0_S1_OFFSET		0x0040
#define   MEMIF_SHD_REGS_SRAM_S0_CFG_IDX		0
#define      MEMIF_SHD_REGS_SRAM_S0_CFG_MSK		((1<<7)-1)
#define   MEMIF_SHD_REGS_SRAM_S1_CFG_IDX		8
#define      MEMIF_SHD_REGS_SRAM_S1_CFG_MSK		((1<<7)-1)

#define MEMIF_SHD_REGS_SRAM_ARB_S2_S3_OFFSET		0x0041
#define   MEMIF_SHD_REGS_SRAM_S2_CFG_IDX		0
#define      MEMIF_SHD_REGS_SRAM_S2_CFG_MSK		((1<<7)-1)
#define   MEMIF_SHD_REGS_SRAM_S3_CFG_IDX		8
#define      MEMIF_SHD_REGS_SRAM_S3_CFG_MSK		((1<<7)-1)

#define MEMIF_SHD_REGS_SRAM_ARB_S4_S5_OFFSET		0x0042
#define   MEMIF_SHD_REGS_SRAM_S4_CFG_IDX		0
#define      MEMIF_SHD_REGS_SRAM_S4_CFG_MSK		((1<<7)-1)
#define   MEMIF_SHD_REGS_SRAM_S5_CFG_IDX		8
#define      MEMIF_SHD_REGS_SRAM_S5_CFG_MSK		((1<<7)-1)

#define MEMIF_SHD_REGS_SRAM_VALID_SLOTS_OFFSET		0x0043
#define   MEMIF_SHD_REGS_SRAM_VALID_SLOTS_IDX		0
#define      MEMIF_SHD_REGS_SRAM_VALID_SLOTS_MSK		((1<<6)-1)

#define MEMIF_SHD_REGS_ARB_UPDATE_OFFSET		0x004F
#define   MEMIF_SHD_REGS_SDRAM_ARB_UPDATE_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_ARB_UPDATE_MSK		((1<<1)-1)
#define   MEMIF_SHD_REGS_SRAM_ARB_UPDATE_IDX		1
#define      MEMIF_SHD_REGS_SRAM_ARB_UPDATE_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_SDRAM_SETUP_OFFSET		0x0050
#define   MEMIF_SHD_REGS_SDRAM_SIZE_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_SIZE_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_SDRAM_BANKS_IDX		2
#define      MEMIF_SHD_REGS_SDRAM_BANKS_MSK		((1<<1)-1)
#define   MEMIF_SHD_REGS_SDRAM_RW_GAP_IDX		3
#define      MEMIF_SHD_REGS_SDRAM_RW_GAP_MSK		((1<<4)-1)
#define   MEMIF_SHD_REGS_SDRAM_WR_GAP_IDX		7
#define      MEMIF_SHD_REGS_SDRAM_WR_GAP_MSK		((1<<4)-1)
#define   MEMIF_SHD_REGS_SDRAM_CAS_LATENCY_IDX		11
#define      MEMIF_SHD_REGS_SDRAM_CAS_LATENCY_MSK		((1<<3)-1)

#define MEMIF_SHD_REGS_SDRAM_REFRESH_OFFSET		0x0051
#define   MEMIF_SHD_REGS_SDRAM_REFRESH_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_REFRESH_MSK		((1<<16)-1)

#define MEMIF_SHD_REGS_SDRAM_MRS_OFFSET		0x0052
#define   MEMIF_SHD_REGS_SDRAM_MRS_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_MRS_MSK		((1<<14)-1)

#define MEMIF_SHD_REGS_SDRAM_EMRS_OFFSET		0x0053
#define   MEMIF_SHD_REGS_SDRAM_EMRS_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_EMRS_MSK		((1<<14)-1)

#define MEMIF_SHD_REGS_SDRAM_EMRS2_OFFSET		0x0054
#define   MEMIF_SHD_REGS_SDRAM_EMRS2_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_EMRS2_MSK		((1<<14)-1)

#define MEMIF_SHD_REGS_SDRAM_EMRS3_OFFSET		0x0055
#define   MEMIF_SHD_REGS_SDRAM_EMRS3_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_EMRS3_MSK		((1<<14)-1)

#define MEMIF_SHD_REGS_SDRAM_ODT_SETUP_OFFSET		0x0056
#define   MEMIF_SHD_REGS_SDRAM_ODT_ENABLE_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_ODT_ENABLE_MSK		((1<<1)-1)
#define   MEMIF_SHD_REGS_SDRAM_ODT_ON_DELAY_IDX		1
#define      MEMIF_SHD_REGS_SDRAM_ODT_ON_DELAY_MSK		((1<<3)-1)
#define   MEMIF_SHD_REGS_SDRAM_ODT_ON_DURATION_IDX		4
#define      MEMIF_SHD_REGS_SDRAM_ODT_ON_DURATION_MSK		((1<<3)-1)

#define MEMIF_SHD_REGS_SDRAM_CFG_DONE_OFFSET		0x0057
#define   MEMIF_SHD_REGS_SDRAM_CFG_DONE_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_CFG_DONE_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_SDRAM_AXI_CONFIG_OFFSET		0x0058
#define   MEMIF_SHD_REGS_SDRAM_AXI_RBC_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_AXI_RBC_MSK		((1<<1)-1)
#define   MEMIF_SHD_REGS_SDRAM_AXI_SIZE_IDX		1
#define      MEMIF_SHD_REGS_SDRAM_AXI_SIZE_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_SDRAM_AXI_BANKS_IDX		3
#define      MEMIF_SHD_REGS_SDRAM_AXI_BANKS_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_SDRAM_DEBUG_OFFSET		0x0059
#define   MEMIF_SHD_REGS_SDRAM_DLL_CALIB_DISABLE_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_DLL_CALIB_DISABLE_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_SDRAM_STATUS_OFFSET		0x005A
#define   MEMIF_SHD_REGS_SDRAM_FSM_STATUS_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_FSM_STATUS_MSK		((1<<9)-1)

#define MEMIF_SHD_REGS_SDRAM_TIMING_OFFSET		0x005B
#define   MEMIF_SHD_REGS_SDRAM_T_RFC_MIN_IDX		0
#define      MEMIF_SHD_REGS_SDRAM_T_RFC_MIN_MSK		((1<<7)-1)

#define MEMIF_SHD_REGS_PHY_TEST_OFFSET		0x0060
#define   MEMIF_SHD_REGS_PHY_LOOPBACK_IDX		0
#define      MEMIF_SHD_REGS_PHY_LOOPBACK_MSK		((1<<1)-1)
#define   MEMIF_SHD_REGS_PHY_TEST_ENABLE_IDX		1
#define      MEMIF_SHD_REGS_PHY_TEST_ENABLE_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_PHY_CONFIG_OFFSET		0x0061
#define   MEMIF_SHD_REGS_PHY_FIRST_RD_IDX		0
#define      MEMIF_SHD_REGS_PHY_FIRST_RD_MSK		((1<<4)-1)
#define   MEMIF_SHD_REGS_PHY_FIRST_WR_IDX		4
#define      MEMIF_SHD_REGS_PHY_FIRST_WR_MSK		((1<<4)-1)
#define   MEMIF_SHD_REGS_PHY_BL_IDX		8
#define      MEMIF_SHD_REGS_PHY_BL_MSK		((1<<3)-1)
#define   MEMIF_SHD_REGS_PHY_RDC_WE_TO_RE_DELAY_IDX		11
#define      MEMIF_SHD_REGS_PHY_RDC_WE_TO_RE_DELAY_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PHY_USE_FIXED_RE_IDX		13
#define      MEMIF_SHD_REGS_PHY_USE_FIXED_RE_MSK		((1<<1)-1)
#define   MEMIF_SHD_REGS_PHY_DIS_CALIB_RST_IDX		14
#define      MEMIF_SHD_REGS_PHY_DIS_CALIB_RST_MSK		((1<<1)-1)
#define   MEMIF_SHD_REGS_PHY_RDC_FIFO_RST_ERR_CNT_CLR_IDX		15
#define      MEMIF_SHD_REGS_PHY_RDC_FIFO_RST_ERR_CNT_CLR_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_PHY_LOCAL_ODT_CONFIG_OFFSET		0x0062
#define   MEMIF_SHD_REGS_PHY_RD_LOCAL_ODT_IDX		0
#define      MEMIF_SHD_REGS_PHY_RD_LOCAL_ODT_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PHY_WR_LOCAL_ODT_IDX		2
#define      MEMIF_SHD_REGS_PHY_WR_LOCAL_ODT_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PHY_IDLE_LOCAL_ODT_IDX		4
#define      MEMIF_SHD_REGS_PHY_IDLE_LOCAL_ODT_MSK		((1<<2)-1)

#define MEMIF_SHD_REGS_PHY_RDC_FIFO_RST_ERR_CNT_OFFSET		0x0063
#define   MEMIF_SHD_REGS_PHY_RDC_FIFO_RST_ERR_CNT_IDX		0
#define      MEMIF_SHD_REGS_PHY_RDC_FIFO_RST_ERR_CNT_MSK		((1<<4)-1)

#define MEMIF_SHD_REGS_PHY_WR_SLAVE_OFFSET		0x0064
#define   MEMIF_SHD_REGS_PHY_WR_SLAVE_RATIO0_IDX		0
#define      MEMIF_SHD_REGS_PHY_WR_SLAVE_RATIO0_MSK		((1<<8)-1)
#define   MEMIF_SHD_REGS_PHY_WR_SLAVE_RATIO1_IDX		8
#define      MEMIF_SHD_REGS_PHY_WR_SLAVE_RATIO1_MSK		((1<<8)-1)

#define MEMIF_SHD_REGS_PHY_RD_SLAVE_OFFSET		0x0065
#define   MEMIF_SHD_REGS_PHY_RD_SLAVE_RATIO0_IDX		0
#define      MEMIF_SHD_REGS_PHY_RD_SLAVE_RATIO0_MSK		((1<<8)-1)
#define   MEMIF_SHD_REGS_PHY_RD_SLAVE_RATIO1_IDX		8
#define      MEMIF_SHD_REGS_PHY_RD_SLAVE_RATIO1_MSK		((1<<8)-1)

#define MEMIF_SHD_REGS_PHY_DEBUG_WR_DLL0_OFFSET		0x0066
#define   MEMIF_SHD_REGS_PHY_DEBUG_WL_DLL_VALUE0_IDX		0
#define      MEMIF_SHD_REGS_PHY_DEBUG_WL_DLL_VALUE0_MSK		((1<<9)-1)
#define   MEMIF_SHD_REGS_PHY_DEBUG_WL_DLL_FORCE0_IDX		9
#define      MEMIF_SHD_REGS_PHY_DEBUG_WL_DLL_FORCE0_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_PHY_DEBUG_RC_DLL0_OFFSET		0x0068
#define   MEMIF_SHD_REGS_PHY_DEBUG_RC_DLL_VALUE0_IDX		0
#define      MEMIF_SHD_REGS_PHY_DEBUG_RC_DLL_VALUE0_MSK		((1<<9)-1)
#define   MEMIF_SHD_REGS_PHY_DEBUG_RC_DLL_FORCE0_IDX		9
#define      MEMIF_SHD_REGS_PHY_DEBUG_RC_DLL_FORCE0_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_PHY_DEBUG_RC_DLL1_OFFSET		0x0069
#define   MEMIF_SHD_REGS_PHY_DEBUG_RC_DLL_VALUE1_IDX		0
#define      MEMIF_SHD_REGS_PHY_DEBUG_RC_DLL_VALUE1_MSK		((1<<9)-1)
#define   MEMIF_SHD_REGS_PHY_DEBUG_RC_DLL_FORCE1_IDX		9
#define      MEMIF_SHD_REGS_PHY_DEBUG_RC_DLL_FORCE1_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_PHY_IO_CELL_CONFIG_OFFSET		0x006A
#define   MEMIF_SHD_REGS_PHY_IO_CELL_CONFIG_IDX		0
#define      MEMIF_SHD_REGS_PHY_IO_CELL_CONFIG_MSK		((1<<16)-1)

#define MEMIF_SHD_REGS_PHY_DEBUG_STATUS_BC_OFFSET		0x0070
#define   MEMIF_SHD_REGS_PHY_DEBUG_STATUS_BC_DQ_OE0_IDX		0
#define      MEMIF_SHD_REGS_PHY_DEBUG_STATUS_BC_DQ_OE0_MSK		((1<<1)-1)
#define   MEMIF_SHD_REGS_PHY_DEBUG_STATUS_BC_DQS_OE0_IDX		1
#define      MEMIF_SHD_REGS_PHY_DEBUG_STATUS_BC_DQS_OE0_MSK		((1<<1)-1)
#define   MEMIF_SHD_REGS_PHY_DEBUG_STATUS_BC_FIFO_WE0_IDX		2
#define      MEMIF_SHD_REGS_PHY_DEBUG_STATUS_BC_FIFO_WE0_MSK		((1<<1)-1)
#define   MEMIF_SHD_REGS_PHY_DEBUG_STATUS_BC_FIFO_RE0_IDX		3
#define      MEMIF_SHD_REGS_PHY_DEBUG_STATUS_BC_FIFO_RE0_MSK		((1<<1)-1)
#define   MEMIF_SHD_REGS_PHY_DEBUG_STATUS_BC_DQ_OE1_IDX		4
#define      MEMIF_SHD_REGS_PHY_DEBUG_STATUS_BC_DQ_OE1_MSK		((1<<1)-1)
#define   MEMIF_SHD_REGS_PHY_DEBUG_STATUS_BC_DQS_OE1_IDX		5
#define      MEMIF_SHD_REGS_PHY_DEBUG_STATUS_BC_DQS_OE1_MSK		((1<<1)-1)
#define   MEMIF_SHD_REGS_PHY_DEBUG_STATUS_BC_FIFO_WE1_IDX		6
#define      MEMIF_SHD_REGS_PHY_DEBUG_STATUS_BC_FIFO_WE1_MSK		((1<<1)-1)
#define   MEMIF_SHD_REGS_PHY_DEBUG_STATUS_BC_FIFO_RE1_IDX		7
#define      MEMIF_SHD_REGS_PHY_DEBUG_STATUS_BC_FIFO_RE1_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_PHY_DEBUG_STATUS_RC_DLL_0_OFFSET		0x0071
#define   MEMIF_SHD_REGS_PHY_DEBUG_STATUS_RC_DLL_SLAVE_VALUE0_IDX		0
#define      MEMIF_SHD_REGS_PHY_DEBUG_STATUS_RC_DLL_SLAVE_VALUE0_MSK		((1<<9)-1)

#define MEMIF_SHD_REGS_PHY_DEBUG_STATUS_RC_DLL_1_OFFSET		0x0072
#define   MEMIF_SHD_REGS_PHY_DEBUG_STATUS_RC_DLL_SLAVE_VALUE1_IDX		0
#define      MEMIF_SHD_REGS_PHY_DEBUG_STATUS_RC_DLL_SLAVE_VALUE1_MSK		((1<<9)-1)

#define MEMIF_SHD_REGS_PHY_DEBUG_STATUS_WR_DLL_OFFSET		0x0073
#define   MEMIF_SHD_REGS_PHY_DEBUG_WR_SLAVE_DLL_VALUE_IDX		0
#define      MEMIF_SHD_REGS_PHY_DEBUG_WR_SLAVE_DLL_VALUE_MSK		((1<<9)-1)

#define MEMIF_SHD_REGS_PHY_DEBUG_STATUS_MASTER_DLL_0_OFFSET		0x0074
#define   MEMIF_SHD_REGS_PHY_DEBUG_STATUS_MASTER_DLL_0_SLAVE_VALUE_IDX		0
#define      MEMIF_SHD_REGS_PHY_DEBUG_STATUS_MASTER_DLL_0_SLAVE_VALUE_MSK		((1<<9)-1)
#define   MEMIF_SHD_REGS_PHY_DEBUG_STATUS_MASTER_DLL_0_LOCK_IDX		9
#define      MEMIF_SHD_REGS_PHY_DEBUG_STATUS_MASTER_DLL_0_LOCK_MSK		((1<<1)-1)

#define MEMIF_SHD_REGS_PHY_DEBUG_STATUS_OF_IN_DELAY_0_OFFSET		0x0075
#define   MEMIF_SHD_REGS_PHY_DEBUG_STATUS_OF_IN_LOCK_STATE_0_IDX		0
#define      MEMIF_SHD_REGS_PHY_DEBUG_STATUS_OF_IN_LOCK_STATE_0_MSK		((1<<2)-1)
#define   MEMIF_SHD_REGS_PHY_DEBUG_STATUS_OF_IN_DELAY_VALUE_0_IDX		2
#define      MEMIF_SHD_REGS_PHY_DEBUG_STATUS_OF_IN_DELAY_VALUE_0_MSK		((1<<9)-1)

#define MEMIF_SHD_REGS_PHY_DEBUG_STATUS_OF_OUT_DELAY_0_OFFSET		0x0076
#define   MEMIF_SHD_REGS_PHY_DEBUG_STATUS_OF_OUT_DELAY_VALUE_0_IDX		0
#define      MEMIF_SHD_REGS_PHY_DEBUG_STATUS_OF_OUT_DELAY_VALUE_0_MSK		((1<<9)-1)

#define MEMIF_SHD_REGS_PA_FIFO_STATUS_LWR_OFFSET		0x0080
#define   MEMIF_SHD_REGS_PA_FIFO_STATUS_LWR_IDX		0
#define      MEMIF_SHD_REGS_PA_FIFO_STATUS_LWR_MSK		((1<<10)-1)

#define MEMIF_SHD_REGS_PA_FIFO_STATUS_UPR_OFFSET		0x0081
#define   MEMIF_SHD_REGS_PA_FIFO_STATUS_UPR_IDX		0
#define      MEMIF_SHD_REGS_PA_FIFO_STATUS_UPR_MSK		((1<<10)-1)

#define MEMIF_SHD_REGS_PA_ADDR_ERROR_LWR_OFFSET		0x0082
#define   MEMIF_SHD_REGS_PA_ADDR_ERROR_LWR_IDX		0
#define      MEMIF_SHD_REGS_PA_ADDR_ERROR_LWR_MSK		((1<<10)-1)

#define MEMIF_SHD_REGS_PA_ADDR_ERROR_UPR_OFFSET		0x0083
#define   MEMIF_SHD_REGS_PA_ADDR_ERROR_UPR_IDX		0
#define      MEMIF_SHD_REGS_PA_ADDR_ERROR_UPR_MSK		((1<<10)-1)

#define MEMIF_SHD_REGS_PA_ADDR_ERROR_MASK_LWR_OFFSET		0x0084
#define   MEMIF_SHD_REGS_PA_ADDR_ERROR_MASK_LWR_IDX		0
#define      MEMIF_SHD_REGS_PA_ADDR_ERROR_MASK_LWR_MSK		((1<<10)-1)

#define MEMIF_SHD_REGS_PA_ADDR_ERROR_MASK_UPR_OFFSET		0x0085
#define   MEMIF_SHD_REGS_PA_ADDR_ERROR_MASK_UPR_IDX		0
#define      MEMIF_SHD_REGS_PA_ADDR_ERROR_MASK_UPR_MSK		((1<<10)-1)

#endif /* __MEM_SHD_H__ */
