{
  "module_name": "cache.json",
  "hash_id": "da2af9066865014dcd851c0b1e8b96bd9401610821c560b15a7d821439d1a6cd",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/goldmont/cache.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Requests rejected by the L2Q\",\n        \"EventCode\": \"0x31\",\n        \"EventName\": \"CORE_REJECT_L2Q.ALL\",\n        \"PublicDescription\": \"Counts the number of demand and L1 prefetcher requests rejected by the L2Q due to a full or nearly full condition which likely indicates back pressure from L2Q. It also counts requests that would have gone directly to the XQ, but are rejected due to a full or nearly full condition, indicating back pressure from the IDI link. The L2Q may also reject transactions from a core to ensure fairness between cores, or to delay a core's dirty eviction when the address conflicts with incoming external snoops.\",\n        \"SampleAfterValue\": \"200003\"\n    },\n    {\n        \"BriefDescription\": \"L1 Cache evictions for dirty data\",\n        \"EventCode\": \"0x51\",\n        \"EventName\": \"DL1.DIRTY_EVICTION\",\n        \"PublicDescription\": \"Counts when a modified (dirty) cache line is evicted from the data L1 cache and needs to be written back to memory.  No count will occur if the evicted line is clean, and hence does not require a writeback.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles code-fetch stalled due to an outstanding ICache miss.\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"FETCH_STALL.ICACHE_FILL_PENDING_CYCLES\",\n        \"PublicDescription\": \"Counts cycles that fetch is stalled due to an outstanding ICache miss. That is, the decoder queue is able to accept bytes, but the fetch unit is unable to provide bytes due to an ICache miss.  Note: this event is not the same as the total number of cycles spent retrieving instruction cache lines from the memory hierarchy.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Requests rejected by the XQ\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"L2_REJECT_XQ.ALL\",\n        \"PublicDescription\": \"Counts the number of demand and prefetch transactions that the L2 XQ rejects due to a full or near full condition which likely indicates back pressure from the intra-die interconnect (IDI) fabric. The XQ may reject transactions from the L2Q (non-cacheable requests), L2 misses and L2 write-back victims.\",\n        \"SampleAfterValue\": \"200003\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache request misses\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"LONGEST_LAT_CACHE.MISS\",\n        \"PublicDescription\": \"Counts memory requests originating from the core that miss in the L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache requests\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"LONGEST_LAT_CACHE.REFERENCE\",\n        \"PublicDescription\": \"Counts memory requests originating from the core that reference a cache line in the L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x4f\"\n    },\n    {\n        \"BriefDescription\": \"Loads retired that came from DRAM (Precise event capable)\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.DRAM_HIT\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts memory load uops retired where the data is retrieved from DRAM.  Event is counted at retirement, so the speculative loads are ignored.  A memory load can hit (or miss) the L1 cache, hit (or miss) the L2 cache, hit DRAM, hit in the WCB or receive a HITM response.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"Memory uop retired where cross core or cross module HITM occurred (Precise event capable)\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.HITM\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts load uops retired where the cache line containing the data was in the modified state of another core or modules cache (HITM).  More specifically, this means that when the load address was checked by other caching agents (typically another processor) in the system, one of those caching agents indicated that they had a dirty copy of the data.  Loads that obtain a HITM response incur greater latency than most is typical for a load.  In addition, since HITM indicates that some other processor had this data in its cache, it implies that the data was shared between processors, or potentially was a lock or semaphore value.  This event is useful for locating sharing, false sharing, and contended locks.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Load uops retired that hit L1 data cache (Precise event capable)\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L1_HIT\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts load uops retired that hit the L1 data cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Load uops retired that missed L1 data cache (Precise event capable)\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L1_MISS\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts load uops retired that miss the L1 data cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Load uops retired that hit L2 (Precise event capable)\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L2_HIT\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts load uops retired that hit in the L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Load uops retired that missed L2 (Precise event capable)\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L2_MISS\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts load uops retired that miss in the L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Loads retired that hit WCB (Precise event capable)\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.WCB_HIT\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts memory load uops retired where the data is retrieved from the WCB (or fill buffer), indicating that the load found its data while that data was in the process of being brought into the L1 cache.  Typically a load will receive this indication when some other load or prefetch missed the L1 cache and was in the process of retrieving the cache line containing the data, but that process had not yet finished (and written the data back to the cache). For example, consider load X and Y, both referencing the same cache line that is not in the L1 cache.  If load X misses cache first, it obtains and WCB (or fill buffer) and begins the process of requesting the data.  When load Y requests the data, it will either hit the WCB, or the L1 cache, depending on exactly what time the request to Y occurs.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Memory uops retired (Precise event capable)\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.ALL\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts the number of memory uops retired that is either a loads or a store or both.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x83\"\n    },\n    {\n        \"BriefDescription\": \"Load uops retired (Precise event capable)\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.ALL_LOADS\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts the number of load uops retired.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x81\"\n    },\n    {\n        \"BriefDescription\": \"Store uops retired (Precise event capable)\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.ALL_STORES\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts the number of store uops retired.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x82\"\n    },\n    {\n        \"BriefDescription\": \"Locked load uops retired (Precise event capable)\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOCK_LOADS\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts locked memory uops retired.  This includes regular locks and bus locks. (To specifically count bus locks only, see the Offcore response event.)  A locked access is one with a lock prefix, or an exchange to memory.  See the SDM for a complete description of which memory load accesses are locks.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x21\"\n    },\n    {\n        \"BriefDescription\": \"Memory uops retired that split a cache-line (Precise event capable)\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.SPLIT\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts memory uops retired where the data requested spans a 64 byte cache line boundary.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x43\"\n    },\n    {\n        \"BriefDescription\": \"Load uops retired that split a cache-line (Precise event capable)\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.SPLIT_LOADS\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts load uops retired where the data requested spans a 64 byte cache line boundary.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"Stores uops retired that split a cache-line (Precise event capable)\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.SPLIT_STORES\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts store uops retired where the data requested spans a 64 byte cache line boundary.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x42\"\n    },\n    {\n        \"BriefDescription\": \"Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data reads (demand & prefetch) that hit the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA_RD.L2_HIT\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0000043091\",\n        \"PublicDescription\": \"Counts data reads (demand & prefetch) that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data reads (demand & prefetch) that miss the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA_RD.L2_MISS.ANY\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3600003091\",\n        \"PublicDescription\": \"Counts data reads (demand & prefetch) that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data reads (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA_RD.L2_MISS.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1000003091\",\n        \"PublicDescription\": \"Counts data reads (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data reads (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA_RD.L2_MISS.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0400003091\",\n        \"PublicDescription\": \"Counts data reads (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data reads (demand & prefetch) that true miss for the L2 cache with a snoop miss in the other processor module.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_DATA_RD.L2_MISS.SNOOP_MISS_OR_NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0200003091\",\n        \"PublicDescription\": \"Counts data reads (demand & prefetch) that true miss for the L2 cache with a snoop miss in the other processor module.  Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data reads generated by L1 or L2 prefetchers that hit the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_PF_DATA_RD.L2_HIT\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0000043010\",\n        \"PublicDescription\": \"Counts data reads generated by L1 or L2 prefetchers that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data reads generated by L1 or L2 prefetchers that miss the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_PF_DATA_RD.L2_MISS.ANY\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3600003010\",\n        \"PublicDescription\": \"Counts data reads generated by L1 or L2 prefetchers that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data reads generated by L1 or L2 prefetchers that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_PF_DATA_RD.L2_MISS.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1000003010\",\n        \"PublicDescription\": \"Counts data reads generated by L1 or L2 prefetchers that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data reads generated by L1 or L2 prefetchers that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_PF_DATA_RD.L2_MISS.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0400003010\",\n        \"PublicDescription\": \"Counts data reads generated by L1 or L2 prefetchers that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data reads generated by L1 or L2 prefetchers that true miss for the L2 cache with a snoop miss in the other processor module.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_PF_DATA_RD.L2_MISS.SNOOP_MISS_OR_NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0200003010\",\n        \"PublicDescription\": \"Counts data reads generated by L1 or L2 prefetchers that true miss for the L2 cache with a snoop miss in the other processor module.  Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) that hit the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_READ.L2_HIT\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x00000432b7\",\n        \"PublicDescription\": \"Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) that miss the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_READ.L2_MISS.ANY\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x36000032b7\",\n        \"PublicDescription\": \"Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_READ.L2_MISS.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10000032b7\",\n        \"PublicDescription\": \"Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_READ.L2_MISS.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x04000032b7\",\n        \"PublicDescription\": \"Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) that true miss for the L2 cache with a snoop miss in the other processor module.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_READ.L2_MISS.SNOOP_MISS_OR_NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x02000032b7\",\n        \"PublicDescription\": \"Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) that true miss for the L2 cache with a snoop miss in the other processor module.  Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts requests to the uncore subsystem that have any transaction responses from the uncore subsystem.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0000018000\",\n        \"PublicDescription\": \"Counts requests to the uncore subsystem that have any transaction responses from the uncore subsystem. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts requests to the uncore subsystem that hit the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.L2_HIT\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0000048000\",\n        \"PublicDescription\": \"Counts requests to the uncore subsystem that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts requests to the uncore subsystem that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.L2_MISS.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1000008000\",\n        \"PublicDescription\": \"Counts requests to the uncore subsystem that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts requests to the uncore subsystem that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.L2_MISS.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0400008000\",\n        \"PublicDescription\": \"Counts requests to the uncore subsystem that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts requests to the uncore subsystem that true miss for the L2 cache with a snoop miss in the other processor module.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.L2_MISS.SNOOP_MISS_OR_NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0200008000\",\n        \"PublicDescription\": \"Counts requests to the uncore subsystem that true miss for the L2 cache with a snoop miss in the other processor module.  Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts reads for ownership (RFO) requests (demand & prefetch) that hit the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.L2_HIT\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0000040022\",\n        \"PublicDescription\": \"Counts reads for ownership (RFO) requests (demand & prefetch) that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts reads for ownership (RFO) requests (demand & prefetch) that miss the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.L2_MISS.ANY\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3600000022\",\n        \"PublicDescription\": \"Counts reads for ownership (RFO) requests (demand & prefetch) that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts reads for ownership (RFO) requests (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.L2_MISS.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1000000022\",\n        \"PublicDescription\": \"Counts reads for ownership (RFO) requests (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts reads for ownership (RFO) requests (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.L2_MISS.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0400000022\",\n        \"PublicDescription\": \"Counts reads for ownership (RFO) requests (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts reads for ownership (RFO) requests (demand & prefetch) that true miss for the L2 cache with a snoop miss in the other processor module.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_RFO.L2_MISS.SNOOP_MISS_OR_NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0200000022\",\n        \"PublicDescription\": \"Counts reads for ownership (RFO) requests (demand & prefetch) that true miss for the L2 cache with a snoop miss in the other processor module.  Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts bus lock and split lock requests that have any transaction responses from the uncore subsystem.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.BUS_LOCKS.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0000010400\",\n        \"PublicDescription\": \"Counts bus lock and split lock requests that have any transaction responses from the uncore subsystem. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of writeback transactions caused by L1 or L2 cache evictions that hit the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.COREWB.L2_HIT\",\n        \"MSRIndex\": \"0x1a6\",\n        \"MSRValue\": \"0x0000040008\",\n        \"PublicDescription\": \"Counts the number of writeback transactions caused by L1 or L2 cache evictions that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of writeback transactions caused by L1 or L2 cache evictions that miss the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.COREWB.L2_MISS.ANY\",\n        \"MSRIndex\": \"0x1a6\",\n        \"MSRValue\": \"0x3600000008\",\n        \"PublicDescription\": \"Counts the number of writeback transactions caused by L1 or L2 cache evictions that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of writeback transactions caused by L1 or L2 cache evictions that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.COREWB.L2_MISS.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6\",\n        \"MSRValue\": \"0x1000000008\",\n        \"PublicDescription\": \"Counts the number of writeback transactions caused by L1 or L2 cache evictions that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of writeback transactions caused by L1 or L2 cache evictions that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.COREWB.L2_MISS.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6\",\n        \"MSRValue\": \"0x0400000008\",\n        \"PublicDescription\": \"Counts the number of writeback transactions caused by L1 or L2 cache evictions that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of writeback transactions caused by L1 or L2 cache evictions that true miss for the L2 cache with a snoop miss in the other processor module.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.COREWB.L2_MISS.SNOOP_MISS_OR_NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6\",\n        \"MSRValue\": \"0x0200000008\",\n        \"PublicDescription\": \"Counts the number of writeback transactions caused by L1 or L2 cache evictions that true miss for the L2 cache with a snoop miss in the other processor module.  Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache that hit the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.L2_HIT\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0000040004\",\n        \"PublicDescription\": \"Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache that miss the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.L2_MISS.ANY\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3600000004\",\n        \"PublicDescription\": \"Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.L2_MISS.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0400000004\",\n        \"PublicDescription\": \"Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache that true miss for the L2 cache with a snoop miss in the other processor module.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.L2_MISS.SNOOP_MISS_OR_NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0200000004\",\n        \"PublicDescription\": \"Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache that true miss for the L2 cache with a snoop miss in the other processor module.  Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache that are outstanding, per cycle, from the time of the L2 miss to when any response is received.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.OUTSTANDING\",\n        \"MSRIndex\": \"0x1a6\",\n        \"MSRValue\": \"0x4000000004\",\n        \"PublicDescription\": \"Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache that are outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand cacheable data reads of full cache lines that hit the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.L2_HIT\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0000040001\",\n        \"PublicDescription\": \"Counts demand cacheable data reads of full cache lines that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand cacheable data reads of full cache lines that miss the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.L2_MISS.ANY\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3600000001\",\n        \"PublicDescription\": \"Counts demand cacheable data reads of full cache lines that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand cacheable data reads of full cache lines that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.L2_MISS.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1000000001\",\n        \"PublicDescription\": \"Counts demand cacheable data reads of full cache lines that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand cacheable data reads of full cache lines that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.L2_MISS.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0400000001\",\n        \"PublicDescription\": \"Counts demand cacheable data reads of full cache lines that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand cacheable data reads of full cache lines that true miss for the L2 cache with a snoop miss in the other processor module.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.L2_MISS.SNOOP_MISS_OR_NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0200000001\",\n        \"PublicDescription\": \"Counts demand cacheable data reads of full cache lines that true miss for the L2 cache with a snoop miss in the other processor module.  Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand cacheable data reads of full cache lines that are outstanding, per cycle, from the time of the L2 miss to when any response is received.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.OUTSTANDING\",\n        \"MSRIndex\": \"0x1a6\",\n        \"MSRValue\": \"0x4000000001\",\n        \"PublicDescription\": \"Counts demand cacheable data reads of full cache lines that are outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that hit the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.L2_HIT\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0000040002\",\n        \"PublicDescription\": \"Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that miss the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.L2_MISS.ANY\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3600000002\",\n        \"PublicDescription\": \"Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.L2_MISS.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1000000002\",\n        \"PublicDescription\": \"Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.L2_MISS.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0400000002\",\n        \"PublicDescription\": \"Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that true miss for the L2 cache with a snoop miss in the other processor module.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.L2_MISS.SNOOP_MISS_OR_NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0200000002\",\n        \"PublicDescription\": \"Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that true miss for the L2 cache with a snoop miss in the other processor module.  Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that are outstanding, per cycle, from the time of the L2 miss to when any response is received.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.OUTSTANDING\",\n        \"MSRIndex\": \"0x1a6\",\n        \"MSRValue\": \"0x4000000002\",\n        \"PublicDescription\": \"Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that are outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes that hit the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.FULL_STREAMING_STORES.L2_HIT\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0000040800\",\n        \"PublicDescription\": \"Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes that miss the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.FULL_STREAMING_STORES.L2_MISS.ANY\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3600000800\",\n        \"PublicDescription\": \"Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.FULL_STREAMING_STORES.L2_MISS.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1000000800\",\n        \"PublicDescription\": \"Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.FULL_STREAMING_STORES.L2_MISS.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0400000800\",\n        \"PublicDescription\": \"Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes that true miss for the L2 cache with a snoop miss in the other processor module.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.FULL_STREAMING_STORES.L2_MISS.SNOOP_MISS_OR_NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0200000800\",\n        \"PublicDescription\": \"Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes that true miss for the L2 cache with a snoop miss in the other processor module.  Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data partial reads, including data in uncacheable (UC) or uncacheable write combining (USWC) memory types that miss the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PARTIAL_READS.L2_MISS.ANY\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3600000080\",\n        \"PublicDescription\": \"Counts demand data partial reads, including data in uncacheable (UC) or uncacheable write combining (USWC) memory types that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts partial cache line data writes to uncacheable write combining (USWC) memory region  that hit the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PARTIAL_STREAMING_STORES.L2_HIT\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0000044000\",\n        \"PublicDescription\": \"Counts partial cache line data writes to uncacheable write combining (USWC) memory region  that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts partial cache line data writes to uncacheable write combining (USWC) memory region  that miss the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PARTIAL_STREAMING_STORES.L2_MISS.ANY\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3600004000\",\n        \"PublicDescription\": \"Counts partial cache line data writes to uncacheable write combining (USWC) memory region  that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts partial cache line data writes to uncacheable write combining (USWC) memory region  that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PARTIAL_STREAMING_STORES.L2_MISS.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1000004000\",\n        \"PublicDescription\": \"Counts partial cache line data writes to uncacheable write combining (USWC) memory region  that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts partial cache line data writes to uncacheable write combining (USWC) memory region  that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PARTIAL_STREAMING_STORES.L2_MISS.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0400004000\",\n        \"PublicDescription\": \"Counts partial cache line data writes to uncacheable write combining (USWC) memory region  that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts partial cache line data writes to uncacheable write combining (USWC) memory region  that true miss for the L2 cache with a snoop miss in the other processor module.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PARTIAL_STREAMING_STORES.L2_MISS.SNOOP_MISS_OR_NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0200004000\",\n        \"PublicDescription\": \"Counts partial cache line data writes to uncacheable write combining (USWC) memory region  that true miss for the L2 cache with a snoop miss in the other processor module.  Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of demand write requests (RFO) generated by a write to partial data cache line, including the writes to uncacheable (UC) and write through (WT), and write protected (WP) types of memory that miss the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PARTIAL_WRITES.L2_MISS.ANY\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3600000100\",\n        \"PublicDescription\": \"Counts the number of demand write requests (RFO) generated by a write to partial data cache line, including the writes to uncacheable (UC) and write through (WT), and write protected (WP) types of memory that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data cache line reads generated by hardware L1 data cache prefetcher that hit the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L1_DATA_RD.L2_HIT\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0000042000\",\n        \"PublicDescription\": \"Counts data cache line reads generated by hardware L1 data cache prefetcher that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data cache line reads generated by hardware L1 data cache prefetcher that miss the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L1_DATA_RD.L2_MISS.ANY\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3600002000\",\n        \"PublicDescription\": \"Counts data cache line reads generated by hardware L1 data cache prefetcher that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data cache line reads generated by hardware L1 data cache prefetcher that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L1_DATA_RD.L2_MISS.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1000002000\",\n        \"PublicDescription\": \"Counts data cache line reads generated by hardware L1 data cache prefetcher that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data cache line reads generated by hardware L1 data cache prefetcher that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L1_DATA_RD.L2_MISS.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0400002000\",\n        \"PublicDescription\": \"Counts data cache line reads generated by hardware L1 data cache prefetcher that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data cache line reads generated by hardware L1 data cache prefetcher that true miss for the L2 cache with a snoop miss in the other processor module.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L1_DATA_RD.L2_MISS.SNOOP_MISS_OR_NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0200002000\",\n        \"PublicDescription\": \"Counts data cache line reads generated by hardware L1 data cache prefetcher that true miss for the L2 cache with a snoop miss in the other processor module.  Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data cacheline reads generated by hardware L2 cache prefetcher that hit the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_DATA_RD.L2_HIT\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0000040010\",\n        \"PublicDescription\": \"Counts data cacheline reads generated by hardware L2 cache prefetcher that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data cacheline reads generated by hardware L2 cache prefetcher that miss the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_DATA_RD.L2_MISS.ANY\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3600000010\",\n        \"PublicDescription\": \"Counts data cacheline reads generated by hardware L2 cache prefetcher that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data cacheline reads generated by hardware L2 cache prefetcher that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_DATA_RD.L2_MISS.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1000000010\",\n        \"PublicDescription\": \"Counts data cacheline reads generated by hardware L2 cache prefetcher that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data cacheline reads generated by hardware L2 cache prefetcher that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_DATA_RD.L2_MISS.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0400000010\",\n        \"PublicDescription\": \"Counts data cacheline reads generated by hardware L2 cache prefetcher that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data cacheline reads generated by hardware L2 cache prefetcher that true miss for the L2 cache with a snoop miss in the other processor module.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_DATA_RD.L2_MISS.SNOOP_MISS_OR_NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0200000010\",\n        \"PublicDescription\": \"Counts data cacheline reads generated by hardware L2 cache prefetcher that true miss for the L2 cache with a snoop miss in the other processor module.  Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts reads for ownership (RFO) requests generated by L2 prefetcher that hit the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_RFO.L2_HIT\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0000040020\",\n        \"PublicDescription\": \"Counts reads for ownership (RFO) requests generated by L2 prefetcher that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts reads for ownership (RFO) requests generated by L2 prefetcher that miss the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_RFO.L2_MISS.ANY\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3600000020\",\n        \"PublicDescription\": \"Counts reads for ownership (RFO) requests generated by L2 prefetcher that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts reads for ownership (RFO) requests generated by L2 prefetcher that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_RFO.L2_MISS.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1000000020\",\n        \"PublicDescription\": \"Counts reads for ownership (RFO) requests generated by L2 prefetcher that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts reads for ownership (RFO) requests generated by L2 prefetcher that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_RFO.L2_MISS.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0400000020\",\n        \"PublicDescription\": \"Counts reads for ownership (RFO) requests generated by L2 prefetcher that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts reads for ownership (RFO) requests generated by L2 prefetcher that true miss for the L2 cache with a snoop miss in the other processor module.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_RFO.L2_MISS.SNOOP_MISS_OR_NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0200000020\",\n        \"PublicDescription\": \"Counts reads for ownership (RFO) requests generated by L2 prefetcher that true miss for the L2 cache with a snoop miss in the other processor module.  Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts any data writes to uncacheable write combining (USWC) memory region  that hit the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.STREAMING_STORES.L2_HIT\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0000044800\",\n        \"PublicDescription\": \"Counts any data writes to uncacheable write combining (USWC) memory region  that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts any data writes to uncacheable write combining (USWC) memory region  that miss the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.STREAMING_STORES.L2_MISS.ANY\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3600004800\",\n        \"PublicDescription\": \"Counts any data writes to uncacheable write combining (USWC) memory region  that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data cache lines requests by software prefetch instructions that hit the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.SW_PREFETCH.L2_HIT\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0000041000\",\n        \"PublicDescription\": \"Counts data cache lines requests by software prefetch instructions that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data cache lines requests by software prefetch instructions that miss the L2 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.SW_PREFETCH.L2_MISS.ANY\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3600001000\",\n        \"PublicDescription\": \"Counts data cache lines requests by software prefetch instructions that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data cache lines requests by software prefetch instructions that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.SW_PREFETCH.L2_MISS.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1000001000\",\n        \"PublicDescription\": \"Counts data cache lines requests by software prefetch instructions that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data cache lines requests by software prefetch instructions that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.SW_PREFETCH.L2_MISS.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0400001000\",\n        \"PublicDescription\": \"Counts data cache lines requests by software prefetch instructions that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts data cache lines requests by software prefetch instructions that true miss for the L2 cache with a snoop miss in the other processor module.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OFFCORE_RESPONSE.SW_PREFETCH.L2_MISS.SNOOP_MISS_OR_NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x0200001000\",\n        \"PublicDescription\": \"Counts data cache lines requests by software prefetch instructions that true miss for the L2 cache with a snoop miss in the other processor module.  Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs)\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}