7800x3d,Cpp_Shared_Mutex,empty_cs,1,5.70e+07
7800x3d,Cpp_Shared_Mutex,empty_cs,2,1.81e+07
7800x3d,Cpp_Shared_Mutex,empty_cs,3,7.05e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,4,7.07e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,5,7.04e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,6,6.91e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,7,6.75e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,8,6.59e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,9,6.60e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,10,6.68e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,11,6.76e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,12,6.79e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,13,6.73e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,14,6.56e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,15,6.55e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,16,6.49e+06
7800x3d,Cpp_Shared_Mutex,small_cs,1,7.80e+06
7800x3d,Cpp_Shared_Mutex,small_cs,2,2.47e+06
7800x3d,Cpp_Shared_Mutex,small_cs,3,2.23e+06
7800x3d,Cpp_Shared_Mutex,small_cs,4,2.31e+06
7800x3d,Cpp_Shared_Mutex,small_cs,5,2.30e+06
7800x3d,Cpp_Shared_Mutex,small_cs,6,2.16e+06
7800x3d,Cpp_Shared_Mutex,small_cs,7,2.02e+06
7800x3d,Cpp_Shared_Mutex,small_cs,8,1.98e+06
7800x3d,Cpp_Shared_Mutex,small_cs,9,1.99e+06
7800x3d,Cpp_Shared_Mutex,small_cs,10,2.00e+06
7800x3d,Cpp_Shared_Mutex,small_cs,11,1.98e+06
7800x3d,Cpp_Shared_Mutex,small_cs,12,1.95e+06
7800x3d,Cpp_Shared_Mutex,small_cs,13,1.91e+06
7800x3d,Cpp_Shared_Mutex,small_cs,14,1.90e+06
7800x3d,Cpp_Shared_Mutex,small_cs,15,1.89e+06
7800x3d,Cpp_Shared_Mutex,small_cs,16,1.93e+06
7800x3d,C-RMR-RW-Lock,empty_cs,1,2.01e+07
7800x3d,C-RMR-RW-Lock,empty_cs,2,1.45e+07
7800x3d,C-RMR-RW-Lock,empty_cs,3,1.07e+07
7800x3d,C-RMR-RW-Lock,empty_cs,4,9.59e+06
7800x3d,C-RMR-RW-Lock,empty_cs,5,9.27e+06
7800x3d,C-RMR-RW-Lock,empty_cs,6,9.23e+06
7800x3d,C-RMR-RW-Lock,empty_cs,7,9.56e+06
7800x3d,C-RMR-RW-Lock,empty_cs,8,9.50e+06
7800x3d,C-RMR-RW-Lock,empty_cs,9,9.52e+06
7800x3d,C-RMR-RW-Lock,empty_cs,10,9.31e+06
7800x3d,C-RMR-RW-Lock,empty_cs,11,9.12e+06
7800x3d,C-RMR-RW-Lock,empty_cs,12,8.98e+06
7800x3d,C-RMR-RW-Lock,empty_cs,13,8.83e+06
7800x3d,C-RMR-RW-Lock,empty_cs,14,8.74e+06
7800x3d,C-RMR-RW-Lock,empty_cs,15,8.59e+06
7800x3d,C-RMR-RW-Lock,empty_cs,16,4.84e+06
7800x3d,C-RMR-RW-Lock,small_cs,1,6.34e+06
7800x3d,C-RMR-RW-Lock,small_cs,2,5.98e+06
7800x3d,C-RMR-RW-Lock,small_cs,3,6.27e+06
7800x3d,C-RMR-RW-Lock,small_cs,4,6.40e+06
7800x3d,C-RMR-RW-Lock,small_cs,5,6.49e+06
7800x3d,C-RMR-RW-Lock,small_cs,6,6.64e+06
7800x3d,C-RMR-RW-Lock,small_cs,7,6.75e+06
7800x3d,C-RMR-RW-Lock,small_cs,8,6.51e+06
7800x3d,C-RMR-RW-Lock,small_cs,9,6.46e+06
7800x3d,C-RMR-RW-Lock,small_cs,10,6.38e+06
7800x3d,C-RMR-RW-Lock,small_cs,11,6.28e+06
7800x3d,C-RMR-RW-Lock,small_cs,12,6.18e+06
7800x3d,C-RMR-RW-Lock,small_cs,13,6.09e+06
7800x3d,C-RMR-RW-Lock,small_cs,14,6.02e+06
7800x3d,C-RMR-RW-Lock,small_cs,15,5.92e+06
7800x3d,C-RMR-RW-Lock,small_cs,16,3.51e+06
7800x3d,Mrw-Lock,empty_cs,1,1.21e+07
7800x3d,Mrw-Lock,empty_cs,2,3.61e+06
7800x3d,Mrw-Lock,empty_cs,3,5.50e+06
7800x3d,Mrw-Lock,empty_cs,4,7.05e+06
7800x3d,Mrw-Lock,empty_cs,5,7.91e+06
7800x3d,Mrw-Lock,empty_cs,6,8.27e+06
7800x3d,Mrw-Lock,empty_cs,7,8.52e+06
7800x3d,Mrw-Lock,empty_cs,8,8.00e+06
7800x3d,Mrw-Lock,empty_cs,9,7.78e+06
7800x3d,Mrw-Lock,empty_cs,10,7.63e+06
7800x3d,Mrw-Lock,empty_cs,11,7.63e+06
7800x3d,Mrw-Lock,empty_cs,12,7.48e+06
7800x3d,Mrw-Lock,empty_cs,13,7.41e+06
7800x3d,Mrw-Lock,empty_cs,14,7.26e+06
7800x3d,Mrw-Lock,empty_cs,15,6.96e+06
7800x3d,Mrw-Lock,empty_cs,16,4.52e+06
7800x3d,Mrw-Lock,small_cs,1,5.20e+06
7800x3d,Mrw-Lock,small_cs,2,2.57e+06
7800x3d,Mrw-Lock,small_cs,3,3.27e+06
7800x3d,Mrw-Lock,small_cs,4,3.94e+06
7800x3d,Mrw-Lock,small_cs,5,4.50e+06
7800x3d,Mrw-Lock,small_cs,6,4.84e+06
7800x3d,Mrw-Lock,small_cs,7,5.14e+06
7800x3d,Mrw-Lock,small_cs,8,5.19e+06
7800x3d,Mrw-Lock,small_cs,9,5.14e+06
7800x3d,Mrw-Lock,small_cs,10,5.06e+06
7800x3d,Mrw-Lock,small_cs,11,4.96e+06
7800x3d,Mrw-Lock,small_cs,12,4.90e+06
7800x3d,Mrw-Lock,small_cs,13,4.85e+06
7800x3d,Mrw-Lock,small_cs,14,4.80e+06
7800x3d,Mrw-Lock,small_cs,15,4.75e+06
7800x3d,Mrw-Lock,small_cs,16,3.48e+06
7800x3d,Mrw-Lock-Opt,empty_cs,1,1.18e+07
7800x3d,Mrw-Lock-Opt,empty_cs,2,3.69e+06
7800x3d,Mrw-Lock-Opt,empty_cs,3,5.54e+06
7800x3d,Mrw-Lock-Opt,empty_cs,4,7.18e+06
7800x3d,Mrw-Lock-Opt,empty_cs,5,8.27e+06
7800x3d,Mrw-Lock-Opt,empty_cs,6,8.86e+06
7800x3d,Mrw-Lock-Opt,empty_cs,7,9.10e+06
7800x3d,Mrw-Lock-Opt,empty_cs,8,8.30e+06
7800x3d,Mrw-Lock-Opt,empty_cs,9,7.98e+06
7800x3d,Mrw-Lock-Opt,empty_cs,10,7.90e+06
7800x3d,Mrw-Lock-Opt,empty_cs,11,7.85e+06
7800x3d,Mrw-Lock-Opt,empty_cs,12,7.76e+06
7800x3d,Mrw-Lock-Opt,empty_cs,13,7.65e+06
7800x3d,Mrw-Lock-Opt,empty_cs,14,7.45e+06
7800x3d,Mrw-Lock-Opt,empty_cs,15,7.28e+06
7800x3d,Mrw-Lock-Opt,empty_cs,16,4.63e+06
7800x3d,Mrw-Lock-Opt,small_cs,1,5.43e+06
7800x3d,Mrw-Lock-Opt,small_cs,2,2.64e+06
7800x3d,Mrw-Lock-Opt,small_cs,3,3.28e+06
7800x3d,Mrw-Lock-Opt,small_cs,4,3.96e+06
7800x3d,Mrw-Lock-Opt,small_cs,5,4.50e+06
7800x3d,Mrw-Lock-Opt,small_cs,6,4.92e+06
7800x3d,Mrw-Lock-Opt,small_cs,7,5.21e+06
7800x3d,Mrw-Lock-Opt,small_cs,8,5.35e+06
7800x3d,Mrw-Lock-Opt,small_cs,9,5.25e+06
7800x3d,Mrw-Lock-Opt,small_cs,10,5.14e+06
7800x3d,Mrw-Lock-Opt,small_cs,11,5.07e+06
7800x3d,Mrw-Lock-Opt,small_cs,12,4.98e+06
7800x3d,Mrw-Lock-Opt,small_cs,13,4.93e+06
7800x3d,Mrw-Lock-Opt,small_cs,14,4.86e+06
7800x3d,Mrw-Lock-Opt,small_cs,15,4.79e+06
7800x3d,Mrw-Lock-Opt,small_cs,16,3.36e+06
