/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.09
Build    : 1.1.68
Hash     : bac150e
Date     : Sep 16 2024
Type     : Engineering
Log Time   : Mon Sep 16 09:31:08 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 2b36bfab5, gcc 11.2.1 -fPIC -Os)


-- Executing script file `ram_true_dp_dc_16384x8.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_FAB'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_FAB'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v' to AST representation.
Generating RTLIL representation for module `\ram_true_dp_dc_16384x8'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_16384x8

3.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_16384x8
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-33.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-81.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-80.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-25.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-84.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-341.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_16384x8

4.17.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_16384x8
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:15$11 in module ram_true_dp_dc_16384x8.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:8$3 in module ram_true_dp_dc_16384x8.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 6 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ram_true_dp_dc_16384x8.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:15$11'.
     1/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:18$2_EN[7:0]$17
     2/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:18$2_DATA[7:0]$16
     3/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:18$2_ADDR[13:0]$15
     4/4: $0\doutB[7:0]
Creating decoders for process `\ram_true_dp_dc_16384x8.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:8$3'.
     1/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:11$1_EN[7:0]$9
     2/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:11$1_DATA[7:0]$8
     3/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:11$1_ADDR[13:0]$7
     4/4: $0\doutA[7:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ram_true_dp_dc_16384x8.\doutB' using process `\ram_true_dp_dc_16384x8.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:15$11'.
  created $dff cell `$procdff$43' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_16384x8.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:18$2_ADDR' using process `\ram_true_dp_dc_16384x8.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:15$11'.
  created $dff cell `$procdff$44' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_16384x8.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:18$2_DATA' using process `\ram_true_dp_dc_16384x8.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:15$11'.
  created $dff cell `$procdff$45' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_16384x8.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:18$2_EN' using process `\ram_true_dp_dc_16384x8.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:15$11'.
  created $dff cell `$procdff$46' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_16384x8.\doutA' using process `\ram_true_dp_dc_16384x8.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:8$3'.
  created $dff cell `$procdff$47' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_16384x8.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:11$1_ADDR' using process `\ram_true_dp_dc_16384x8.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:8$3'.
  created $dff cell `$procdff$48' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_16384x8.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:11$1_DATA' using process `\ram_true_dp_dc_16384x8.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:8$3'.
  created $dff cell `$procdff$49' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_16384x8.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:11$1_EN' using process `\ram_true_dp_dc_16384x8.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:8$3'.
  created $dff cell `$procdff$50' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ram_true_dp_dc_16384x8.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:15$11'.
Removing empty process `ram_true_dp_dc_16384x8.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:15$11'.
Found and cleaned up 1 empty switch in `\ram_true_dp_dc_16384x8.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:8$3'.
Removing empty process `ram_true_dp_dc_16384x8.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:8$3'.
Cleaned up 2 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.19. Executing FLATTEN pass (flatten design).

# -------------------- 
#  Design entry stats  
# -------------------- 

4.20. Printing statistics.

=== ram_true_dp_dc_16384x8 ===

   Number of wires:                 48
   Number of wire bits:            360
   Number of public wires:          10
   Number of public wire bits:      64
   Number of memories:               1
   Number of memory bits:       131072
   Number of processes:              0
   Number of cells:                 20
     $dff                            8
     $memrd                          2
     $memwr_v2                       2
     $mux                            8

4.21. Executing SPLITNETS pass (splitting up multi-bit signals).

4.22. Executing DEMUXMAP pass.

4.23. Executing FLATTEN pass (flatten design).

4.24. Executing DEMUXMAP pass.

4.25. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

4.26. Executing DEMINOUT pass (demote inout ports to input or output).

4.27. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 6 unused cells and 28 unused wires.
<suppressed ~7 debug messages>

4.29. Executing CHECK pass (checking for obvious problems).
Checking module ram_true_dp_dc_16384x8...
Found and reported 0 problems.

4.30. Printing statistics.

=== ram_true_dp_dc_16384x8 ===

   Number of wires:                 20
   Number of wire bits:            156
   Number of public wires:          10
   Number of public wire bits:      64
   Number of memories:               1
   Number of memory bits:       131072
   Number of processes:              0
   Number of cells:                 14
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            8

FF init value for cell $procdff$43 ($dff): \doutB = 8'x
FF init value for cell $procdff$47 ($dff): \doutA = 8'x

4.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
    Consolidated identical input bits for $mux cell $procmux$20:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:18$2_EN[7:0]$14
      New ports: A=1'0, B=1'1, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:18$2_EN[7:0]$14 [0]
      New connections: $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:18$2_EN[7:0]$14 [7:1] = { $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:18$2_EN[7:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:18$2_EN[7:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:18$2_EN[7:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:18$2_EN[7:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:18$2_EN[7:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:18$2_EN[7:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:18$2_EN[7:0]$14 [0] }
    Consolidated identical input bits for $mux cell $procmux$32:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:11$1_EN[7:0]$6
      New ports: A=1'0, B=1'1, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:11$1_EN[7:0]$6 [0]
      New connections: $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:11$1_EN[7:0]$6 [7:1] = { $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:11$1_EN[7:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:11$1_EN[7:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:11$1_EN[7:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:11$1_EN[7:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:11$1_EN[7:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:11$1_EN[7:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:11$1_EN[7:0]$6 [0] }
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 2 changes.

4.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.36. Executing OPT_SHARE pass.

4.37. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 1

4.40. Executing FSM pass (extract and optimize FSM).

4.40.1. Executing FSM_DETECT pass (finding FSMs in design).

4.40.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.40.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.40.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.40.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.40.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.40.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.41. Executing WREDUCE pass (reducing word size of cells).

4.42. Executing PEEPOPT pass (run peephole optimizers).

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.49. Executing OPT_SHARE pass.

4.50. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$47 ($dff) from module ram_true_dp_dc_16384x8 (D = $memrd$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:13$10_DATA, Q = \doutA).
Adding EN signal on $procdff$43 ($dff) from module ram_true_dp_dc_16384x8 (D = $memrd$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/./rtl/ram_true_dp_dc_16384x8.v:20$18_DATA, Q = \doutB).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

4.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.56. Executing OPT_SHARE pass.

4.57. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 2

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.65. Executing OPT_SHARE pass.

4.66. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 1

4.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.72. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.74. Executing OPT_SHARE pass.

4.75. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.76. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=16, #remove=0, time=0.00 sec.]

4.77. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.78. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 1

4.79. Executing WREDUCE pass (reducing word size of cells).

4.80. Executing PEEPOPT pass (run peephole optimizers).

4.81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.82. Executing DEMUXMAP pass.

4.83. Executing SPLITNETS pass (splitting up multi-bit signals).

4.84. Printing statistics.

=== ram_true_dp_dc_16384x8 ===

   Number of wires:                 18
   Number of wire bits:            140
   Number of public wires:          10
   Number of public wire bits:      64
   Number of memories:               1
   Number of memory bits:       131072
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.85. Executing RS_DSP_MULTADD pass.

4.86. Executing WREDUCE pass (reducing word size of cells).

4.87. Executing RS_DSP_MACC pass.

4.88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.89. Executing TECHMAP pass (map to technology primitives).

4.89.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.90. Printing statistics.

=== ram_true_dp_dc_16384x8 ===

   Number of wires:                 18
   Number of wire bits:            140
   Number of public wires:          10
   Number of public wire bits:      64
   Number of memories:               1
   Number of memory bits:       131072
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.92. Printing statistics.

=== ram_true_dp_dc_16384x8 ===

   Number of wires:                 18
   Number of wire bits:            140
   Number of public wires:          10
   Number of public wire bits:      64
   Number of memories:               1
   Number of memory bits:       131072
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.96. Executing RS_DSP_SIMD pass.

4.97. Executing TECHMAP pass (map to technology primitives).

4.97.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.97.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.98. Executing TECHMAP pass (map to technology primitives).

4.98.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.98.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.99. Executing rs_pack_dsp_regs pass.

4.100. Executing RS_DSP_IO_REGS pass.

4.101. Executing TECHMAP pass (map to technology primitives).

4.101.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.101.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.102. Executing TECHMAP pass (map to technology primitives).

4.102.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.102.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.103. Printing statistics.

=== ram_true_dp_dc_16384x8 ===

   Number of wires:                 18
   Number of wire bits:            140
   Number of public wires:          10
   Number of public wire bits:      64
   Number of memories:               1
   Number of memory bits:       131072
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.104. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ram_true_dp_dc_16384x8:
  created 0 $alu and 0 $macc cells.

4.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.107. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.108. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.109. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.110. Executing OPT_SHARE pass.

4.111. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 1

4.114. Printing statistics.

=== ram_true_dp_dc_16384x8 ===

   Number of wires:                 18
   Number of wire bits:            140
   Number of public wires:          10
   Number of public wire bits:      64
   Number of memories:               1
   Number of memory bits:       131072
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.115. Executing MEMORY pass.

4.115.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.115.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.115.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing ram_true_dp_dc_16384x8.ram write port 0.
  Analyzing ram_true_dp_dc_16384x8.ram write port 1.

4.115.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.115.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\ram'[0] in module `\ram_true_dp_dc_16384x8': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\ram'[1] in module `\ram_true_dp_dc_16384x8': merging output FF to cell.
    Write port 1: don't care on collision.

4.115.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 2 unused cells and 18 unused wires.
<suppressed ~3 debug messages>

4.115.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory ram_true_dp_dc_16384x8.ram by address:
Consolidating write ports of memory ram_true_dp_dc_16384x8.ram by address:
Consolidating write ports of memory ram_true_dp_dc_16384x8.ram using sat-based resource sharing:

4.115.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.115.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.115.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.116. Printing statistics.

=== ram_true_dp_dc_16384x8 ===

   Number of wires:                 18
   Number of wire bits:            126
   Number of public wires:          10
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $logic_not                      2
     $mem_v2                         1
     $mux                            6

4.117. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~5 debug messages>

4.118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.119. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.120. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory ram_true_dp_dc_16384x8.ram via $__RS_FACTOR_BRAM36_TDP
<suppressed ~173 debug messages>

4.121. Executing Rs_BRAM_Split pass.

4.122. Executing TECHMAP pass (map to technology primitives).

4.122.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.122.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~43 debug messages>

4.123. Executing TECHMAP pass (map to technology primitives).

4.123.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.123.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.124. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.
<suppressed ~36 debug messages>

4.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.127. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap$techmap139\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$133.
    dead port 2/2 on $mux $techmap$techmap139\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$133.
    dead port 1/2 on $mux $techmap$techmap141\ram.0.2.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$133.
    dead port 2/2 on $mux $techmap$techmap141\ram.0.2.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$133.
    dead port 1/2 on $mux $techmap$techmap139\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$136.
    dead port 2/2 on $mux $techmap$techmap139\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$136.
    dead port 1/2 on $mux $techmap$techmap139\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$137.
    dead port 2/2 on $mux $techmap$techmap139\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$137.
    dead port 1/2 on $mux $techmap$techmap140\ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$137.
    dead port 2/2 on $mux $techmap$techmap140\ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$137.
    dead port 1/2 on $mux $techmap$techmap140\ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$133.
    dead port 2/2 on $mux $techmap$techmap140\ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$133.
    dead port 1/2 on $mux $techmap$techmap140\ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$136.
    dead port 2/2 on $mux $techmap$techmap140\ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$136.
    dead port 1/2 on $mux $techmap$techmap142\ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$137.
    dead port 2/2 on $mux $techmap$techmap142\ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$137.
    dead port 1/2 on $mux $techmap$techmap142\ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$136.
    dead port 2/2 on $mux $techmap$techmap142\ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$136.
    dead port 1/2 on $mux $techmap$techmap141\ram.0.2.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$137.
    dead port 2/2 on $mux $techmap$techmap141\ram.0.2.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$137.
    dead port 1/2 on $mux $techmap$techmap141\ram.0.2.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$136.
    dead port 2/2 on $mux $techmap$techmap141\ram.0.2.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$136.
    dead port 1/2 on $mux $techmap$techmap141\ram.0.2.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$132.
    dead port 2/2 on $mux $techmap$techmap141\ram.0.2.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$132.
    dead port 1/2 on $mux $techmap$techmap140\ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$132.
    dead port 2/2 on $mux $techmap$techmap140\ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$132.
    dead port 1/2 on $mux $techmap$techmap139\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$132.
    dead port 2/2 on $mux $techmap$techmap139\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$132.
    dead port 1/2 on $mux $techmap$techmap142\ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$133.
    dead port 2/2 on $mux $techmap$techmap142\ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$133.
    dead port 1/2 on $mux $procmux$26.
    dead port 2/2 on $mux $procmux$26.
    dead port 1/2 on $mux $procmux$38.
    dead port 2/2 on $mux $procmux$38.
    dead port 1/2 on $mux $techmap$techmap142\ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$132.
    dead port 2/2 on $mux $techmap$techmap142\ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$132.
Removed 36 multiplexer ports.
<suppressed ~6 debug messages>

4.128. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.130. Executing OPT_SHARE pass.

4.131. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=6, #solve=0, #remove=0, time=0.00 sec.]

4.132. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 0 unused cells and 176 unused wires.
<suppressed ~1 debug messages>

4.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.135. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.137. Executing OPT_SHARE pass.

4.138. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=6, #solve=0, #remove=0, time=0.00 sec.]

4.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 2

4.141. Executing PMUXTREE pass.

4.142. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~7 debug messages>

4.143. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.144. Executing TECHMAP pass (map to technology primitives).

4.144.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.144.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.144.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~89 debug messages>

4.145. Printing statistics.

=== ram_true_dp_dc_16384x8 ===

   Number of wires:                 42
   Number of wire bits:            710
   Number of public wires:          14
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 76
     $_DFFE_PN_                      2
     $_DFFE_PP_                     16
     $_DFF_P_                        2
     $_MUX_                         50
     $_NOT_                          2
     TDP_RAM36K                      4

4.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.
<suppressed ~2 debug messages>

4.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.148. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.149. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.151. Executing OPT_SHARE pass.

4.152. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.153. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 1

4.155. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.
<suppressed ~66 debug messages>

4.156. Executing TECHMAP pass (map to technology primitives).

4.156.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.156.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.157. Printing statistics.

=== ram_true_dp_dc_16384x8 ===

   Number of wires:                 40
   Number of wire bits:            694
   Number of public wires:          14
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $_AND_                         16
     $_DFFE_PN_                      2
     $_DFFE_PP_                     16
     $_DFF_P_                        2
     $_MUX_                         16
     $_NOT_                          2
     TDP_RAM36K                      4

4.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.159. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.160. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.161. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.162. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.163. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.164. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

4.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 1

4.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.169. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.170. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.171. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.172. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 1

4.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.176. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.177. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.178. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.179. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.180. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=16, #remove=0, time=0.00 sec.]

4.181. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 1

4.183. Printing statistics.

=== ram_true_dp_dc_16384x8 ===

   Number of wires:                 30
   Number of wire bits:            406
   Number of public wires:          14
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $_AND_                         16
     $_DFFE_PN_                      2
     $_DFFE_PP_                     16
     $_DFF_P_                        2
     $_MUX_                         16
     $_NOT_                          2
     TDP_RAM36K                      4

   Number of Generic REGs:          20

ABC-DFF iteration : 1

4.184. Executing ABC pass (technology mapping using ABC).

4.184.1. Summary of detected clock domains:
  9 cells in clk=\clkA, en=!\weA, arst={ }, srst={ }
  13 cells in clk=\clkB, en=!\weB, arst={ }, srst={ }
  10 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  8 cells in clk=\clkA, en=\weA, arst={ }, srst={ }
  10 cells in clk=\clkB, en={ }, arst={ }, srst={ }
  8 cells in clk=\clkB, en=\weB, arst={ }, srst={ }

  #logic partitions = 6

4.184.2. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by !\weB
Extracted 9 gates and 18 wires to a netlist network with 8 inputs and 9 outputs (dfl=1).

4.184.2.1. Executing ABC.
[Time = 0.05 sec.]

4.184.3. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 10 gates and 27 wires to a netlist network with 17 inputs and 10 outputs (dfl=1).

4.184.3.1. Executing ABC.
[Time = 0.06 sec.]

4.184.4. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 10 gates and 27 wires to a netlist network with 17 inputs and 10 outputs (dfl=1).

4.184.4.1. Executing ABC.
[Time = 0.06 sec.]

4.184.5. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by !\weA
Extracted 9 gates and 18 wires to a netlist network with 8 inputs and 9 outputs (dfl=1).

4.184.5.1. Executing ABC.
[Time = 0.05 sec.]

4.184.6. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by \weA
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs (dfl=1).

4.184.6.1. Executing ABC.
[Time = 0.04 sec.]

4.184.7. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by \weB
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs (dfl=1).

4.184.7.1. Executing ABC.
[Time = 0.04 sec.]

4.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.186. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.187. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.188. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.189. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.190. Executing OPT_SHARE pass.

4.191. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.192. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 0 unused cells and 130 unused wires.
<suppressed ~1 debug messages>

4.193. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.194. Executing ABC pass (technology mapping using ABC).

4.194.1. Summary of detected clock domains:
  16 cells in clk=\clkB, en=\weB, arst={ }, srst={ }
  16 cells in clk=\clkA, en=\weA, arst={ }, srst={ }
  9 cells in clk=\clkA, en=!\weA, arst={ }, srst={ }
  2 cells in clk=\clkB, en={ }, arst={ }, srst={ }
  2 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  13 cells in clk=\clkB, en=!\weB, arst={ }, srst={ }

  #logic partitions = 6

4.194.2. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by \weB
Extracted 16 gates and 25 wires to a netlist network with 9 inputs and 16 outputs (dfl=1).

4.194.2.1. Executing ABC.
[Time = 0.06 sec.]

4.194.3. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by \weA
Extracted 16 gates and 25 wires to a netlist network with 9 inputs and 16 outputs (dfl=1).

4.194.3.1. Executing ABC.
[Time = 0.06 sec.]

4.194.4. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by !\weB
Extracted 9 gates and 18 wires to a netlist network with 8 inputs and 9 outputs (dfl=1).

4.194.4.1. Executing ABC.
[Time = 0.04 sec.]

4.194.5. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by !\weA
Extracted 9 gates and 18 wires to a netlist network with 8 inputs and 9 outputs (dfl=1).

4.194.5.1. Executing ABC.
[Time = 0.04 sec.]

4.194.6. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 2 outputs (dfl=1).

4.194.6.1. Executing ABC.
[Time = 0.04 sec.]

4.194.7. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 2 outputs (dfl=1).

4.194.7.1. Executing ABC.
[Time = 0.04 sec.]

4.195. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

4.197. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.198. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.199. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.200. Executing OPT_SHARE pass.

4.201. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.202. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 0 unused cells and 130 unused wires.
<suppressed ~1 debug messages>

4.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.204. Executing ABC pass (technology mapping using ABC).

4.204.1. Summary of detected clock domains:
  10 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  10 cells in clk=\clkB, en={ }, arst={ }, srst={ }
  9 cells in clk=\clkA, en=!\weA, arst={ }, srst={ }
  13 cells in clk=\clkB, en=!\weB, arst={ }, srst={ }
  8 cells in clk=\clkA, en=\weA, arst={ }, srst={ }
  8 cells in clk=\clkB, en=\weB, arst={ }, srst={ }

  #logic partitions = 6

4.204.2. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by !\weB
Extracted 9 gates and 18 wires to a netlist network with 8 inputs and 9 outputs (dfl=2).

4.204.2.1. Executing ABC.
[Time = 0.05 sec.]

4.204.3. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 10 gates and 27 wires to a netlist network with 17 inputs and 10 outputs (dfl=2).

4.204.3.1. Executing ABC.
[Time = 0.08 sec.]

4.204.4. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 10 gates and 27 wires to a netlist network with 17 inputs and 10 outputs (dfl=2).

4.204.4.1. Executing ABC.
[Time = 0.07 sec.]

4.204.5. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by !\weA
Extracted 9 gates and 18 wires to a netlist network with 8 inputs and 9 outputs (dfl=2).

4.204.5.1. Executing ABC.
[Time = 0.05 sec.]

4.204.6. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by \weA
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs (dfl=2).

4.204.6.1. Executing ABC.
[Time = 0.05 sec.]

4.204.7. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by \weB
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs (dfl=2).

4.204.7.1. Executing ABC.
[Time = 0.04 sec.]

4.205. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.206. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.207. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.208. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.209. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.210. Executing OPT_SHARE pass.

4.211. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.212. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 0 unused cells and 160 unused wires.
<suppressed ~1 debug messages>

4.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.214. Executing ABC pass (technology mapping using ABC).

4.214.1. Summary of detected clock domains:
  16 cells in clk=\clkB, en=\weB, arst={ }, srst={ }
  16 cells in clk=\clkA, en=\weA, arst={ }, srst={ }
  9 cells in clk=\clkA, en=!\weA, arst={ }, srst={ }
  2 cells in clk=\clkB, en={ }, arst={ }, srst={ }
  2 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  13 cells in clk=\clkB, en=!\weB, arst={ }, srst={ }

  #logic partitions = 6

4.214.2. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by \weB
Extracted 16 gates and 25 wires to a netlist network with 9 inputs and 16 outputs (dfl=2).

4.214.2.1. Executing ABC.
[Time = 0.07 sec.]

4.214.3. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by \weA
Extracted 16 gates and 25 wires to a netlist network with 9 inputs and 16 outputs (dfl=2).

4.214.3.1. Executing ABC.
[Time = 0.10 sec.]

4.214.4. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by !\weB
Extracted 9 gates and 18 wires to a netlist network with 8 inputs and 9 outputs (dfl=2).

4.214.4.1. Executing ABC.
[Time = 0.04 sec.]

4.214.5. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by !\weA
Extracted 9 gates and 18 wires to a netlist network with 8 inputs and 9 outputs (dfl=2).

4.214.5.1. Executing ABC.
[Time = 0.04 sec.]

4.214.6. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 2 outputs (dfl=2).

4.214.6.1. Executing ABC.
[Time = 0.04 sec.]

4.214.7. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 2 outputs (dfl=2).

4.214.7.1. Executing ABC.
[Time = 0.04 sec.]

4.215. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.216. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

4.217. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.218. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.219. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.220. Executing OPT_SHARE pass.

4.221. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.222. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 0 unused cells and 130 unused wires.
<suppressed ~1 debug messages>

4.223. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.224. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          20

ABC-DFF iteration : 1

4.225. Executing ABC pass (technology mapping using ABC).

4.225.1. Summary of detected clock domains:
  9 cells in clk=\clkA, en=!\weA, arst={ }, srst={ }
  13 cells in clk=\clkB, en=!\weB, arst={ }, srst={ }
  10 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  8 cells in clk=\clkA, en=\weA, arst={ }, srst={ }
  10 cells in clk=\clkB, en={ }, arst={ }, srst={ }
  8 cells in clk=\clkB, en=\weB, arst={ }, srst={ }

  #logic partitions = 6

4.225.2. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by !\weB
Extracted 9 gates and 18 wires to a netlist network with 8 inputs and 9 outputs (dfl=1).

4.225.2.1. Executing ABC.
[Time = 0.04 sec.]

4.225.3. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 10 gates and 27 wires to a netlist network with 17 inputs and 10 outputs (dfl=1).

4.225.3.1. Executing ABC.
[Time = 0.06 sec.]

4.225.4. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 10 gates and 27 wires to a netlist network with 17 inputs and 10 outputs (dfl=1).

4.225.4.1. Executing ABC.
[Time = 0.06 sec.]

4.225.5. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by !\weA
Extracted 9 gates and 18 wires to a netlist network with 8 inputs and 9 outputs (dfl=1).

4.225.5.1. Executing ABC.
[Time = 0.05 sec.]

4.225.6. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by \weA
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs (dfl=1).

4.225.6.1. Executing ABC.
[Time = 0.04 sec.]

4.225.7. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by \weB
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs (dfl=1).

4.225.7.1. Executing ABC.
[Time = 0.06 sec.]

4.226. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.227. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.228. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 0 unused cells and 128 unused wires.
<suppressed ~1 debug messages>

4.229. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.230. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.231. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.232. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.234. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.235. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

4.236. Executing ABC pass (technology mapping using ABC).

4.236.1. Summary of detected clock domains:
  42 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  36 cells in clk=\clkB, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.236.2. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 38 gates and 49 wires to a netlist network with 10 inputs and 20 outputs (dfl=1).

4.236.2.1. Executing ABC.
[Time = 0.06 sec.]

4.236.3. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 36 gates and 46 wires to a netlist network with 9 inputs and 18 outputs (dfl=1).

4.236.3.1. Executing ABC.
[Time = 0.06 sec.]

4.237. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.238. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.239. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 0 unused cells and 111 unused wires.
<suppressed ~1 debug messages>

4.240. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.242. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.243. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$969$auto_977 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [0], Q = $abc$859$lo0).
Adding EN signal on $abc$969$auto_976 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [1], Q = $abc$859$lo1).
Adding EN signal on $abc$969$auto_975 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [2], Q = $abc$859$lo2).
Adding EN signal on $abc$969$auto_974 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [3], Q = $abc$859$lo3).
Adding EN signal on $abc$969$auto_973 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [4], Q = $abc$859$lo4).
Adding EN signal on $abc$969$auto_972 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [5], Q = $abc$859$lo5).
Adding EN signal on $abc$969$auto_971 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [6], Q = $abc$859$lo6).
Adding EN signal on $abc$969$auto_970 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [7], Q = $abc$859$lo7).
Adding EN signal on $abc$920$auto_928 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [0], Q = $abc$834$lo0).
Adding EN signal on $abc$920$auto_927 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [1], Q = $abc$834$lo1).
Adding EN signal on $abc$920$auto_926 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [2], Q = $abc$834$lo2).
Adding EN signal on $abc$920$auto_925 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [3], Q = $abc$834$lo3).
Adding EN signal on $abc$920$auto_924 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [4], Q = $abc$834$lo4).
Adding EN signal on $abc$920$auto_923 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [5], Q = $abc$834$lo5).
Adding EN signal on $abc$920$auto_922 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [6], Q = $abc$834$lo6).
Adding EN signal on $abc$920$auto_921 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [7], Q = $abc$834$lo7).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.244. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.245. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 16 unused cells and 16 unused wires.
<suppressed ~17 debug messages>

4.246. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

4.247. Executing ABC pass (technology mapping using ABC).

4.247.1. Summary of detected clock domains:
  42 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  36 cells in clk=\clkB, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.247.2. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 38 gates and 48 wires to a netlist network with 10 inputs and 20 outputs (dfl=2).

4.247.2.1. Executing ABC.
[Time = 0.08 sec.]

4.247.3. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 36 gates and 45 wires to a netlist network with 9 inputs and 18 outputs (dfl=2).

4.247.3.1. Executing ABC.
[Time = 0.07 sec.]

4.248. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.249. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.250. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 0 unused cells and 95 unused wires.
<suppressed ~1 debug messages>

4.251. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.252. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.253. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.254. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$1122$auto_1130 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [0], Q = $abc$1122$lo7).
Adding EN signal on $abc$1122$auto_1129 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [1], Q = $abc$1122$lo6).
Adding EN signal on $abc$1122$auto_1128 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [2], Q = $abc$1122$lo5).
Adding EN signal on $abc$1122$auto_1127 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [3], Q = $abc$1122$lo4).
Adding EN signal on $abc$1122$auto_1126 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [4], Q = $abc$1122$lo3).
Adding EN signal on $abc$1122$auto_1125 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [5], Q = $abc$1122$lo2).
Adding EN signal on $abc$1122$auto_1124 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [6], Q = $abc$1122$lo1).
Adding EN signal on $abc$1122$auto_1123 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [7], Q = $abc$1122$lo0).
Adding EN signal on $abc$1064$auto_1072 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [0], Q = $abc$1064$lo7).
Adding EN signal on $abc$1064$auto_1071 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [1], Q = $abc$1064$lo6).
Adding EN signal on $abc$1064$auto_1070 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [2], Q = $abc$1064$lo5).
Adding EN signal on $abc$1064$auto_1069 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [3], Q = $abc$1064$lo4).
Adding EN signal on $abc$1064$auto_1068 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [4], Q = $abc$1064$lo3).
Adding EN signal on $abc$1064$auto_1067 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [5], Q = $abc$1064$lo2).
Adding EN signal on $abc$1064$auto_1066 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [6], Q = $abc$1064$lo1).
Adding EN signal on $abc$1064$auto_1065 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [7], Q = $abc$1064$lo0).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.255. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.256. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 16 unused cells and 16 unused wires.
<suppressed ~17 debug messages>

4.257. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

4.258. Executing ABC pass (technology mapping using ABC).

4.258.1. Summary of detected clock domains:
  45 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  51 cells in clk=\clkB, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.258.2. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 47 gates and 57 wires to a netlist network with 10 inputs and 20 outputs (dfl=2).

4.258.2.1. Executing ABC.
[Time = 0.07 sec.]

4.258.3. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 45 gates and 54 wires to a netlist network with 9 inputs and 18 outputs (dfl=2).

4.258.3.1. Executing ABC.
[Time = 0.07 sec.]

4.259. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.261. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 0 unused cells and 131 unused wires.
<suppressed ~1 debug messages>

4.262. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.264. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.265. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$1267$auto_1275 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [7], Q = $abc$1064$lo0).
Adding EN signal on $abc$1267$auto_1274 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [6], Q = $abc$1064$lo1).
Adding EN signal on $abc$1267$auto_1273 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [5], Q = $abc$1064$lo2).
Adding EN signal on $abc$1267$auto_1272 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [4], Q = $abc$1064$lo3).
Adding EN signal on $abc$1267$auto_1271 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [3], Q = $abc$1064$lo4).
Adding EN signal on $abc$1267$auto_1270 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [2], Q = $abc$1064$lo5).
Adding EN signal on $abc$1267$auto_1269 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [1], Q = $abc$1064$lo6).
Adding EN signal on $abc$1267$auto_1268 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutA [0], Q = $abc$1064$lo7).
Adding EN signal on $abc$1226$auto_1234 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [7], Q = $abc$1122$lo0).
Adding EN signal on $abc$1226$auto_1233 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [6], Q = $abc$1122$lo1).
Adding EN signal on $abc$1226$auto_1232 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [5], Q = $abc$1122$lo2).
Adding EN signal on $abc$1226$auto_1231 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [4], Q = $abc$1122$lo3).
Adding EN signal on $abc$1226$auto_1230 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [3], Q = $abc$1122$lo4).
Adding EN signal on $abc$1226$auto_1229 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [2], Q = $abc$1122$lo5).
Adding EN signal on $abc$1226$auto_1228 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [1], Q = $abc$1122$lo6).
Adding EN signal on $abc$1226$auto_1227 ($_DFF_P_) from module ram_true_dp_dc_16384x8 (D = \doutB [0], Q = $abc$1122$lo7).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.266. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.267. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 16 unused cells and 16 unused wires.
<suppressed ~17 debug messages>

4.268. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.269. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

4.270. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.271. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.272. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.273. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.274. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.275. Executing OPT_SHARE pass.

4.276. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.277. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 1

4.279. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.280. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.281. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.282. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.283. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.284. Executing OPT_SHARE pass.

4.285. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.286. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.287. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 1

4.288. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.289. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.290. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.291. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.292. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.293. Executing OPT_SHARE pass.

4.294. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.295. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=16, #remove=0, time=0.00 sec.]

4.296. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.297. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 1

4.298. Executing BMUXMAP pass.

4.299. Executing DEMUXMAP pass.

4.300. Executing SPLITNETS pass (splitting up multi-bit signals).

4.301. Executing ABC pass (technology mapping using ABC).

4.301.1. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Extracted 34 gates and 72 wires to a netlist network with 38 inputs and 18 outputs (dfl=1).

4.301.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  38  #Luts =    18  Max Lvl =   1  Avg Lvl =   0.89  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  38  #Luts =    18  Max Lvl =   1  Avg Lvl =   0.89  [   0.08 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  38  #Luts =    18  Max Lvl =   1  Avg Lvl =   0.89  [   0.12 sec. at Pass 2]{map}[6]
DE:   #PIs =  38  #Luts =    18  Max Lvl =   1  Avg Lvl =   0.89  [   0.15 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  38  #Luts =    18  Max Lvl =   1  Avg Lvl =   0.89  [   0.21 sec. at Pass 4]{map}[36]
DE:   #PIs =  38  #Luts =    18  Max Lvl =   1  Avg Lvl =   0.89  [   0.49 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  38  #Luts =    18  Max Lvl =   1  Avg Lvl =   0.89  [   0.50 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  38  #Luts =    18  Max Lvl =   1  Avg Lvl =   0.89  [   0.48 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  38  #Luts =    18  Max Lvl =   1  Avg Lvl =   0.89  [   0.48 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  38  #Luts =    18  Max Lvl =   1  Avg Lvl =   0.89  [   0.46 sec. at Pass 8]{finalMap}[72]
DE:   
DE:   total time =    3.13 sec.
[Time = 5.18 sec.]

4.302. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.303. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.304. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.305. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.306. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.307. Executing OPT_SHARE pass.

4.308. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.309. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 0 unused cells and 72 unused wires.
<suppressed ~1 debug messages>

4.310. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 1

4.311. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.312. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.313. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.314. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.315. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.316. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.317. Executing OPT_SHARE pass.

4.318. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.319. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.320. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 1

4.321. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.322. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.323. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.324. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.325. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.326. Executing OPT_SHARE pass.

4.327. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

4.328. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=16, #remove=0, time=0.00 sec.]

4.329. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.330. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 1

4.331. Printing statistics.

=== ram_true_dp_dc_16384x8 ===

   Number of wires:                 44
   Number of wire bits:            406
   Number of public wires:          14
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $_DFFE_PN_                      2
     $_DFFE_PP_                     16
     $_DFF_P_                        2
     $lut                           18
     TDP_RAM36K                      4

4.332. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.333. Executing RS_DFFSR_CONV pass.

4.334. Printing statistics.

=== ram_true_dp_dc_16384x8 ===

   Number of wires:                 44
   Number of wire bits:            406
   Number of public wires:          14
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $_DFFE_PP0N_                    2
     $_DFFE_PP0P_                   16
     $_DFF_P_                        2
     $lut                           18
     TDP_RAM36K                      4

4.335. Executing TECHMAP pass (map to technology primitives).

4.335.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.335.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.335.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~180 debug messages>

4.336. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.
<suppressed ~194 debug messages>

4.337. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.338. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.339. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

4.340. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.341. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 0 unused cells and 150 unused wires.
<suppressed ~1 debug messages>

4.342. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.
<suppressed ~16 debug messages>

4.343. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.344. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.345. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.346. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.347. Executing OPT_SHARE pass.

4.348. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.349. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

4.350. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 1

4.351. Executing TECHMAP pass (map to technology primitives).

4.351.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.351.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.352. Executing ABC pass (technology mapping using ABC).

4.352.1. Extracting gate netlist of module `\ram_true_dp_dc_16384x8' to `<abc-temp-dir>/input.blif'..
Extracted 34 gates and 73 wires to a netlist network with 38 inputs and 18 outputs (dfl=1).

4.352.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  38  #Luts =    18  Max Lvl =   1  Avg Lvl =   0.89  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  38  #Luts =    18  Max Lvl =   1  Avg Lvl =   0.89  [   0.08 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  38  #Luts =    18  Max Lvl =   1  Avg Lvl =   0.89  [   0.11 sec. at Pass 2]{map}[6]
DE:   #PIs =  38  #Luts =    18  Max Lvl =   1  Avg Lvl =   0.89  [   0.15 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  38  #Luts =    18  Max Lvl =   1  Avg Lvl =   0.89  [   0.20 sec. at Pass 4]{map}[36]
DE:   #PIs =  38  #Luts =    18  Max Lvl =   1  Avg Lvl =   0.89  [   0.43 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  38  #Luts =    18  Max Lvl =   1  Avg Lvl =   0.89  [   0.51 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  38  #Luts =    18  Max Lvl =   1  Avg Lvl =   0.89  [   0.48 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  38  #Luts =    18  Max Lvl =   1  Avg Lvl =   0.89  [   0.49 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  38  #Luts =    18  Max Lvl =   1  Avg Lvl =   0.89  [   0.46 sec. at Pass 8]{finalMap}[72]
DE:   
DE:   total time =    3.12 sec.
[Time = 5.18 sec.]

4.353. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

4.354. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.355. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_16384x8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.356. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_16384x8.
Performed a total of 0 changes.

4.357. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_16384x8'.
Removed a total of 0 cells.

4.358. Executing OPT_SHARE pass.

4.359. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.360. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 0 unused cells and 72 unused wires.
<suppressed ~1 debug messages>

4.361. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_16384x8.

RUN-OPT ITERATIONS DONE : 1

4.362. Executing HIERARCHY pass (managing design hierarchy).

4.362.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_16384x8

4.362.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_16384x8
Removed 0 unused modules.

4.363. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.364. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.365. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FCLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10.
Generating RTLIL representation for module `\FCLK_BUF'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-309.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:319.1-327.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:337.1-349.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_FAB' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:359.1-363.10.
Generating RTLIL representation for module `\I_FAB'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:373.1-392.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:402.1-408.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:418.1-424.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:434.1-440.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:450.1-456.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:466.1-472.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:482.1-488.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:498.1-510.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-532.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:542.1-553.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:563.1-574.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-592.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:602.1-614.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_FAB' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:624.1-628.10.
Generating RTLIL representation for module `\O_FAB'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:638.1-647.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:657.1-674.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:684.1-702.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:712.1-726.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:736.1-753.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:763.1-802.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:812.1-851.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:861.1-867.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:877.1-883.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:893.1-901.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:911.1-919.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:929.1-984.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:994.1-1023.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1040.1-1045.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1053.1-1058.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1067.1-1073.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1081.1-1087.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1096.1-1102.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1111.1-1117.10.
Generating RTLIL representation for module `\LATCHNS'.
Successfully finished Verilog frontend.
 ***************************
   Inserting Input Buffers
 ***************************
WARNING: port '\addrA' has no associated I_BUF
WARNING: port '\addrB' has no associated I_BUF
WARNING: port '\clkA' has no associated I_BUF
WARNING: port '\clkB' has no associated I_BUF
WARNING: port '\dinA' has no associated I_BUF
WARNING: port '\dinB' has no associated I_BUF
WARNING: port '\weA' has no associated I_BUF
WARNING: port '\weB' has no associated I_BUF
 ***************************
   Inserting Clock Buffers
 ***************************
INFO: inserting CLK_BUF before '$ibuf_clkA'
INFO: inserting CLK_BUF before '$ibuf_clkB'
 *****************************
   Inserting Output Buffers
 *****************************
WARNING: OUTPUT port '\doutA' has no associated O_BUF
WARNING: OUTPUT port '\doutB' has no associated O_BUF
 *****************************
   Mapping Tri-state Buffers  
 *****************************

4.366. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..

4.367. Executing TECHMAP pass (map to technology primitives).

4.367.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.367.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~70 debug messages>

4.368. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 0 unused cells and 192 unused wires.
<suppressed ~1 debug messages>

4.369. Printing statistics.

=== ram_true_dp_dc_16384x8 ===

   Number of wires:                 56
   Number of wire bits:            472
   Number of public wires:          14
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                108
     $lut                           18
     CLK_BUF                         2
     DFFRE                          20
     I_BUF                          48
     O_BUF                          16
     TDP_RAM36K                      4

4.370. Executing TECHMAP pass (map to technology primitives).

4.370.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.370.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~47 debug messages>

4.371. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_16384x8..
Removed 0 unused cells and 36 unused wires.
<suppressed ~1 debug messages>

4.372. Printing statistics.

=== ram_true_dp_dc_16384x8 ===

   Number of wires:                 56
   Number of wire bits:            472
   Number of public wires:          14
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                108
     CLK_BUF                         2
     DFFRE                          20
     I_BUF                          48
     LUT1                            2
     LUT4                           16
     O_BUF                          16
     TDP_RAM36K                      4

 *****************************
         Rewire_Obuft         
 *****************************

==========================
Post Design clean up ... 

Split to bits ... 

4.373. Executing SPLITNETS pass (splitting up multi-bit signals).

Split into bits ...     [0.00 sec.]
Building Sig2cells ...  [0.00 sec.]
Building Sig2sig ...    [0.00 sec.]
Backward clean up ...   [0.00 sec.]
Before cleanup :

4.374. Printing statistics.

=== ram_true_dp_dc_16384x8 ===

   Number of wires:                418
   Number of wire bits:            472
   Number of public wires:          28
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                108
     CLK_BUF                         2
     DFFRE                          20
     I_BUF                          48
     LUT1                            2
     LUT4                           16
     O_BUFT                         16
     TDP_RAM36K                      4

 --------------------------
   Removed assigns : 32
   Removed wires   : 304
   Removed cells   : 0
 --------------------------
After cleanup :

4.375. Printing statistics.

=== ram_true_dp_dc_16384x8 ===

   Number of wires:                386
   Number of wire bits:            440
   Number of public wires:          28
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                108
     CLK_BUF                         2
     DFFRE                          20
     I_BUF                          48
     LUT1                            2
     LUT4                           16
     O_BUFT                         16
     TDP_RAM36K                      4


Total time for 'obs_clean' ...   
 [0.00 sec.]

4.376. Executing SPLITNETS pass (splitting up multi-bit signals).

4.377. Executing HIERARCHY pass (managing design hierarchy).

4.377.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_16384x8

4.377.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_16384x8
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

Inserting I_FAB/O_FAB cells ...


Inserting I_FAB/O_FAB cells done.

4.378. Printing statistics.

=== ram_true_dp_dc_16384x8 ===

   Number of wires:                386
   Number of wire bits:            440
   Number of public wires:          28
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                108
     CLK_BUF                         2
     DFFRE                          20
     I_BUF                          48
     LUT1                            2
     LUT4                           16
     O_BUFT                         16
     TDP_RAM36K                      4

   Number of LUTs:                  18
   Number of REGs:                  20
   Number of CARRY ADDERs:           0

4.379. Executing Verilog backend.
Dumping module `\ram_true_dp_dc_16384x8'.

# -------------------- 
# Core Synthesis done 
# -------------------- 

4.380. Executing Verilog backend.
Dumping module `\ram_true_dp_dc_16384x8'.

4.380.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

4.380.2. Executing RTLIL backend.
Output filename: design.rtlil

4.380.3. Executing SPLITNETS pass (splitting up multi-bit signals).

4.380.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_ram_true_dp_dc_16384x8.
<suppressed ~1 debug messages>

4.380.5. Executing Verilog backend.
Dumping module `\ram_true_dp_dc_16384x8'.

4.380.5.1. Executing BLIF backend.

4.380.5.2. Executing Verilog backend.
Dumping module `\ram_true_dp_dc_16384x8'.

4.380.5.2.1. Executing BLIF backend.

4.380.5.2.2. Executing Verilog backend.
Dumping module `\fabric_ram_true_dp_dc_16384x8'.

4.380.5.2.2.1. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 748c06f5f6, CPU: user 1.28s system 0.13s, MEM: 28.68 MB peak
Yosys 0.38 (git sha1 2b36bfab5, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 10x abc (149 sec), 0% 43x read_verilog (0 sec), ...
