
---------- Begin Simulation Statistics ----------
final_tick                               630803040500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2090138                       # Simulator instruction rate (inst/s)
host_mem_usage                                 843436                       # Number of bytes of host memory used
host_op_rate                                  2234094                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   490.40                       # Real time elapsed on the host
host_tick_rate                              195424813                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1025000002                       # Number of instructions simulated
sim_ops                                    1095596104                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.095836                       # Number of seconds simulated
sim_ticks                                 95835997000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2459630                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4919224                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.900599                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits         7802027                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      7809790                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       682877                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     16087634                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        16794645                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           90934                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19335393                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         18589770                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       682855                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5770206                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1065326                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     30689667                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     25261360                       # Number of instructions committed
system.switch_cpus.commit.committedOps       25929930                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    187259889                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.138470                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.799213                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    177774613     94.93%     94.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4260541      2.28%     97.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2159444      1.15%     98.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       587865      0.31%     98.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       572864      0.31%     98.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       433242      0.23%     99.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       235326      0.13%     99.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       170668      0.09%     99.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1065326      0.57%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    187259889                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        38259                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          21558620                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8313175                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     16054370     61.91%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1281      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      8313175     32.06%     93.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1561104      6.02%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     25929930                       # Class of committed instruction
system.switch_cpus.commit.refs                9874279                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            25000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              25668571                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       7.666879                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 7.666879                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     174586581                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred            22                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved      6506461                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts       62094015                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          5499901                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8460244                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         684474                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts            83                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles       2440606                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            16794645                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           9347976                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             181324486                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        137112                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               72617983                       # Number of instructions fetch has processed
system.switch_cpus.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1368992                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.087622                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      9662816                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      7892961                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.378866                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    191671810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.390525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.479047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        174647773     91.12%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2610461      1.36%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          3713991      1.94%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1617184      0.84%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1263733      0.66%     95.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1314503      0.69%     96.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1315544      0.69%     97.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1067042      0.56%     97.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4121579      2.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    191671810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     184                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       806270                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8060046                       # Number of branches executed
system.switch_cpus.iew.exec_nop                403501                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.266561                       # Inst execution rate
system.switch_cpus.iew.exec_refs             27131692                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2126100                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       124013576                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17860945                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       248832                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      3139164                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     56501428                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      25005592                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       752402                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      51092217                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1281266                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      24290417                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         684474                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      26175222                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1246191                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        90434                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         7824                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1772                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         6640                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9547763                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1578058                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1772                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       358339                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       447931                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          47783110                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              36598602                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.491344                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          23477950                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.190944                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               36975051                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         60964464                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        27022308                       # number of integer regfile writes
system.switch_cpus.ipc                       0.130431                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.130431                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24329979     46.93%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1996      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     46.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     25332997     48.86%     95.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2179650      4.20%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       51844624                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2475404                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.047747                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            5398      0.22%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2462982     99.50%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          7024      0.28%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       54320026                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    299196520                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     36598602                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     86528991                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           56097927                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          51844624                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     30429332                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1360063                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     33076914                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    191671810                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.270486                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.946144                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    171322329     89.38%     89.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      8034349      4.19%     93.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3309860      1.73%     95.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2789193      1.46%     96.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3746065      1.95%     98.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1464302      0.76%     99.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       623228      0.33%     99.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       282034      0.15%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       100450      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    191671810                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.270486                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads       793926                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1252129                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17860945                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      3139164                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        32281719                       # number of misc regfile reads
system.switch_cpus.numCycles                191671994                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       155910709                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      31076100                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        8101209                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          6459150                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       14354030                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        131825                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     102480610                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59532554                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     73300098                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9216897                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         143457                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         684474                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      19400576                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         42223957                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     69941347                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          14621111                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            242814160                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           117665972                       # The number of ROB writes
system.switch_cpus.timesIdled                       3                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2579545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1892652                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5159092                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1892652                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            2400673                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       572481                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1887149                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58921                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58921                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2400673                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7378818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7378818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    194052800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               194052800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2459594                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2459594    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2459594                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7665522000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13391470500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 630803040500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 630803040500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 630803040500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 630803040500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 630803040500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 630803040500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2484930                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1227351                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            1                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4334387                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            94617                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           94617                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             3                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2484927                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            7                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7738632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7738639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    207002496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              207002752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2982194                       # Total snoops (count)
system.tol2bus.snoopTraffic                  36638784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5561741                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.340298                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.473810                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3669089     65.97%     65.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1892652     34.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5561741                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3234417000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3869316000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 630803040500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.data       119953                       # number of demand (read+write) hits
system.l2.demand_hits::total                   119953                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       119953                       # number of overall hits
system.l2.overall_hits::total                  119953                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2459591                       # number of demand (read+write) misses
system.l2.demand_misses::total                2459594                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2459591                       # number of overall misses
system.l2.overall_misses::total               2459594                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       328500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 240776454000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     240776782500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       328500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 240776454000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    240776782500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2579544                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2579547                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2579544                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2579547                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.953498                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.953498                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.953498                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.953498                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst       109500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 97892.883004                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97892.897161                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst       109500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 97892.883004                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97892.897161                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              572481                       # number of writebacks
system.l2.writebacks::total                    572481                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2459591                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2459594                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2459591                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2459594                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       298500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 216180544000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 216180842500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       298500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 216180544000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 216180842500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.953498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.953498                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.953498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.953498                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        99500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87892.883004                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87892.897161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        99500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87892.883004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87892.897161                       # average overall mshr miss latency
system.l2.replacements                        2982194                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       654870                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           654870                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       654870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       654870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1370088                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1370088                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        35696                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 35696                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        58921                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58921                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   4832801000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4832801000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        94617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             94617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.622732                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.622732                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82021.707031                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82021.707031                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        58921                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          58921                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   4243591000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4243591000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.622732                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.622732                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72021.707031                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72021.707031                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       328500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       328500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst       109500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       109500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       298500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       298500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        99500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        99500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        84257                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             84257                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2400670                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2400670                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 235943653000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 235943653000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2484927                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2484927                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.966093                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.966093                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 98282.418242                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98282.418242                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2400670                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2400670                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 211936953000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 211936953000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.966093                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.966093                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 88282.418242                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88282.418242                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 630803040500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                     3789729                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2982706                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.270567                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      93.605362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.162422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   418.231797                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.102107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.125000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          241                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44254930                       # Number of tag accesses
system.l2.tags.data_accesses                 44254930                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 630803040500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    157413824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          157414016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     36638784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        36638784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2459591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2459594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       572481                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             572481                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         2003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1642533379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1642535383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         2003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             2003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      382307120                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            382307120                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      382307120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         2003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1642533379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2024842503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    571588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2433186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000176372500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        35384                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        35384                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4981950                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             536953                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2459594                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     572481                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2459594                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   572481                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  26405                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   893                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            147763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            151356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            151800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            151651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            157861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            174627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            150525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            152836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            151262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           147958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           151445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           152650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           149888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           146327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           148191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             42744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             67152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             38780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            33319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32075                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  68832569000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12165945000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            114454862750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28289.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47039.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   853751                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  215890                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 35.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                37.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2459594                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               572481                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  804880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  927517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  618140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   82650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  36455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  36270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  36306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  36418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  36935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  36930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  36038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1935108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     99.375903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    79.418625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   127.347082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1537523     79.45%     79.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       316384     16.35%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        29866      1.54%     97.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9367      0.48%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6584      0.34%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5280      0.27%     98.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4035      0.21%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3266      0.17%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22803      1.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1935108                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        35384                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.764837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.407176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.506656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           7630     21.56%     21.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         17911     50.62%     72.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          2838      8.02%     80.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         2441      6.90%     87.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         1664      4.70%     91.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          966      2.73%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          505      1.43%     95.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          353      1.00%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          257      0.73%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          231      0.65%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          192      0.54%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          164      0.46%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          119      0.34%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           67      0.19%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           31      0.09%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            7      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            7      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35384                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.153374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.143502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.591335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            32831     92.78%     92.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              604      1.71%     94.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1113      3.15%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              748      2.11%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               87      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35384                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              155724096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1689920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36580544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               157414016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36638784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1624.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       381.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1642.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    382.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   95835269500                       # Total gap between requests
system.mem_ctrls.avgGap                      31607.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    155723904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36580544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2003.422576174587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1624899921.477312803268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 381699415.095561623573                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2459591                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       572481                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       174000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 114454688750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2365005114750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     58000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     46534.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4131150.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    35.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6806626260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3617788680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8530657800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1349876340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7564989120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      42723027030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        823718400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        71416683630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        745.196856                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1771189500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3200080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  90864727500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7010123400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3725946180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8842311660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1633724280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7564989120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      42962909820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        621668160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        72361672620                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        755.057336                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1242833750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3200080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  91393083250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 630803040500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000005973                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      9347971                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1009353944                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000005973                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      9347971                       # number of overall hits
system.cpu.icache.overall_hits::total      1009353944                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          583                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            588                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          583                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::total           588                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       558000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       558000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       558000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       558000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000006556                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      9347976                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1009354532                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000006556                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      9347976                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1009354532                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst       111600                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   948.979592                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst       111600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   948.979592                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          148                       # number of writebacks
system.cpu.icache.writebacks::total               148                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       333000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       333000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       333000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       333000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst       111000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       111000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst       111000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       111000                       # average overall mshr miss latency
system.cpu.icache.replacements                    148                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000005973                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      9347971                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1009353944                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          583                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           588                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       558000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       558000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000006556                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      9347976                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1009354532                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst       111600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   948.979592                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       333000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       333000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst       111000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       111000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 630803040500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           406.552890                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1009354530                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               586                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1722448.003413                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   406.097845                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.455045                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.793160                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000889                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.794049                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4037418714                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4037418714                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 630803040500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 630803040500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 630803040500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 630803040500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 630803040500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    302450819                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      8123207                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        310574026                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    302685014                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      8123207                       # number of overall hits
system.cpu.dcache.overall_hits::total       310808221                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     57045151                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5242599                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       62287750                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     57045153                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5242599                       # number of overall misses
system.cpu.dcache.overall_misses::total      62287752                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 448677733759                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 448677733759                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 448677733759                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 448677733759                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    359495970                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13365806                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    372861776                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    359730167                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13365806                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    373095973                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.158681                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.392240                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.167053                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.158578                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.392240                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.166948                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 85583.073159                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7203.306168                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 85583.073159                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7203.305937                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     57950582                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1265259                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.801359                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     13797112                       # number of writebacks
system.cpu.dcache.writebacks::total          13797112                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2663055                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2663055                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2663055                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2663055                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2579544                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2579544                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2579544                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2579544                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 246156842169                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 246156842169                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 246156842169                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 246156842169                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.192996                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006918                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.192996                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006914                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 95426.494826                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95426.494826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 95426.494826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95426.494826                       # average overall mshr miss latency
system.cpu.dcache.replacements               59624186                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    201207268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6732686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       207939954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     54925233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      5072016                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      59997249                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 439496578000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 439496578000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    256132501                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11804702                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    267937203                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.214441                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.429661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.223923                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 86651.260170                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7325.278831                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2587077                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2587077                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2484939                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2484939                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 240779461500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 240779461500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.210504                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009274                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 96895.521983                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96895.521983                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    101243551                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1390521                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      102634072                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2119905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       170583                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2290488                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9181155759                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9181155759                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    103363456                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1561104                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    104924560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.020509                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.109271                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021830                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 53822.220028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  4008.384134                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        75978                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        75978                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        94605                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        94605                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   5377380669                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5377380669                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.060601                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000902                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 56840.343206                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56840.343206                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       234195                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        234195                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       234197                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       234197                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000009                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000009                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       421027                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       421027                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       421028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       421028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_hits::.cpu.data       421028                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       421028                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       421028                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       421028                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 630803040500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.984932                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           371274974                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          59624698                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.226865                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   434.219090                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    77.765841                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.848084                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.151886                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1555376814                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1555376814                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 630803040500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 534967043500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  95835997000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
