# RISC-V_edx_course
Building a RISC-V CPU core

Welcome!

Building a RISC-V CPU Core using TL-verilog on Makerchip platform.

PC -LOGIC:
![image](https://github.com/AravindP87/RISC-V_edx_course/assets/43791223/89afafa1-5d7f-4662-a01a-c23601fafd44)
![image](https://github.com/AravindP87/RISC-V_edx_course/assets/43791223/09c236d6-3cab-4c63-8144-09c4249f7807)

Code:
![image](https://github.com/AravindP87/RISC-V_edx_course/assets/43791223/592a421c-d2f0-41c0-9672-d74c2f1d5d82)



