
INFO (TDA-005): Command Line Invocation: 
            verify_test_structures stepid=pd__verify_test_structures_113017124238-350989000 testmode=FULLSCAN workdir=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig  [end TDA_005]

***********************************************************************
Encounter(R) Test and Diagnostics 15.11 Jun 25, 2015 (linux26_64 ET151)
 
Licensed Materials - Property of Cadence Design Systems, Inc. 
 
Copyright (C) 2002-2015 Cadence Design Systems Inc. All Rights Reserved. 
Cadence and the Cadence logo are registered trademarks. All others are 
properties of their respective holders. 
 
Copyright (C) 1994-2002 IBM Corporation. All rights reserved. 
  IBM is a Trademark of International Business Machines Corporation. 
Copyright (C) 2001-2003 The Trustees of Indiana University. All rights reserved. 
Copyright (C) 1998-2001 University of Notre Dame. All rights reserved. 
Copyright (C) 1994-1998 The Ohio State University. All rights reserved. 
Perl Copyright 1987-2002, Larry Wall 


***********************************************************************

INFO (TDA-007): Job Information:
            Date Started: Thursday Nov 30 12:42:38 2017  EST
            Host machine is ece-gui-001.ece.cmu.edu, x86_64 running Linux 2.6.32-431.29.2.el6.x86_64.
            This job is process number 27353.
[end TDA_007]

INFO (TDA-009): Keywords/Values information.
            (keywords marked with '*' have program generated values,
             keywords marked with '+' were specified to default.)

            WORKDIR=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig
            TESTMODE=FULLSCAN

            logfile=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/testresults/logs/log_verify_test_structures_FULLSCAN_113017124238-350989000
            stepid=pd__verify_test_structures
[end TDA_009]
INFO (TSV-900): verify_test_structures processing has started Thu Nov 30 12:42:38 2017    [end TSV_900] 
------------------- verify_test_structures Process Preview ---------------------
  apply constraints ...................................... constraints=yes    
  Effort level ........................................... effort=medium         
  Print 1 message per source of clock race ............... limitcisource=yes  
  Print 1 Message per capture of clock race .............. limitcicapture=yes 
  Check for mutually exclusive gating logic (MEG) ........ megraces=yes       
  Message Count options .................................. messagecount[option]=nnn 
  End verify_test_structures for Severe Clocking Errors .. stoponerrorclockusage=no 
  Use raise message severity attributes if they exist .... raisemsgsev=no    
  Reporting options ...................................... report[option]=yes/no 
    Process Preview ......................................   preview=yes     
    Circuit Statistics ...................................   circuit=yes      
    Message Summary ......................................   summary=yes      
    Specific Messages ....................................   specific=yes     
    Tests Status .........................................   status=no       
    Scan Chain Identification ............................   scanchains=no   
    Output File Names and Size ...........................   filestats=yes    
    Display messages for cloaked objects .................   cloakedobj=no   
  Rerun verify_test_structures test(s) ................... reruntests=no     
  Use message suppression attributes if they exist ....... suppressmsg=no    
  Test selected .......................................... test[option]=yes/no 
    Perform Mandatory Checks .............................   yes (Always Selected) 
    Analyze test clock control of memory elements ........   testclockusage=yes 
    Analyze three-state drivers for contention ...........   tsdcontention=yes 
      Special handling of nonscan latches for SafeScan ...   nonscan3state=no    
    Analyze feedback loops and keeper devices ............   feedback=yes 
    Analyze clock choppers ...............................   clockchopper=yes 
    Analyze flip-flop and latch scan characteristics .....   latchusage=yes 
      Scan Chain Inversion Checking ......................   scanchaininvert=no
    Analyze explicit fixed value latches .................   explicitfvlatch=yes 
    Analyze potential clock signal races .................   clocksignalraces=yes 
    Analyze internal scan chains .........................   internalscanchains=yes 

--------------------Circuit Statistics--------------------

Circuit Summary
---------------

Hierarchical Model:                  Flattened Model:
     5598  Blocks                          6095  Blocks
    14066  Pins                            6095  Nodes
     5845  Nets

Primary Inputs:                      Primary Outputs:
      248  Input Only                       250  Output Only
        0  Input/Output                       0  Input/Output
      248  Total Inputs                     250  Total Outputs

Tied Nets:                           Dotted Nets:
        0  Tied to 0                          0  Two-State
        0  Tied to 1                          0  Three-State
        0  Tied to X                          0  Total Dotted Nets
        0  Total Tied Nets

Selected Primitive Functions:
        0  Clock Chopper (CHOP) primitives 
        0  RAMs
        0  ROMs
        0  TSDs
        0  Resistors
        0  Transistors
        0  Latches

        0  Flip-Flops


Test Function Pin Information for Test Mode:  FULLSCAN
-------------------------------------------

          0  SC    (System  Clock)             Pins
          0  AC    (A Shift Clock)             Pins
          0  BC    (B Shift Clock)             Pins
          0  PC    (P Shift Clock)             Pins
          0  EC    (E Shift Clock)             Pins

          0  OSC   (Oscillator)                Pins

          0  TI    (Test Inhibit)              Pins
          0  SE    (Scan Enable)               Pins
          0  CI    (Clock Isolation)           Pins
          0  OI    (Output Inhibit)            Pins

          0  SI    (Scan Input)                Pins
          0  SO    (Scan Output)               Pins

  
   Perform Mandatory Checks 

Perform Mandatory Checks process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.04
  
   Analyze test clocks' control of memory elements    
INFO (TSV-006): Analyze test clocks' control of memory elements was invoked.  However, there are no active memory elements on the product under test.   [end TSV_006] 

Analyze test clocks' control of memory elements process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.09
  
   Analyze three-state drivers for contention 

Analyze three-state drivers for contention process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.03
  
   Analyze feedback loops and keeper devices          

Analyze feedback loops and keeper devices process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.05
  
   Analyze clock choppers                             

Analyze clock choppers process has completed.
                             CPU time =  0:00:00.01  Elapsed time =  0:00:00.06
  
   Analyze flip-flop and latch scan characteristics   
INFO (TSV-369): There are 0 controllable scan chains fed by Primary Inputs.   [end TSV_369] 
INFO (TSV-370): There are 0 observable scan chains feeding to Primary Outputs.   [end TSV_370] 

Analyze flip-flop and latch scan characteristics process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.11
  
   Analyze explicit fixed value latches 

Analyze explicit fixed value latches process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.07
  
   Analyze potential clock signal races               
   Check for mutually exclusive gating logic (MEG)    

Analyze potential clock signal races process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.09
  
   Analyze internal scan chains 

Analyze channel inputs for validity process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.07

--------------------File Information----------------------
          57344 /afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/tbdata/TSVmessageFile.FULLSCAN 

INFO (TSV-908): verify_test_structures processing complete.   [end TSV_908] 

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =            8,161,664  bytes

                      CPU Time =    0:00:00.03
                  Elapsed Time =    0:00:01.14                    [end TDA_001]

     Date Ended:  Thursday Nov 30 12:42:39 2017  EST




*******************************************************************************
*                      Message Summary                                        *
*******************************************************************************
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      1 INFO (TSV-006): Analyze test clocks' control of memory elements was invoked.  However, there are no active memory elements on the product under test.    
      1 INFO (TSV-369): There are 0 controllable scan chains fed by Primary Inputs.    
      1 INFO (TSV-370): There are 0 observable scan chains feeding to Primary Outputs.    
      1 INFO (TSV-900): verify_test_structures processing has started Thu Nov 30 12:42:38 2017     
      1 INFO (TSV-908): verify_test_structures processing complete.    

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

*******************************************************************************
