<profile>

<section name = "Vitis HLS Report for 'stencil3d_Pipeline_col_bound_height_col_bound_row'" level="0">
<item name = "Date">Mon Oct  6 00:17:22 2025
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.465 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1922, 1922, 19.220 us, 19.220 us, 1922, 1922, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- col_bound_height_col_bound_row">1920, 1920, 5, 4, 1, 480, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 3102, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 18, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 163, -</column>
<column name="Register">-, -, 240, -, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_21_32_1_1_U7">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_22_32_1_1_U8">mux_22_32_1_1, 0, 0, 0, 9, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln21_1_fu_232_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln21_fu_206_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln22_fu_543_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln24_1_fu_328_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln24_2_fu_334_p2">+, 0, 0, 20, 13, 13</column>
<column name="add_ln24_fu_322_p2">+, 0, 0, 22, 15, 15</column>
<column name="and_ln23_1_fu_464_p2">and, 0, 0, 64, 64, 64</column>
<column name="and_ln23_fu_501_p2">and, 0, 0, 64, 64, 64</column>
<column name="and_ln24_1_fu_568_p2">and, 0, 0, 64, 64, 64</column>
<column name="and_ln24_fu_605_p2">and, 0, 0, 64, 64, 64</column>
<column name="icmp_ln21_fu_200_p2">icmp, 0, 0, 11, 9, 7</column>
<column name="icmp_ln22_fu_218_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="lshr_ln23_1_fu_409_p2">lshr, 0, 0, 182, 64, 64</column>
<column name="lshr_ln23_fu_395_p2">lshr, 0, 0, 182, 64, 64</column>
<column name="lshr_ln24_1_fu_526_p2">lshr, 0, 0, 182, 64, 64</column>
<column name="lshr_ln24_fu_439_p2">lshr, 0, 0, 182, 64, 64</column>
<column name="empty_23_fu_258_p2">or, 0, 0, 14, 14, 9</column>
<column name="or_ln23_1_fu_479_p2">or, 0, 0, 64, 64, 64</column>
<column name="or_ln23_fu_516_p2">or, 0, 0, 64, 64, 64</column>
<column name="or_ln24_1_fu_583_p2">or, 0, 0, 64, 64, 64</column>
<column name="or_ln24_fu_620_p2">or, 0, 0, 64, 64, 64</column>
<column name="select_ln21_1_fu_238_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln21_fu_224_p3">select, 0, 0, 5, 1, 1</column>
<column name="shl_ln23_1_fu_510_p2">shl, 0, 0, 182, 64, 64</column>
<column name="shl_ln23_2_fu_452_p2">shl, 0, 0, 182, 32, 64</column>
<column name="shl_ln23_3_fu_473_p2">shl, 0, 0, 182, 64, 64</column>
<column name="shl_ln23_fu_489_p2">shl, 0, 0, 182, 32, 64</column>
<column name="shl_ln24_1_fu_614_p2">shl, 0, 0, 182, 64, 64</column>
<column name="shl_ln24_2_fu_556_p2">shl, 0, 0, 182, 32, 64</column>
<column name="shl_ln24_3_fu_577_p2">shl, 0, 0, 182, 64, 64</column>
<column name="shl_ln24_fu_593_p2">shl, 0, 0, 182, 32, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln23_1_fu_458_p2">xor, 0, 0, 64, 64, 2</column>
<column name="xor_ln23_fu_495_p2">xor, 0, 0, 64, 64, 2</column>
<column name="xor_ln24_1_fu_562_p2">xor, 0, 0, 64, 64, 2</column>
<column name="xor_ln24_fu_599_p2">xor, 0, 0, 64, 64, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_k_1_load">9, 2, 5, 10</column>
<column name="i_fu_86">9, 2, 5, 10</column>
<column name="indvar_flatten_fu_90">9, 2, 9, 18</column>
<column name="k_1_fu_82">9, 2, 5, 10</column>
<column name="sol_0_address0">13, 3, 12, 36</column>
<column name="sol_0_d0">13, 3, 64, 192</column>
<column name="sol_1_address0">13, 3, 12, 36</column>
<column name="sol_1_d0">13, 3, 64, 192</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln3_reg_733">1, 0, 6, 5</column>
<column name="and_ln_reg_721">1, 0, 6, 5</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_86">5, 0, 5, 0</column>
<column name="icmp_ln21_reg_648">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_90">9, 0, 9, 0</column>
<column name="k_1_fu_82">5, 0, 5, 0</column>
<column name="lshr_ln_reg_687">2, 0, 2, 0</column>
<column name="orig_1_load_3_reg_745">64, 0, 64, 0</column>
<column name="select_ln21_reg_652">5, 0, 5, 0</column>
<column name="sol_0_addr_1_reg_677">8, 0, 12, 4</column>
<column name="sol_0_addr_reg_711">12, 0, 12, 0</column>
<column name="sol_1_addr_1_reg_682">8, 0, 12, 4</column>
<column name="sol_1_addr_reg_716">12, 0, 12, 0</column>
<column name="tmp_10_reg_692">1, 0, 1, 0</column>
<column name="tmp_11_reg_707">1, 0, 1, 0</column>
<column name="tmp_15_reg_750">32, 0, 32, 0</column>
<column name="tmp_8_reg_727">32, 0, 32, 0</column>
<column name="tmp_9_reg_662">1, 0, 1, 0</column>
<column name="tmp_reg_657">1, 0, 1, 0</column>
<column name="trunc_ln24_2_reg_740">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, stencil3d_Pipeline_col_bound_height_col_bound_row, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, stencil3d_Pipeline_col_bound_height_col_bound_row, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, stencil3d_Pipeline_col_bound_height_col_bound_row, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, stencil3d_Pipeline_col_bound_height_col_bound_row, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, stencil3d_Pipeline_col_bound_height_col_bound_row, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, stencil3d_Pipeline_col_bound_height_col_bound_row, return value</column>
<column name="sol_0_address0">out, 12, ap_memory, sol_0, array</column>
<column name="sol_0_ce0">out, 1, ap_memory, sol_0, array</column>
<column name="sol_0_we0">out, 1, ap_memory, sol_0, array</column>
<column name="sol_0_d0">out, 64, ap_memory, sol_0, array</column>
<column name="sol_0_q0">in, 64, ap_memory, sol_0, array</column>
<column name="orig_0_address0">out, 12, ap_memory, orig_0, array</column>
<column name="orig_0_ce0">out, 1, ap_memory, orig_0, array</column>
<column name="orig_0_q0">in, 64, ap_memory, orig_0, array</column>
<column name="orig_0_address1">out, 12, ap_memory, orig_0, array</column>
<column name="orig_0_ce1">out, 1, ap_memory, orig_0, array</column>
<column name="orig_0_q1">in, 64, ap_memory, orig_0, array</column>
<column name="orig_1_address0">out, 12, ap_memory, orig_1, array</column>
<column name="orig_1_ce0">out, 1, ap_memory, orig_1, array</column>
<column name="orig_1_q0">in, 64, ap_memory, orig_1, array</column>
<column name="orig_1_address1">out, 12, ap_memory, orig_1, array</column>
<column name="orig_1_ce1">out, 1, ap_memory, orig_1, array</column>
<column name="orig_1_q1">in, 64, ap_memory, orig_1, array</column>
<column name="sol_1_address0">out, 12, ap_memory, sol_1, array</column>
<column name="sol_1_ce0">out, 1, ap_memory, sol_1, array</column>
<column name="sol_1_we0">out, 1, ap_memory, sol_1, array</column>
<column name="sol_1_d0">out, 64, ap_memory, sol_1, array</column>
<column name="sol_1_q0">in, 64, ap_memory, sol_1, array</column>
</table>
</item>
</section>
</profile>
