

================================================================
== Vivado HLS Report for 'kerneldl'
================================================================
* Date:           Fri Oct 23 11:08:17 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        kerneldl
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.820|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+-----------+--------+-----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min  |    max    |   min  |    max    |   Type  |
    +--------+-----------+--------+-----------+---------+
    |  345285|  326788085|  345285|  326788085|   none  |
    +--------+-----------+--------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+--------+--------+----------+-----------+-----------+--------+----------+
        |           |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1   |   33280|   33280|         1|          1|          1|   33280|    yes   |
        |- Loop 2   |  312000|  312000|         1|          1|          1|  312000|    yes   |
        |- Loop 3   |    4001|    4001|         3|          1|          1|    4000|    yes   |
        |- Loop 4   |  312000|  312000|         1|          1|          1|  312000|    yes   |
        |- Loop 5   |  312004|  312004|         6|          1|          1|  312000|    yes   |
        |- Loop 6   |   24001|   24001|         3|          1|          1|   24000|    yes   |
        |- Loop 7   |   24001|   24001|         3|          1|          1|   24000|    yes   |
        |- Loop 8   |  312000|  312000|         2|          1|          1|  312000|    yes   |
        |- Loop 9   |   33377|   33377|        99|          1|          1|   33280|    yes   |
        |- Loop 10  |   33280|   33280|         1|          1|          1|   33280|    yes   |
        |- Loop 11  |  312097|  312097|        99|          1|          1|  312000|    yes   |
        |- Loop 12  |  312000|  312000|         1|          1|          1|  312000|    yes   |
        +-----------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 99
  * Pipeline-5: initiation interval (II) = 1, depth = 1
  * Pipeline-6: initiation interval (II) = 1, depth = 99
  * Pipeline-7: initiation interval (II) = 1, depth = 1
  * Pipeline-8: initiation interval (II) = 1, depth = 3
  * Pipeline-9: initiation interval (II) = 1, depth = 1
  * Pipeline-10: initiation interval (II) = 1, depth = 6
  * Pipeline-11: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 252
* Pipeline : 12
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-3 : II = 1, D = 2, States = { 17 18 }
  Pipeline-4 : II = 1, D = 99, States = { 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 }
  Pipeline-5 : II = 1, D = 1, States = { 121 }
  Pipeline-6 : II = 1, D = 99, States = { 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 }
  Pipeline-7 : II = 1, D = 1, States = { 223 }
  Pipeline-8 : II = 1, D = 3, States = { 231 232 233 }
  Pipeline-9 : II = 1, D = 1, States = { 235 }
  Pipeline-10 : II = 1, D = 6, States = { 238 239 240 241 242 243 }
  Pipeline-11 : II = 1, D = 3, States = { 246 247 248 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 224 225 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 16 
16 --> 17 
17 --> 19 18 
18 --> 17 
19 --> 20 
20 --> 21 
21 --> 120 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 21 
120 --> 121 
121 --> 122 121 
122 --> 123 
123 --> 222 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 123 
222 --> 223 
223 --> 224 223 
224 --> 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 234 232 
232 --> 233 
233 --> 231 
234 --> 235 
235 --> 236 235 
236 --> 237 
237 --> 238 
238 --> 244 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 238 
244 --> 245 
245 --> 246 
246 --> 249 247 
247 --> 248 
248 --> 246 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 224 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 253 [1/1] (1.00ns)   --->   "%model_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %model)"   --->   Operation 253 'read' 'model_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 254 [1/1] (1.00ns)   --->   "%dout_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %dout)"   --->   Operation 254 'read' 'dout_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 255 [1/1] (1.00ns)   --->   "%datay_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %datay)"   --->   Operation 255 'read' 'datay_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 256 [1/1] (1.00ns)   --->   "%datax_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %datax)"   --->   Operation 256 'read' 'datax_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%dout5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %dout_read, i32 2, i32 63)"   --->   Operation 257 'partselect' 'dout5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%empty = zext i62 %dout5 to i64"   --->   Operation 258 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%gmemm_addr = getelementptr float* %gmemm, i64 %empty"   --->   Operation 259 'getelementptr' 'gmemm_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%datay3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %datay_read, i32 2, i32 63)"   --->   Operation 260 'partselect' 'datay3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%empty_9 = zext i62 %datay3 to i64"   --->   Operation 261 'zext' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%gmemm_addr_1 = getelementptr float* %gmemm, i64 %empty_9"   --->   Operation 262 'getelementptr' 'gmemm_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%datax1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %datax_read, i32 2, i32 63)"   --->   Operation 263 'partselect' 'datax1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%empty_10 = zext i62 %datax1 to i64"   --->   Operation 264 'zext' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%gmemm_addr_2 = getelementptr float* %gmemm, i64 %empty_10"   --->   Operation 265 'getelementptr' 'gmemm_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %gmemm), !map !44"   --->   Operation 266 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %model) nounwind, !map !52"   --->   Operation 267 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @kerneldl_str) nounwind"   --->   Operation 268 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%z_paramsw1 = alloca [33280 x float], align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 269 'alloca' 'z_paramsw1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%z_paramsb1 = alloca [312000 x float], align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 270 'alloca' 'z_paramsb1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%z_gradsw1 = alloca [33280 x float], align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 271 'alloca' 'z_gradsw1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%z_gradsb1 = alloca [312000 x float], align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 272 'alloca' 'z_gradsb1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%z_a_actc = alloca [4000 x float], align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 273 'alloca' 'z_a_actc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%z_b_mask = alloca [312000 x i1], align 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 274 'alloca' 'z_b_mask' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%z_c_max = alloca [312000 x i2], align 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 275 'alloca' 'z_c_max' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%bufferx = alloca [4000 x float], align 16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:132]   --->   Operation 276 'alloca' 'bufferx' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%buffery = alloca [312000 x float], align 16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:138]   --->   Operation 277 'alloca' 'buffery' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%h1 = alloca [33280 x float], align 16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:156]   --->   Operation 278 'alloca' 'h1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%h2 = alloca [312000 x float], align 16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:157]   --->   Operation 279 'alloca' 'h2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%bufferd = alloca [24000 x float], align 16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:163]   --->   Operation 280 'alloca' 'bufferd' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %gmemm, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:87]   --->   Operation 281 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %datax, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:91]   --->   Operation 282 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %datay, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:92]   --->   Operation 283 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %dout, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:93]   --->   Operation 284 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %model, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:94]   --->   Operation 285 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:95]   --->   Operation 286 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.60ns)   --->   "br label %1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:21->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 287 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i16 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 288 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str53) nounwind"   --->   Operation 289 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.67ns)   --->   "%icmp_ln21 = icmp eq i16 %i_0_i_i, -32256" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:21->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 290 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33280, i64 33280, i64 33280) nounwind"   --->   Operation 291 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.60ns)   --->   "%i = add i16 %i_0_i_i, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:21->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 292 'add' 'i' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %.preheader.i.i.preheader, label %2" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:21->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 293 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i16 %i_0_i_i to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:23->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 294 'zext' 'zext_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%z_paramsw1_addr = getelementptr [33280 x float]* %z_paramsw1, i64 0, i64 %zext_ln23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:23->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 295 'getelementptr' 'z_paramsw1_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (1.15ns)   --->   "store float 2.000000e+00, float* %z_paramsw1_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:23->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 296 'store' <Predicate = (!icmp_ln21)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%z_gradsw1_addr = getelementptr [33280 x float]* %z_gradsw1, i64 0, i64 %zext_ln23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:24->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 297 'getelementptr' 'z_gradsw1_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %z_gradsw1_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:24->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 298 'store' <Predicate = (!icmp_ln21)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "br label %1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:21->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 299 'br' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.60>
ST_3 : Operation 300 [1/1] (0.60ns)   --->   "br label %.preheader.i.i"   --->   Operation 300 'br' <Predicate = true> <Delay = 0.60>

State 4 <SV = 3> <Delay = 1.15>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%i1_0_i_i = phi i19 [ %i_1, %3 ], [ 0, %.preheader.i.i.preheader ]"   --->   Operation 301 'phi' 'i1_0_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str54) nounwind"   --->   Operation 302 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.71ns)   --->   "%icmp_ln27 = icmp eq i19 %i1_0_i_i, -212288" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:27->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 303 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 312000, i64 312000, i64 312000) nounwind"   --->   Operation 304 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.56ns)   --->   "%i_1 = add i19 %i1_0_i_i, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:27->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 305 'add' 'i_1' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %cnn.exit, label %3" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:27->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 306 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i19 %i1_0_i_i to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:29->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 307 'zext' 'zext_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%z_paramsb1_addr = getelementptr [312000 x float]* %z_paramsb1, i64 0, i64 %zext_ln29" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:29->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 308 'getelementptr' 'z_paramsb1_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (1.15ns)   --->   "store float 2.000000e+00, float* %z_paramsb1_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:29->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 309 'store' <Predicate = (!icmp_ln27)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%z_gradsb1_addr = getelementptr [312000 x float]* %z_gradsb1, i64 0, i64 %zext_ln29" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:30->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 310 'getelementptr' 'z_gradsb1_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %z_gradsb1_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:30->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 311 'store' <Predicate = (!icmp_ln27)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:27->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119]   --->   Operation 312 'br' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 313 [1/1] (0.49ns)   --->   "switch i32 %model_read, label %.loopexit [
    i32 1, label %.preheader4.preheader
    i32 2, label %.preheader.preheader
  ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:129]   --->   Operation 313 'switch' <Predicate = true> <Delay = 0.49>
ST_5 : Operation 314 [7/7] (2.43ns)   --->   "%gmemm_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr, i32 24000)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166]   --->   Operation 314 'readreq' 'gmemm_addr_rd_req' <Predicate = (model_read == 2)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 315 [7/7] (2.43ns)   --->   "%gmemm_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr_2, i32 4000)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135]   --->   Operation 315 'readreq' 'gmemm_addr_2_rd_req' <Predicate = (model_read == 1)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 316 [6/7] (2.43ns)   --->   "%gmemm_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr, i32 24000)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166]   --->   Operation 316 'readreq' 'gmemm_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 317 [5/7] (2.43ns)   --->   "%gmemm_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr, i32 24000)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166]   --->   Operation 317 'readreq' 'gmemm_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 318 [4/7] (2.43ns)   --->   "%gmemm_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr, i32 24000)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166]   --->   Operation 318 'readreq' 'gmemm_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 319 [3/7] (2.43ns)   --->   "%gmemm_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr, i32 24000)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166]   --->   Operation 319 'readreq' 'gmemm_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 320 [2/7] (2.43ns)   --->   "%gmemm_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr, i32 24000)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166]   --->   Operation 320 'readreq' 'gmemm_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 321 [1/7] (2.43ns)   --->   "%gmemm_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr, i32 24000)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166]   --->   Operation 321 'readreq' 'gmemm_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 322 [1/1] (0.60ns)   --->   "br label %.preheader"   --->   Operation 322 'br' <Predicate = true> <Delay = 0.60>

State 12 <SV = 11> <Delay = 0.66>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%i5_0 = phi i15 [ %i_3, %13 ], [ 0, %.preheader.preheader ]"   --->   Operation 323 'phi' 'i5_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str58) nounwind"   --->   Operation 324 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (0.66ns)   --->   "%icmp_ln164 = icmp eq i15 %i5_0, -8768" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:164]   --->   Operation 325 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24000, i64 24000, i64 24000) nounwind"   --->   Operation 326 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.58ns)   --->   "%i_3 = add i15 %i5_0, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:164]   --->   Operation 327 'add' 'i_3' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "br i1 %icmp_ln164, label %14, label %13" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:164]   --->   Operation 328 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 329 [1/1] (2.43ns)   --->   "%gmemm_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmemm_addr)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166]   --->   Operation 329 'read' 'gmemm_addr_read' <Predicate = (!icmp_ln164)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 1.15>
ST_14 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i15 %i5_0 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166]   --->   Operation 330 'zext' 'zext_ln166' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_14 : Operation 331 [1/1] (0.00ns)   --->   "%bufferd_addr = getelementptr inbounds [24000 x float]* %bufferd, i64 0, i64 %zext_ln166" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166]   --->   Operation 331 'getelementptr' 'bufferd_addr' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_14 : Operation 332 [1/1] (1.15ns)   --->   "store float %gmemm_addr_read, float* %bufferd_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166]   --->   Operation 332 'store' <Predicate = (!icmp_ln164)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_14 : Operation 333 [1/1] (0.00ns)   --->   "br label %.preheader" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:164]   --->   Operation 333 'br' <Predicate = (!icmp_ln164)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 334 [2/2] (0.00ns)   --->   "call fastcc void @backward([312000 x i2]* %z_c_max, [24000 x float]* %bufferd) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:57->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170]   --->   Operation 334 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 13> <Delay = 0.60>
ST_16 : Operation 335 [1/2] (0.00ns)   --->   "call fastcc void @backward([312000 x i2]* %z_c_max, [24000 x float]* %bufferd) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:57->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170]   --->   Operation 335 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 336 [1/1] (0.60ns)   --->   "br label %15" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:68->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:58->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170]   --->   Operation 336 'br' <Predicate = true> <Delay = 0.60>

State 17 <SV = 14> <Delay = 1.15>
ST_17 : Operation 337 [1/1] (0.00ns)   --->   "%o_0_i_i = phi i19 [ 0, %14 ], [ %o, %._crit_edge.i.i16 ]"   --->   Operation 337 'phi' 'o_0_i_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 338 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str48) nounwind"   --->   Operation 338 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 339 [1/1] (0.71ns)   --->   "%icmp_ln68 = icmp eq i19 %o_0_i_i, -212288" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:68->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:58->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170]   --->   Operation 339 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 340 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 312000, i64 312000, i64 312000) nounwind"   --->   Operation 340 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 341 [1/1] (0.56ns)   --->   "%o = add i19 %o_0_i_i, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:68->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:58->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170]   --->   Operation 341 'add' 'o' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 342 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68, label %gradient.exit, label %16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:68->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:58->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170]   --->   Operation 342 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i19 %o_0_i_i to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:58->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170]   --->   Operation 343 'zext' 'zext_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_17 : Operation 344 [1/1] (0.00ns)   --->   "%z_b_mask_addr = getelementptr [312000 x i1]* %z_b_mask, i64 0, i64 %zext_ln70" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:58->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170]   --->   Operation 344 'getelementptr' 'z_b_mask_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_17 : Operation 345 [2/2] (1.15ns)   --->   "%z_b_mask_load = load i1* %z_b_mask_addr, align 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:58->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170]   --->   Operation 345 'load' 'z_b_mask_load' <Predicate = (!icmp_ln68)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_17 : Operation 346 [1/1] (0.00ns)   --->   "br label %15" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:68->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:58->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170]   --->   Operation 346 'br' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 18 <SV = 15> <Delay = 1.15>
ST_18 : Operation 347 [1/2] (1.15ns)   --->   "%z_b_mask_load = load i1* %z_b_mask_addr, align 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:58->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170]   --->   Operation 347 'load' 'z_b_mask_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_18 : Operation 348 [1/1] (0.00ns)   --->   "br i1 %z_b_mask_load, label %17, label %._crit_edge.i.i16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:58->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170]   --->   Operation 348 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 349 [1/1] (0.00ns)   --->   "%bufferd_addr_1 = getelementptr [24000 x float]* %bufferd, i64 0, i64 %zext_ln70" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:58->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170]   --->   Operation 349 'getelementptr' 'bufferd_addr_1' <Predicate = (z_b_mask_load)> <Delay = 0.00>
ST_18 : Operation 350 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %bufferd_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:58->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170]   --->   Operation 350 'store' <Predicate = (z_b_mask_load)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_18 : Operation 351 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.i16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:73->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:58->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170]   --->   Operation 351 'br' <Predicate = (z_b_mask_load)> <Delay = 0.00>

State 19 <SV = 15> <Delay = 0.00>
ST_19 : Operation 352 [2/2] (0.00ns)   --->   "call fastcc void @backward.1([4000 x float]* %z_a_actc, [24000 x float]* %bufferd, [33280 x float]* %z_gradsw1, [312000 x float]* %z_gradsb1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:59->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170]   --->   Operation 352 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 16> <Delay = 0.60>
ST_20 : Operation 353 [1/2] (0.00ns)   --->   "call fastcc void @backward.1([4000 x float]* %z_a_actc, [24000 x float]* %bufferd, [33280 x float]* %z_gradsw1, [312000 x float]* %z_gradsb1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:59->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170]   --->   Operation 353 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 354 [1/1] (0.60ns)   --->   "br label %.preheader.i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:66->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 354 'br' <Predicate = true> <Delay = 0.60>

State 21 <SV = 17> <Delay = 1.15>
ST_21 : Operation 355 [1/1] (0.00ns)   --->   "%i2_0_i = phi i16 [ %i_5, %18 ], [ 0, %gradient.exit ]"   --->   Operation 355 'phi' 'i2_0_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 356 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str52) nounwind"   --->   Operation 356 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 357 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33280, i64 33280, i64 33280) nounwind"   --->   Operation 357 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 358 [1/1] (0.67ns)   --->   "%icmp_ln66 = icmp eq i16 %i2_0_i, -32256" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:66->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 358 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 359 [1/1] (0.60ns)   --->   "%i_5 = add i16 %i2_0_i, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:66->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 359 'add' 'i_5' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 360 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %update.exit.preheader, label %18" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:66->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 360 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i16 %i2_0_i to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 361 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_21 : Operation 362 [1/1] (0.00ns)   --->   "%h1_addr = getelementptr [33280 x float]* %h1, i64 0, i64 %zext_ln70_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 362 'getelementptr' 'h1_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_21 : Operation 363 [1/1] (0.00ns)   --->   "%z_gradsw1_addr_1 = getelementptr [33280 x float]* %z_gradsw1, i64 0, i64 %zext_ln70_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 363 'getelementptr' 'z_gradsw1_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_21 : Operation 364 [2/2] (1.15ns)   --->   "%z_gradsw1_load = load float* %z_gradsw1_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 364 'load' 'z_gradsw1_load' <Predicate = (!icmp_ln66)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_21 : Operation 365 [1/1] (0.00ns)   --->   "%z_paramsw1_addr_1 = getelementptr [33280 x float]* %z_paramsw1, i64 0, i64 %zext_ln70_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 365 'getelementptr' 'z_paramsw1_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>

State 22 <SV = 18> <Delay = 1.15>
ST_22 : Operation 366 [1/2] (1.15ns)   --->   "%z_gradsw1_load = load float* %z_gradsw1_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 366 'load' 'z_gradsw1_load' <Predicate = (!icmp_ln66)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 23 <SV = 19> <Delay = 2.32>
ST_23 : Operation 367 [4/4] (2.32ns)   --->   "%tmp_2_i = fmul float %z_gradsw1_load, 0x3F847AE000000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 367 'fmul' 'tmp_2_i' <Predicate = (!icmp_ln66)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 2.32>
ST_24 : Operation 368 [3/4] (2.32ns)   --->   "%tmp_2_i = fmul float %z_gradsw1_load, 0x3F847AE000000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 368 'fmul' 'tmp_2_i' <Predicate = (!icmp_ln66)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 2.32>
ST_25 : Operation 369 [2/2] (1.15ns)   --->   "%h1_load = load float* %h1_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 369 'load' 'h1_load' <Predicate = (!icmp_ln66)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_25 : Operation 370 [2/4] (2.32ns)   --->   "%tmp_2_i = fmul float %z_gradsw1_load, 0x3F847AE000000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 370 'fmul' 'tmp_2_i' <Predicate = (!icmp_ln66)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 2.32>
ST_26 : Operation 371 [1/2] (1.15ns)   --->   "%h1_load = load float* %h1_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 371 'load' 'h1_load' <Predicate = (!icmp_ln66)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_26 : Operation 372 [1/4] (2.32ns)   --->   "%tmp_2_i = fmul float %z_gradsw1_load, 0x3F847AE000000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 372 'fmul' 'tmp_2_i' <Predicate = (!icmp_ln66)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 2.32>
ST_27 : Operation 373 [4/4] (2.32ns)   --->   "%tmp_i = fmul float %h1_load, 0x3FEFAE1480000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 373 'fmul' 'tmp_i' <Predicate = (!icmp_ln66)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 374 [4/4] (2.32ns)   --->   "%tmp_3_i = fmul float %tmp_2_i, %z_gradsw1_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 374 'fmul' 'tmp_3_i' <Predicate = (!icmp_ln66)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 2.32>
ST_28 : Operation 375 [3/4] (2.32ns)   --->   "%tmp_i = fmul float %h1_load, 0x3FEFAE1480000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 375 'fmul' 'tmp_i' <Predicate = (!icmp_ln66)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 376 [3/4] (2.32ns)   --->   "%tmp_3_i = fmul float %tmp_2_i, %z_gradsw1_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 376 'fmul' 'tmp_3_i' <Predicate = (!icmp_ln66)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 2.32>
ST_29 : Operation 377 [2/4] (2.32ns)   --->   "%tmp_i = fmul float %h1_load, 0x3FEFAE1480000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 377 'fmul' 'tmp_i' <Predicate = (!icmp_ln66)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 378 [2/4] (2.32ns)   --->   "%tmp_3_i = fmul float %tmp_2_i, %z_gradsw1_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 378 'fmul' 'tmp_3_i' <Predicate = (!icmp_ln66)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 2.32>
ST_30 : Operation 379 [1/4] (2.32ns)   --->   "%tmp_i = fmul float %h1_load, 0x3FEFAE1480000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 379 'fmul' 'tmp_i' <Predicate = (!icmp_ln66)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 380 [1/4] (2.32ns)   --->   "%tmp_3_i = fmul float %tmp_2_i, %z_gradsw1_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 380 'fmul' 'tmp_3_i' <Predicate = (!icmp_ln66)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 2.34>
ST_31 : Operation 381 [7/7] (2.34ns)   --->   "%tmp_4_i = fadd float %tmp_i, %tmp_3_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 381 'fadd' 'tmp_4_i' <Predicate = (!icmp_ln66)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 2.34>
ST_32 : Operation 382 [6/7] (2.34ns)   --->   "%tmp_4_i = fadd float %tmp_i, %tmp_3_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 382 'fadd' 'tmp_4_i' <Predicate = (!icmp_ln66)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 29> <Delay = 2.34>
ST_33 : Operation 383 [5/7] (2.34ns)   --->   "%tmp_4_i = fadd float %tmp_i, %tmp_3_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 383 'fadd' 'tmp_4_i' <Predicate = (!icmp_ln66)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 30> <Delay = 2.34>
ST_34 : Operation 384 [4/7] (2.34ns)   --->   "%tmp_4_i = fadd float %tmp_i, %tmp_3_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 384 'fadd' 'tmp_4_i' <Predicate = (!icmp_ln66)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 31> <Delay = 2.34>
ST_35 : Operation 385 [3/7] (2.34ns)   --->   "%tmp_4_i = fadd float %tmp_i, %tmp_3_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 385 'fadd' 'tmp_4_i' <Predicate = (!icmp_ln66)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 32> <Delay = 2.34>
ST_36 : Operation 386 [2/7] (2.34ns)   --->   "%tmp_4_i = fadd float %tmp_i, %tmp_3_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 386 'fadd' 'tmp_4_i' <Predicate = (!icmp_ln66)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 33> <Delay = 2.34>
ST_37 : Operation 387 [1/7] (2.34ns)   --->   "%tmp_4_i = fadd float %tmp_i, %tmp_3_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 387 'fadd' 'tmp_4_i' <Predicate = (!icmp_ln66)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 34> <Delay = 1.53>
ST_38 : Operation 388 [1/1] (1.15ns)   --->   "store float %tmp_4_i, float* %h1_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 388 'store' <Predicate = (!icmp_ln66)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_38 : Operation 389 [2/2] (1.53ns)   --->   "%tmp_7_i = fpext float %tmp_4_i to double" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 389 'fpext' 'tmp_7_i' <Predicate = (!icmp_ln66)> <Delay = 1.53> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 35> <Delay = 1.53>
ST_39 : Operation 390 [1/2] (1.53ns)   --->   "%tmp_7_i = fpext float %tmp_4_i to double" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 390 'fpext' 'tmp_7_i' <Predicate = (!icmp_ln66)> <Delay = 1.53> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 36> <Delay = 2.05>
ST_40 : Operation 391 [30/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 391 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 37> <Delay = 2.05>
ST_41 : Operation 392 [29/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 392 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 38> <Delay = 2.05>
ST_42 : Operation 393 [28/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 393 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 39> <Delay = 2.05>
ST_43 : Operation 394 [27/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 394 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 40> <Delay = 2.05>
ST_44 : Operation 395 [26/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 395 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 41> <Delay = 2.05>
ST_45 : Operation 396 [25/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 396 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 42> <Delay = 2.05>
ST_46 : Operation 397 [24/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 397 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 43> <Delay = 2.05>
ST_47 : Operation 398 [23/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 398 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 44> <Delay = 2.05>
ST_48 : Operation 399 [22/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 399 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 45> <Delay = 2.05>
ST_49 : Operation 400 [21/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 400 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 46> <Delay = 2.05>
ST_50 : Operation 401 [20/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 401 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 47> <Delay = 2.05>
ST_51 : Operation 402 [19/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 402 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 48> <Delay = 2.05>
ST_52 : Operation 403 [18/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 403 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 49> <Delay = 2.05>
ST_53 : Operation 404 [17/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 404 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 50> <Delay = 2.05>
ST_54 : Operation 405 [16/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 405 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 51> <Delay = 2.05>
ST_55 : Operation 406 [15/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 406 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 52> <Delay = 2.05>
ST_56 : Operation 407 [14/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 407 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 53> <Delay = 2.05>
ST_57 : Operation 408 [13/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 408 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 54> <Delay = 2.05>
ST_58 : Operation 409 [12/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 409 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 55> <Delay = 2.05>
ST_59 : Operation 410 [11/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 410 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 56> <Delay = 2.05>
ST_60 : Operation 411 [10/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 411 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 57> <Delay = 2.05>
ST_61 : Operation 412 [9/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 412 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 58> <Delay = 2.05>
ST_62 : Operation 413 [8/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 413 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 59> <Delay = 2.05>
ST_63 : Operation 414 [7/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 414 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 60> <Delay = 2.05>
ST_64 : Operation 415 [6/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 415 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 61> <Delay = 2.05>
ST_65 : Operation 416 [5/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 416 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 62> <Delay = 2.05>
ST_66 : Operation 417 [4/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 417 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 63> <Delay = 2.05>
ST_67 : Operation 418 [3/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 418 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 64> <Delay = 2.05>
ST_68 : Operation 419 [2/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 419 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 65> <Delay = 2.05>
ST_69 : Operation 420 [1/30] (2.05ns)   --->   "%tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 420 'dsqrt' 'tmp_8_i' <Predicate = (!icmp_ln66)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 66> <Delay = 1.90>
ST_70 : Operation 421 [8/8] (1.90ns)   --->   "%tmp_i_21 = fadd double %tmp_8_i, 0x3E45798EE0000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 421 'dadd' 'tmp_i_21' <Predicate = (!icmp_ln66)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 67> <Delay = 1.90>
ST_71 : Operation 422 [7/8] (1.90ns)   --->   "%tmp_i_21 = fadd double %tmp_8_i, 0x3E45798EE0000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 422 'dadd' 'tmp_i_21' <Predicate = (!icmp_ln66)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 68> <Delay = 2.32>
ST_72 : Operation 423 [4/4] (2.32ns)   --->   "%tmp_5_i = fmul float %z_gradsw1_load, 0x3F847AE140000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 423 'fmul' 'tmp_5_i' <Predicate = (!icmp_ln66)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 424 [6/8] (1.90ns)   --->   "%tmp_i_21 = fadd double %tmp_8_i, 0x3E45798EE0000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 424 'dadd' 'tmp_i_21' <Predicate = (!icmp_ln66)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 69> <Delay = 2.32>
ST_73 : Operation 425 [3/4] (2.32ns)   --->   "%tmp_5_i = fmul float %z_gradsw1_load, 0x3F847AE140000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 425 'fmul' 'tmp_5_i' <Predicate = (!icmp_ln66)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 426 [5/8] (1.90ns)   --->   "%tmp_i_21 = fadd double %tmp_8_i, 0x3E45798EE0000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 426 'dadd' 'tmp_i_21' <Predicate = (!icmp_ln66)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 70> <Delay = 2.32>
ST_74 : Operation 427 [2/4] (2.32ns)   --->   "%tmp_5_i = fmul float %z_gradsw1_load, 0x3F847AE140000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 427 'fmul' 'tmp_5_i' <Predicate = (!icmp_ln66)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 428 [4/8] (1.90ns)   --->   "%tmp_i_21 = fadd double %tmp_8_i, 0x3E45798EE0000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 428 'dadd' 'tmp_i_21' <Predicate = (!icmp_ln66)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 71> <Delay = 2.32>
ST_75 : Operation 429 [1/4] (2.32ns)   --->   "%tmp_5_i = fmul float %z_gradsw1_load, 0x3F847AE140000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 429 'fmul' 'tmp_5_i' <Predicate = (!icmp_ln66)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 430 [3/8] (1.90ns)   --->   "%tmp_i_21 = fadd double %tmp_8_i, 0x3E45798EE0000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 430 'dadd' 'tmp_i_21' <Predicate = (!icmp_ln66)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 72> <Delay = 1.90>
ST_76 : Operation 431 [2/2] (1.53ns)   --->   "%tmp_6_i = fpext float %tmp_5_i to double" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 431 'fpext' 'tmp_6_i' <Predicate = (!icmp_ln66)> <Delay = 1.53> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 432 [2/8] (1.90ns)   --->   "%tmp_i_21 = fadd double %tmp_8_i, 0x3E45798EE0000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 432 'dadd' 'tmp_i_21' <Predicate = (!icmp_ln66)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 73> <Delay = 1.90>
ST_77 : Operation 433 [1/2] (1.53ns)   --->   "%tmp_6_i = fpext float %tmp_5_i to double" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 433 'fpext' 'tmp_6_i' <Predicate = (!icmp_ln66)> <Delay = 1.53> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 434 [1/8] (1.90ns)   --->   "%tmp_i_21 = fadd double %tmp_8_i, 0x3E45798EE0000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 434 'dadd' 'tmp_i_21' <Predicate = (!icmp_ln66)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 74> <Delay = 2.35>
ST_78 : Operation 435 [31/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 435 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 75> <Delay = 2.35>
ST_79 : Operation 436 [30/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 436 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 76> <Delay = 2.35>
ST_80 : Operation 437 [29/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 437 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 77> <Delay = 2.35>
ST_81 : Operation 438 [28/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 438 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 78> <Delay = 2.35>
ST_82 : Operation 439 [27/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 439 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 79> <Delay = 2.35>
ST_83 : Operation 440 [26/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 440 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 80> <Delay = 2.35>
ST_84 : Operation 441 [25/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 441 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 81> <Delay = 2.35>
ST_85 : Operation 442 [24/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 442 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 82> <Delay = 2.35>
ST_86 : Operation 443 [23/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 443 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 83> <Delay = 2.35>
ST_87 : Operation 444 [22/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 444 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 84> <Delay = 2.35>
ST_88 : Operation 445 [21/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 445 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 85> <Delay = 2.35>
ST_89 : Operation 446 [20/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 446 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 86> <Delay = 2.35>
ST_90 : Operation 447 [19/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 447 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 87> <Delay = 2.35>
ST_91 : Operation 448 [18/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 448 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 88> <Delay = 2.35>
ST_92 : Operation 449 [17/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 449 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 89> <Delay = 2.35>
ST_93 : Operation 450 [16/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 450 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 90> <Delay = 2.35>
ST_94 : Operation 451 [15/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 451 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 91> <Delay = 2.35>
ST_95 : Operation 452 [14/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 452 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 92> <Delay = 2.35>
ST_96 : Operation 453 [13/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 453 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 93> <Delay = 2.35>
ST_97 : Operation 454 [12/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 454 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 94> <Delay = 2.35>
ST_98 : Operation 455 [11/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 455 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 95> <Delay = 2.35>
ST_99 : Operation 456 [10/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 456 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 96> <Delay = 2.35>
ST_100 : Operation 457 [9/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 457 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 97> <Delay = 2.35>
ST_101 : Operation 458 [8/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 458 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 98> <Delay = 2.35>
ST_102 : Operation 459 [7/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 459 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 99> <Delay = 2.35>
ST_103 : Operation 460 [6/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 460 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 100> <Delay = 2.35>
ST_104 : Operation 461 [5/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 461 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 101> <Delay = 2.35>
ST_105 : Operation 462 [4/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 462 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 463 [2/2] (1.15ns)   --->   "%z_paramsw1_load = load float* %z_paramsw1_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 463 'load' 'z_paramsw1_load' <Predicate = (!icmp_ln66)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 106 <SV = 102> <Delay = 2.35>
ST_106 : Operation 464 [3/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 464 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 465 [1/2] (1.15ns)   --->   "%z_paramsw1_load = load float* %z_paramsw1_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 465 'load' 'z_paramsw1_load' <Predicate = (!icmp_ln66)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 107 <SV = 103> <Delay = 2.35>
ST_107 : Operation 466 [2/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 466 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 467 [2/2] (1.53ns)   --->   "%tmp_11_i = fpext float %z_paramsw1_load to double" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 467 'fpext' 'tmp_11_i' <Predicate = (!icmp_ln66)> <Delay = 1.53> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 104> <Delay = 2.35>
ST_108 : Operation 468 [1/31] (2.35ns)   --->   "%tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 468 'ddiv' 'tmp_10_i' <Predicate = (!icmp_ln66)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 469 [1/2] (1.53ns)   --->   "%tmp_11_i = fpext float %z_paramsw1_load to double" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 469 'fpext' 'tmp_11_i' <Predicate = (!icmp_ln66)> <Delay = 1.53> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 105> <Delay = 1.90>
ST_109 : Operation 470 [8/8] (1.90ns)   --->   "%tmp_12_i = fsub double %tmp_11_i, %tmp_10_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 470 'dsub' 'tmp_12_i' <Predicate = (!icmp_ln66)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 106> <Delay = 1.90>
ST_110 : Operation 471 [7/8] (1.90ns)   --->   "%tmp_12_i = fsub double %tmp_11_i, %tmp_10_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 471 'dsub' 'tmp_12_i' <Predicate = (!icmp_ln66)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 107> <Delay = 1.90>
ST_111 : Operation 472 [6/8] (1.90ns)   --->   "%tmp_12_i = fsub double %tmp_11_i, %tmp_10_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 472 'dsub' 'tmp_12_i' <Predicate = (!icmp_ln66)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 108> <Delay = 1.90>
ST_112 : Operation 473 [5/8] (1.90ns)   --->   "%tmp_12_i = fsub double %tmp_11_i, %tmp_10_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 473 'dsub' 'tmp_12_i' <Predicate = (!icmp_ln66)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 109> <Delay = 1.90>
ST_113 : Operation 474 [4/8] (1.90ns)   --->   "%tmp_12_i = fsub double %tmp_11_i, %tmp_10_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 474 'dsub' 'tmp_12_i' <Predicate = (!icmp_ln66)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 110> <Delay = 1.90>
ST_114 : Operation 475 [3/8] (1.90ns)   --->   "%tmp_12_i = fsub double %tmp_11_i, %tmp_10_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 475 'dsub' 'tmp_12_i' <Predicate = (!icmp_ln66)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 111> <Delay = 1.90>
ST_115 : Operation 476 [2/8] (1.90ns)   --->   "%tmp_12_i = fsub double %tmp_11_i, %tmp_10_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 476 'dsub' 'tmp_12_i' <Predicate = (!icmp_ln66)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 112> <Delay = 1.90>
ST_116 : Operation 477 [1/8] (1.90ns)   --->   "%tmp_12_i = fsub double %tmp_11_i, %tmp_10_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 477 'dsub' 'tmp_12_i' <Predicate = (!icmp_ln66)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 113> <Delay = 1.82>
ST_117 : Operation 478 [2/2] (1.82ns)   --->   "%tmp_13_i = fptrunc double %tmp_12_i to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 478 'fptrunc' 'tmp_13_i' <Predicate = (!icmp_ln66)> <Delay = 1.82> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 118 <SV = 114> <Delay = 1.82>
ST_118 : Operation 479 [1/2] (1.82ns)   --->   "%tmp_13_i = fptrunc double %tmp_12_i to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 479 'fptrunc' 'tmp_13_i' <Predicate = (!icmp_ln66)> <Delay = 1.82> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 119 <SV = 115> <Delay = 1.15>
ST_119 : Operation 480 [1/1] (1.15ns)   --->   "store float %tmp_13_i, float* %z_paramsw1_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 480 'store' <Predicate = (!icmp_ln66)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_119 : Operation 481 [1/1] (0.00ns)   --->   "br label %.preheader.i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:66->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172]   --->   Operation 481 'br' <Predicate = (!icmp_ln66)> <Delay = 0.00>

State 120 <SV = 18> <Delay = 0.60>
ST_120 : Operation 482 [1/1] (0.60ns)   --->   "br label %update.exit"   --->   Operation 482 'br' <Predicate = true> <Delay = 0.60>

State 121 <SV = 19> <Delay = 1.15>
ST_121 : Operation 483 [1/1] (0.00ns)   --->   "%i6_0 = phi i16 [ %i_8, %19 ], [ 0, %update.exit.preheader ]"   --->   Operation 483 'phi' 'i6_0' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 484 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str59) nounwind"   --->   Operation 484 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 485 [1/1] (0.67ns)   --->   "%icmp_ln174 = icmp eq i16 %i6_0, -32256" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:174]   --->   Operation 485 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 486 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33280, i64 33280, i64 33280) nounwind"   --->   Operation 486 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 487 [1/1] (0.60ns)   --->   "%i_8 = add i16 %i6_0, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:174]   --->   Operation 487 'add' 'i_8' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 488 [1/1] (0.00ns)   --->   "br i1 %icmp_ln174, label %.preheader.i19.preheader, label %19" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:174]   --->   Operation 488 'br' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i16 %i6_0 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:176]   --->   Operation 489 'zext' 'zext_ln176' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_121 : Operation 490 [1/1] (0.00ns)   --->   "%z_gradsw1_addr_2 = getelementptr [33280 x float]* %z_gradsw1, i64 0, i64 %zext_ln176" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:176]   --->   Operation 490 'getelementptr' 'z_gradsw1_addr_2' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_121 : Operation 491 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %z_gradsw1_addr_2, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:176]   --->   Operation 491 'store' <Predicate = (!icmp_ln174)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_121 : Operation 492 [1/1] (0.00ns)   --->   "br label %update.exit" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:174]   --->   Operation 492 'br' <Predicate = (!icmp_ln174)> <Delay = 0.00>

State 122 <SV = 20> <Delay = 0.60>
ST_122 : Operation 493 [1/1] (0.60ns)   --->   "br label %.preheader.i19"   --->   Operation 493 'br' <Predicate = true> <Delay = 0.60>

State 123 <SV = 21> <Delay = 1.15>
ST_123 : Operation 494 [1/1] (0.00ns)   --->   "%i2_0_i17 = phi i19 [ %i_9, %20 ], [ 0, %.preheader.i19.preheader ]"   --->   Operation 494 'phi' 'i2_0_i17' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 495 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str51) nounwind"   --->   Operation 495 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 496 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 312000, i64 312000, i64 312000) nounwind"   --->   Operation 496 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 497 [1/1] (0.71ns)   --->   "%icmp_ln66_1 = icmp eq i19 %i2_0_i17, -212288" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:66->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 497 'icmp' 'icmp_ln66_1' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 498 [1/1] (0.56ns)   --->   "%i_9 = add i19 %i2_0_i17, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:66->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 498 'add' 'i_9' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 499 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66_1, label %update.1.exit.preheader, label %20" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:66->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 499 'br' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i19 %i2_0_i17 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 500 'zext' 'zext_ln70_2' <Predicate = (!icmp_ln66_1)> <Delay = 0.00>
ST_123 : Operation 501 [1/1] (0.00ns)   --->   "%h2_addr = getelementptr [312000 x float]* %h2, i64 0, i64 %zext_ln70_2" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 501 'getelementptr' 'h2_addr' <Predicate = (!icmp_ln66_1)> <Delay = 0.00>
ST_123 : Operation 502 [1/1] (0.00ns)   --->   "%z_gradsb1_addr_1 = getelementptr [312000 x float]* %z_gradsb1, i64 0, i64 %zext_ln70_2" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 502 'getelementptr' 'z_gradsb1_addr_1' <Predicate = (!icmp_ln66_1)> <Delay = 0.00>
ST_123 : Operation 503 [2/2] (1.15ns)   --->   "%z_gradsb1_load = load float* %z_gradsb1_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 503 'load' 'z_gradsb1_load' <Predicate = (!icmp_ln66_1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_123 : Operation 504 [1/1] (0.00ns)   --->   "%z_paramsb1_addr_1 = getelementptr [312000 x float]* %z_paramsb1, i64 0, i64 %zext_ln70_2" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 504 'getelementptr' 'z_paramsb1_addr_1' <Predicate = (!icmp_ln66_1)> <Delay = 0.00>

State 124 <SV = 22> <Delay = 1.15>
ST_124 : Operation 505 [1/2] (1.15ns)   --->   "%z_gradsb1_load = load float* %z_gradsb1_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 505 'load' 'z_gradsb1_load' <Predicate = (!icmp_ln66_1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 125 <SV = 23> <Delay = 2.32>
ST_125 : Operation 506 [4/4] (2.32ns)   --->   "%tmp_2_i1 = fmul float %z_gradsb1_load, 0x3F847AE000000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 506 'fmul' 'tmp_2_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 24> <Delay = 2.32>
ST_126 : Operation 507 [3/4] (2.32ns)   --->   "%tmp_2_i1 = fmul float %z_gradsb1_load, 0x3F847AE000000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 507 'fmul' 'tmp_2_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 25> <Delay = 2.32>
ST_127 : Operation 508 [2/2] (1.15ns)   --->   "%h2_load = load float* %h2_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 508 'load' 'h2_load' <Predicate = (!icmp_ln66_1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_127 : Operation 509 [2/4] (2.32ns)   --->   "%tmp_2_i1 = fmul float %z_gradsb1_load, 0x3F847AE000000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 509 'fmul' 'tmp_2_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 26> <Delay = 2.32>
ST_128 : Operation 510 [1/2] (1.15ns)   --->   "%h2_load = load float* %h2_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 510 'load' 'h2_load' <Predicate = (!icmp_ln66_1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_128 : Operation 511 [1/4] (2.32ns)   --->   "%tmp_2_i1 = fmul float %z_gradsb1_load, 0x3F847AE000000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 511 'fmul' 'tmp_2_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 27> <Delay = 2.32>
ST_129 : Operation 512 [4/4] (2.32ns)   --->   "%tmp_i1 = fmul float %h2_load, 0x3FEFAE1480000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 512 'fmul' 'tmp_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 513 [4/4] (2.32ns)   --->   "%tmp_3_i1 = fmul float %tmp_2_i1, %z_gradsb1_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 513 'fmul' 'tmp_3_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 28> <Delay = 2.32>
ST_130 : Operation 514 [3/4] (2.32ns)   --->   "%tmp_i1 = fmul float %h2_load, 0x3FEFAE1480000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 514 'fmul' 'tmp_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 515 [3/4] (2.32ns)   --->   "%tmp_3_i1 = fmul float %tmp_2_i1, %z_gradsb1_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 515 'fmul' 'tmp_3_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 29> <Delay = 2.32>
ST_131 : Operation 516 [2/4] (2.32ns)   --->   "%tmp_i1 = fmul float %h2_load, 0x3FEFAE1480000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 516 'fmul' 'tmp_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 517 [2/4] (2.32ns)   --->   "%tmp_3_i1 = fmul float %tmp_2_i1, %z_gradsb1_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 517 'fmul' 'tmp_3_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 30> <Delay = 2.32>
ST_132 : Operation 518 [1/4] (2.32ns)   --->   "%tmp_i1 = fmul float %h2_load, 0x3FEFAE1480000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 518 'fmul' 'tmp_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 519 [1/4] (2.32ns)   --->   "%tmp_3_i1 = fmul float %tmp_2_i1, %z_gradsb1_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 519 'fmul' 'tmp_3_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 31> <Delay = 2.34>
ST_133 : Operation 520 [7/7] (2.34ns)   --->   "%tmp_4_i1 = fadd float %tmp_i1, %tmp_3_i1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 520 'fadd' 'tmp_4_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 32> <Delay = 2.34>
ST_134 : Operation 521 [6/7] (2.34ns)   --->   "%tmp_4_i1 = fadd float %tmp_i1, %tmp_3_i1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 521 'fadd' 'tmp_4_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 33> <Delay = 2.34>
ST_135 : Operation 522 [5/7] (2.34ns)   --->   "%tmp_4_i1 = fadd float %tmp_i1, %tmp_3_i1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 522 'fadd' 'tmp_4_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 34> <Delay = 2.34>
ST_136 : Operation 523 [4/7] (2.34ns)   --->   "%tmp_4_i1 = fadd float %tmp_i1, %tmp_3_i1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 523 'fadd' 'tmp_4_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 35> <Delay = 2.34>
ST_137 : Operation 524 [3/7] (2.34ns)   --->   "%tmp_4_i1 = fadd float %tmp_i1, %tmp_3_i1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 524 'fadd' 'tmp_4_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 36> <Delay = 2.34>
ST_138 : Operation 525 [2/7] (2.34ns)   --->   "%tmp_4_i1 = fadd float %tmp_i1, %tmp_3_i1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 525 'fadd' 'tmp_4_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 37> <Delay = 2.34>
ST_139 : Operation 526 [1/7] (2.34ns)   --->   "%tmp_4_i1 = fadd float %tmp_i1, %tmp_3_i1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 526 'fadd' 'tmp_4_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 38> <Delay = 1.53>
ST_140 : Operation 527 [1/1] (1.15ns)   --->   "store float %tmp_4_i1, float* %h2_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 527 'store' <Predicate = (!icmp_ln66_1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_140 : Operation 528 [2/2] (1.53ns)   --->   "%tmp_7_i1 = fpext float %tmp_4_i1 to double" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 528 'fpext' 'tmp_7_i1' <Predicate = (!icmp_ln66_1)> <Delay = 1.53> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 141 <SV = 39> <Delay = 1.53>
ST_141 : Operation 529 [1/2] (1.53ns)   --->   "%tmp_7_i1 = fpext float %tmp_4_i1 to double" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 529 'fpext' 'tmp_7_i1' <Predicate = (!icmp_ln66_1)> <Delay = 1.53> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 142 <SV = 40> <Delay = 2.05>
ST_142 : Operation 530 [30/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 530 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 143 <SV = 41> <Delay = 2.05>
ST_143 : Operation 531 [29/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 531 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 144 <SV = 42> <Delay = 2.05>
ST_144 : Operation 532 [28/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 532 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 145 <SV = 43> <Delay = 2.05>
ST_145 : Operation 533 [27/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 533 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 146 <SV = 44> <Delay = 2.05>
ST_146 : Operation 534 [26/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 534 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 147 <SV = 45> <Delay = 2.05>
ST_147 : Operation 535 [25/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 535 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 148 <SV = 46> <Delay = 2.05>
ST_148 : Operation 536 [24/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 536 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 149 <SV = 47> <Delay = 2.05>
ST_149 : Operation 537 [23/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 537 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 150 <SV = 48> <Delay = 2.05>
ST_150 : Operation 538 [22/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 538 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 151 <SV = 49> <Delay = 2.05>
ST_151 : Operation 539 [21/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 539 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 152 <SV = 50> <Delay = 2.05>
ST_152 : Operation 540 [20/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 540 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 153 <SV = 51> <Delay = 2.05>
ST_153 : Operation 541 [19/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 541 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 154 <SV = 52> <Delay = 2.05>
ST_154 : Operation 542 [18/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 542 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 155 <SV = 53> <Delay = 2.05>
ST_155 : Operation 543 [17/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 543 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 156 <SV = 54> <Delay = 2.05>
ST_156 : Operation 544 [16/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 544 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 157 <SV = 55> <Delay = 2.05>
ST_157 : Operation 545 [15/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 545 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 158 <SV = 56> <Delay = 2.05>
ST_158 : Operation 546 [14/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 546 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 159 <SV = 57> <Delay = 2.05>
ST_159 : Operation 547 [13/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 547 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 160 <SV = 58> <Delay = 2.05>
ST_160 : Operation 548 [12/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 548 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 161 <SV = 59> <Delay = 2.05>
ST_161 : Operation 549 [11/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 549 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 162 <SV = 60> <Delay = 2.05>
ST_162 : Operation 550 [10/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 550 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 163 <SV = 61> <Delay = 2.05>
ST_163 : Operation 551 [9/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 551 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 164 <SV = 62> <Delay = 2.05>
ST_164 : Operation 552 [8/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 552 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 165 <SV = 63> <Delay = 2.05>
ST_165 : Operation 553 [7/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 553 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 166 <SV = 64> <Delay = 2.05>
ST_166 : Operation 554 [6/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 554 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 167 <SV = 65> <Delay = 2.05>
ST_167 : Operation 555 [5/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 555 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 168 <SV = 66> <Delay = 2.05>
ST_168 : Operation 556 [4/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 556 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 169 <SV = 67> <Delay = 2.05>
ST_169 : Operation 557 [3/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 557 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 170 <SV = 68> <Delay = 2.05>
ST_170 : Operation 558 [2/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 558 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 171 <SV = 69> <Delay = 2.05>
ST_171 : Operation 559 [1/30] (2.05ns)   --->   "%tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 559 'dsqrt' 'tmp_8_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.05> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 29> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 172 <SV = 70> <Delay = 1.90>
ST_172 : Operation 560 [8/8] (1.90ns)   --->   "%tmp_i1_24 = fadd double %tmp_8_i1, 0x3E45798EE0000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 560 'dadd' 'tmp_i1_24' <Predicate = (!icmp_ln66_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 71> <Delay = 1.90>
ST_173 : Operation 561 [7/8] (1.90ns)   --->   "%tmp_i1_24 = fadd double %tmp_8_i1, 0x3E45798EE0000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 561 'dadd' 'tmp_i1_24' <Predicate = (!icmp_ln66_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 72> <Delay = 2.32>
ST_174 : Operation 562 [4/4] (2.32ns)   --->   "%tmp_5_i1 = fmul float %z_gradsb1_load, 0x3F847AE140000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 562 'fmul' 'tmp_5_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 563 [6/8] (1.90ns)   --->   "%tmp_i1_24 = fadd double %tmp_8_i1, 0x3E45798EE0000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 563 'dadd' 'tmp_i1_24' <Predicate = (!icmp_ln66_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 73> <Delay = 2.32>
ST_175 : Operation 564 [3/4] (2.32ns)   --->   "%tmp_5_i1 = fmul float %z_gradsb1_load, 0x3F847AE140000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 564 'fmul' 'tmp_5_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 565 [5/8] (1.90ns)   --->   "%tmp_i1_24 = fadd double %tmp_8_i1, 0x3E45798EE0000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 565 'dadd' 'tmp_i1_24' <Predicate = (!icmp_ln66_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 74> <Delay = 2.32>
ST_176 : Operation 566 [2/4] (2.32ns)   --->   "%tmp_5_i1 = fmul float %z_gradsb1_load, 0x3F847AE140000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 566 'fmul' 'tmp_5_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 567 [4/8] (1.90ns)   --->   "%tmp_i1_24 = fadd double %tmp_8_i1, 0x3E45798EE0000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 567 'dadd' 'tmp_i1_24' <Predicate = (!icmp_ln66_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 75> <Delay = 2.32>
ST_177 : Operation 568 [1/4] (2.32ns)   --->   "%tmp_5_i1 = fmul float %z_gradsb1_load, 0x3F847AE140000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 568 'fmul' 'tmp_5_i1' <Predicate = (!icmp_ln66_1)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 569 [3/8] (1.90ns)   --->   "%tmp_i1_24 = fadd double %tmp_8_i1, 0x3E45798EE0000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 569 'dadd' 'tmp_i1_24' <Predicate = (!icmp_ln66_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 76> <Delay = 1.90>
ST_178 : Operation 570 [2/2] (1.53ns)   --->   "%tmp_6_i1 = fpext float %tmp_5_i1 to double" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 570 'fpext' 'tmp_6_i1' <Predicate = (!icmp_ln66_1)> <Delay = 1.53> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_178 : Operation 571 [2/8] (1.90ns)   --->   "%tmp_i1_24 = fadd double %tmp_8_i1, 0x3E45798EE0000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 571 'dadd' 'tmp_i1_24' <Predicate = (!icmp_ln66_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 77> <Delay = 1.90>
ST_179 : Operation 572 [1/2] (1.53ns)   --->   "%tmp_6_i1 = fpext float %tmp_5_i1 to double" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 572 'fpext' 'tmp_6_i1' <Predicate = (!icmp_ln66_1)> <Delay = 1.53> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_179 : Operation 573 [1/8] (1.90ns)   --->   "%tmp_i1_24 = fadd double %tmp_8_i1, 0x3E45798EE0000000" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 573 'dadd' 'tmp_i1_24' <Predicate = (!icmp_ln66_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 78> <Delay = 2.35>
ST_180 : Operation 574 [31/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 574 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 79> <Delay = 2.35>
ST_181 : Operation 575 [30/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 575 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 80> <Delay = 2.35>
ST_182 : Operation 576 [29/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 576 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 81> <Delay = 2.35>
ST_183 : Operation 577 [28/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 577 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 82> <Delay = 2.35>
ST_184 : Operation 578 [27/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 578 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 83> <Delay = 2.35>
ST_185 : Operation 579 [26/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 579 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 84> <Delay = 2.35>
ST_186 : Operation 580 [25/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 580 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 85> <Delay = 2.35>
ST_187 : Operation 581 [24/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 581 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 86> <Delay = 2.35>
ST_188 : Operation 582 [23/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 582 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 87> <Delay = 2.35>
ST_189 : Operation 583 [22/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 583 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 88> <Delay = 2.35>
ST_190 : Operation 584 [21/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 584 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 89> <Delay = 2.35>
ST_191 : Operation 585 [20/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 585 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 90> <Delay = 2.35>
ST_192 : Operation 586 [19/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 586 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 91> <Delay = 2.35>
ST_193 : Operation 587 [18/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 587 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 92> <Delay = 2.35>
ST_194 : Operation 588 [17/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 588 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 93> <Delay = 2.35>
ST_195 : Operation 589 [16/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 589 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 94> <Delay = 2.35>
ST_196 : Operation 590 [15/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 590 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 95> <Delay = 2.35>
ST_197 : Operation 591 [14/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 591 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 96> <Delay = 2.35>
ST_198 : Operation 592 [13/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 592 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 97> <Delay = 2.35>
ST_199 : Operation 593 [12/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 593 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 98> <Delay = 2.35>
ST_200 : Operation 594 [11/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 594 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 99> <Delay = 2.35>
ST_201 : Operation 595 [10/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 595 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 100> <Delay = 2.35>
ST_202 : Operation 596 [9/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 596 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 101> <Delay = 2.35>
ST_203 : Operation 597 [8/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 597 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 102> <Delay = 2.35>
ST_204 : Operation 598 [7/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 598 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 103> <Delay = 2.35>
ST_205 : Operation 599 [6/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 599 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 104> <Delay = 2.35>
ST_206 : Operation 600 [5/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 600 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 105> <Delay = 2.35>
ST_207 : Operation 601 [4/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 601 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 602 [2/2] (1.15ns)   --->   "%z_paramsb1_load = load float* %z_paramsb1_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 602 'load' 'z_paramsb1_load' <Predicate = (!icmp_ln66_1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 208 <SV = 106> <Delay = 2.35>
ST_208 : Operation 603 [3/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 603 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 604 [1/2] (1.15ns)   --->   "%z_paramsb1_load = load float* %z_paramsb1_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 604 'load' 'z_paramsb1_load' <Predicate = (!icmp_ln66_1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 209 <SV = 107> <Delay = 2.35>
ST_209 : Operation 605 [2/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 605 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 606 [2/2] (1.53ns)   --->   "%tmp_9_i = fpext float %z_paramsb1_load to double" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 606 'fpext' 'tmp_9_i' <Predicate = (!icmp_ln66_1)> <Delay = 1.53> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 210 <SV = 108> <Delay = 2.35>
ST_210 : Operation 607 [1/31] (2.35ns)   --->   "%tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 607 'ddiv' 'tmp_1_i' <Predicate = (!icmp_ln66_1)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 608 [1/2] (1.53ns)   --->   "%tmp_9_i = fpext float %z_paramsb1_load to double" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 608 'fpext' 'tmp_9_i' <Predicate = (!icmp_ln66_1)> <Delay = 1.53> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 211 <SV = 109> <Delay = 1.90>
ST_211 : Operation 609 [8/8] (1.90ns)   --->   "%tmp_10_i1 = fsub double %tmp_9_i, %tmp_1_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 609 'dsub' 'tmp_10_i1' <Predicate = (!icmp_ln66_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 110> <Delay = 1.90>
ST_212 : Operation 610 [7/8] (1.90ns)   --->   "%tmp_10_i1 = fsub double %tmp_9_i, %tmp_1_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 610 'dsub' 'tmp_10_i1' <Predicate = (!icmp_ln66_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 111> <Delay = 1.90>
ST_213 : Operation 611 [6/8] (1.90ns)   --->   "%tmp_10_i1 = fsub double %tmp_9_i, %tmp_1_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 611 'dsub' 'tmp_10_i1' <Predicate = (!icmp_ln66_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 112> <Delay = 1.90>
ST_214 : Operation 612 [5/8] (1.90ns)   --->   "%tmp_10_i1 = fsub double %tmp_9_i, %tmp_1_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 612 'dsub' 'tmp_10_i1' <Predicate = (!icmp_ln66_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 113> <Delay = 1.90>
ST_215 : Operation 613 [4/8] (1.90ns)   --->   "%tmp_10_i1 = fsub double %tmp_9_i, %tmp_1_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 613 'dsub' 'tmp_10_i1' <Predicate = (!icmp_ln66_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 114> <Delay = 1.90>
ST_216 : Operation 614 [3/8] (1.90ns)   --->   "%tmp_10_i1 = fsub double %tmp_9_i, %tmp_1_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 614 'dsub' 'tmp_10_i1' <Predicate = (!icmp_ln66_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 115> <Delay = 1.90>
ST_217 : Operation 615 [2/8] (1.90ns)   --->   "%tmp_10_i1 = fsub double %tmp_9_i, %tmp_1_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 615 'dsub' 'tmp_10_i1' <Predicate = (!icmp_ln66_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 116> <Delay = 1.90>
ST_218 : Operation 616 [1/8] (1.90ns)   --->   "%tmp_10_i1 = fsub double %tmp_9_i, %tmp_1_i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 616 'dsub' 'tmp_10_i1' <Predicate = (!icmp_ln66_1)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 117> <Delay = 1.82>
ST_219 : Operation 617 [2/2] (1.82ns)   --->   "%tmp_11_i1 = fptrunc double %tmp_10_i1 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 617 'fptrunc' 'tmp_11_i1' <Predicate = (!icmp_ln66_1)> <Delay = 1.82> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 220 <SV = 118> <Delay = 1.82>
ST_220 : Operation 618 [1/2] (1.82ns)   --->   "%tmp_11_i1 = fptrunc double %tmp_10_i1 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 618 'fptrunc' 'tmp_11_i1' <Predicate = (!icmp_ln66_1)> <Delay = 1.82> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 221 <SV = 119> <Delay = 1.15>
ST_221 : Operation 619 [1/1] (1.15ns)   --->   "store float %tmp_11_i1, float* %z_paramsb1_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 619 'store' <Predicate = (!icmp_ln66_1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_221 : Operation 620 [1/1] (0.00ns)   --->   "br label %.preheader.i19" [/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:66->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179]   --->   Operation 620 'br' <Predicate = (!icmp_ln66_1)> <Delay = 0.00>

State 222 <SV = 22> <Delay = 0.60>
ST_222 : Operation 621 [1/1] (0.60ns)   --->   "br label %update.1.exit"   --->   Operation 621 'br' <Predicate = true> <Delay = 0.60>

State 223 <SV = 23> <Delay = 1.15>
ST_223 : Operation 622 [1/1] (0.00ns)   --->   "%i7_0 = phi i19 [ %i_10, %21 ], [ 0, %update.1.exit.preheader ]"   --->   Operation 622 'phi' 'i7_0' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 623 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str60) nounwind"   --->   Operation 623 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 624 [1/1] (0.71ns)   --->   "%icmp_ln180 = icmp eq i19 %i7_0, -212288" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:180]   --->   Operation 624 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 625 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 312000, i64 312000, i64 312000) nounwind"   --->   Operation 625 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 626 [1/1] (0.56ns)   --->   "%i_10 = add i19 %i7_0, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:180]   --->   Operation 626 'add' 'i_10' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 627 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %.loopexit.loopexit, label %21" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:180]   --->   Operation 627 'br' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i19 %i7_0 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:182]   --->   Operation 628 'zext' 'zext_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_223 : Operation 629 [1/1] (0.00ns)   --->   "%z_gradsb1_addr_2 = getelementptr [312000 x float]* %z_gradsb1, i64 0, i64 %zext_ln182" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:182]   --->   Operation 629 'getelementptr' 'z_gradsb1_addr_2' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_223 : Operation 630 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %z_gradsb1_addr_2, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:182]   --->   Operation 630 'store' <Predicate = (!icmp_ln180)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_223 : Operation 631 [1/1] (0.00ns)   --->   "br label %update.1.exit" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:180]   --->   Operation 631 'br' <Predicate = (!icmp_ln180)> <Delay = 0.00>

State 224 <SV = 24> <Delay = 2.43>
ST_224 : Operation 632 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 632 'br' <Predicate = (model_read == 2)> <Delay = 0.00>
ST_224 : Operation 633 [1/5] (2.43ns)   --->   "%gmemm_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmemm_addr_1)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148]   --->   Operation 633 'writeresp' 'gmemm_addr_1_wr_resp' <Predicate = (model_read == 1)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_224 : Operation 634 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 634 'br' <Predicate = (model_read == 1)> <Delay = 0.00>
ST_224 : Operation 635 [1/1] (0.00ns)   --->   "ret void" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:187]   --->   Operation 635 'ret' <Predicate = true> <Delay = 0.00>

State 225 <SV = 5> <Delay = 2.43>
ST_225 : Operation 636 [6/7] (2.43ns)   --->   "%gmemm_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr_2, i32 4000)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135]   --->   Operation 636 'readreq' 'gmemm_addr_2_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 6> <Delay = 2.43>
ST_226 : Operation 637 [5/7] (2.43ns)   --->   "%gmemm_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr_2, i32 4000)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135]   --->   Operation 637 'readreq' 'gmemm_addr_2_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 7> <Delay = 2.43>
ST_227 : Operation 638 [4/7] (2.43ns)   --->   "%gmemm_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr_2, i32 4000)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135]   --->   Operation 638 'readreq' 'gmemm_addr_2_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 8> <Delay = 2.43>
ST_228 : Operation 639 [3/7] (2.43ns)   --->   "%gmemm_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr_2, i32 4000)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135]   --->   Operation 639 'readreq' 'gmemm_addr_2_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 9> <Delay = 2.43>
ST_229 : Operation 640 [2/7] (2.43ns)   --->   "%gmemm_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr_2, i32 4000)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135]   --->   Operation 640 'readreq' 'gmemm_addr_2_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 230 <SV = 10> <Delay = 2.43>
ST_230 : Operation 641 [1/7] (2.43ns)   --->   "%gmemm_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr_2, i32 4000)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135]   --->   Operation 641 'readreq' 'gmemm_addr_2_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_230 : Operation 642 [1/1] (0.60ns)   --->   "br label %.preheader4"   --->   Operation 642 'br' <Predicate = true> <Delay = 0.60>

State 231 <SV = 11> <Delay = 0.62>
ST_231 : Operation 643 [1/1] (0.00ns)   --->   "%i1_0 = phi i12 [ %i_2, %4 ], [ 0, %.preheader4.preheader ]"   --->   Operation 643 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 644 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str55) nounwind"   --->   Operation 644 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 645 [1/1] (0.62ns)   --->   "%icmp_ln133 = icmp eq i12 %i1_0, -96" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:133]   --->   Operation 645 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 646 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4000, i64 4000, i64 4000) nounwind"   --->   Operation 646 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 647 [1/1] (0.52ns)   --->   "%i_2 = add i12 %i1_0, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:133]   --->   Operation 647 'add' 'i_2' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 648 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %.preheader3.preheader, label %4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:133]   --->   Operation 648 'br' <Predicate = true> <Delay = 0.00>

State 232 <SV = 12> <Delay = 2.43>
ST_232 : Operation 649 [1/1] (2.43ns)   --->   "%gmemm_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmemm_addr_2)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135]   --->   Operation 649 'read' 'gmemm_addr_2_read' <Predicate = (!icmp_ln133)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 233 <SV = 13> <Delay = 1.15>
ST_233 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i12 %i1_0 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135]   --->   Operation 650 'zext' 'zext_ln135' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_233 : Operation 651 [1/1] (0.00ns)   --->   "%bufferx_addr = getelementptr inbounds [4000 x float]* %bufferx, i64 0, i64 %zext_ln135" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135]   --->   Operation 651 'getelementptr' 'bufferx_addr' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_233 : Operation 652 [1/1] (1.15ns)   --->   "store float %gmemm_addr_2_read, float* %bufferx_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135]   --->   Operation 652 'store' <Predicate = (!icmp_ln133)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_233 : Operation 653 [1/1] (0.00ns)   --->   "br label %.preheader4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:133]   --->   Operation 653 'br' <Predicate = (!icmp_ln133)> <Delay = 0.00>

State 234 <SV = 12> <Delay = 0.60>
ST_234 : Operation 654 [1/1] (0.60ns)   --->   "br label %.preheader3"   --->   Operation 654 'br' <Predicate = true> <Delay = 0.60>

State 235 <SV = 13> <Delay = 1.15>
ST_235 : Operation 655 [1/1] (0.00ns)   --->   "%i2_0 = phi i19 [ %i_4, %5 ], [ 0, %.preheader3.preheader ]"   --->   Operation 655 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 656 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str56) nounwind"   --->   Operation 656 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 657 [1/1] (0.71ns)   --->   "%icmp_ln139 = icmp eq i19 %i2_0, -212288" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:139]   --->   Operation 657 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 658 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 312000, i64 312000, i64 312000) nounwind"   --->   Operation 658 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 659 [1/1] (0.56ns)   --->   "%i_4 = add i19 %i2_0, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:139]   --->   Operation 659 'add' 'i_4' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 660 [1/1] (0.00ns)   --->   "br i1 %icmp_ln139, label %6, label %5" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:139]   --->   Operation 660 'br' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i19 %i2_0 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:141]   --->   Operation 661 'zext' 'zext_ln141' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_235 : Operation 662 [1/1] (0.00ns)   --->   "%buffery_addr = getelementptr inbounds [312000 x float]* %buffery, i64 0, i64 %zext_ln141" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:141]   --->   Operation 662 'getelementptr' 'buffery_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_235 : Operation 663 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %buffery_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:141]   --->   Operation 663 'store' <Predicate = (!icmp_ln139)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_235 : Operation 664 [1/1] (0.00ns)   --->   "br label %.preheader3" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:139]   --->   Operation 664 'br' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 236 <SV = 14> <Delay = 0.00>
ST_236 : Operation 665 [2/2] (0.00ns)   --->   "call fastcc void @forward.1([4000 x float]* %z_a_actc, [4000 x float]* %bufferx, [312000 x float]* %buffery, [33280 x float]* %z_paramsw1, [312000 x float]* %z_paramsb1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:41->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 665 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 237 <SV = 15> <Delay = 0.60>
ST_237 : Operation 666 [1/2] (0.00ns)   --->   "call fastcc void @forward.1([4000 x float]* %z_a_actc, [4000 x float]* %bufferx, [312000 x float]* %buffery, [33280 x float]* %z_paramsw1, [312000 x float]* %z_paramsb1) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:41->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 666 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_237 : Operation 667 [1/1] (0.60ns)   --->   "br label %7" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:50->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 667 'br' <Predicate = true> <Delay = 0.60>

State 238 <SV = 16> <Delay = 1.15>
ST_238 : Operation 668 [1/1] (0.00ns)   --->   "%i_0_i_i14 = phi i19 [ 0, %6 ], [ %i_7, %._crit_edge1.i.i ]"   --->   Operation 668 'phi' 'i_0_i_i14' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 669 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str43) nounwind"   --->   Operation 669 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 670 [1/1] (0.71ns)   --->   "%icmp_ln50 = icmp eq i19 %i_0_i_i14, -212288" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:50->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 670 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 671 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 312000, i64 312000, i64 312000) nounwind"   --->   Operation 671 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 672 [1/1] (0.56ns)   --->   "%i_7 = add i19 %i_0_i_i14, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:50->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 672 'add' 'i_7' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 673 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %predict.exit, label %8" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:50->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 673 'br' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i19 %i_0_i_i14 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 674 'zext' 'zext_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_238 : Operation 675 [1/1] (0.00ns)   --->   "%buffery_addr_1 = getelementptr [312000 x float]* %buffery, i64 0, i64 %zext_ln52" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 675 'getelementptr' 'buffery_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_238 : Operation 676 [2/2] (1.15ns)   --->   "%buffery_load = load float* %buffery_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 676 'load' 'buffery_load' <Predicate = (!icmp_ln50)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_238 : Operation 677 [1/1] (0.00ns)   --->   "br label %7" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:50->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 677 'br' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 239 <SV = 17> <Delay = 1.15>
ST_239 : Operation 678 [1/2] (1.15ns)   --->   "%buffery_load = load float* %buffery_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 678 'load' 'buffery_load' <Predicate = (!icmp_ln50)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 240 <SV = 18> <Delay = 1.64>
ST_240 : Operation 679 [2/2] (1.64ns)   --->   "%tmp_s = fcmp olt float %buffery_load, 0.000000e+00" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 679 'fcmp' 'tmp_s' <Predicate = (!icmp_ln50)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 19> <Delay = 2.37>
ST_241 : Operation 680 [1/1] (0.00ns)   --->   "%bitcast_ln52 = bitcast float %buffery_load to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 680 'bitcast' 'bitcast_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_241 : Operation 681 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln52, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 681 'partselect' 'tmp' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_241 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i32 %bitcast_ln52 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 682 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_241 : Operation 683 [1/1] (0.58ns)   --->   "%icmp_ln52 = icmp ne i8 %tmp, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 683 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 684 [1/1] (0.75ns)   --->   "%icmp_ln52_1 = icmp eq i23 %trunc_ln52, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 684 'icmp' 'icmp_ln52_1' <Predicate = (!icmp_ln50)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node and_ln52)   --->   "%or_ln52 = or i1 %icmp_ln52_1, %icmp_ln52" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 685 'or' 'or_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 686 [1/2] (1.64ns)   --->   "%tmp_s = fcmp olt float %buffery_load, 0.000000e+00" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 686 'fcmp' 'tmp_s' <Predicate = (!icmp_ln50)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 687 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln52 = and i1 %or_ln52, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 687 'and' 'and_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 688 [1/1] (0.60ns)   --->   "br i1 %and_ln52, label %9, label %._crit_edge.i.i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 688 'br' <Predicate = (!icmp_ln50)> <Delay = 0.60>
ST_241 : Operation 689 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %buffery_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:54->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 689 'store' <Predicate = (!icmp_ln50 & and_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_241 : Operation 690 [1/1] (0.60ns)   --->   "br label %._crit_edge.i.i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:55->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 690 'br' <Predicate = (!icmp_ln50 & and_ln52)> <Delay = 0.60>

State 242 <SV = 20> <Delay = 1.64>
ST_242 : Operation 691 [1/1] (0.00ns)   --->   "%empty_16 = phi float [ 0.000000e+00, %9 ], [ %buffery_load, %8 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 691 'phi' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 692 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast float %empty_16 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:56->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 692 'bitcast' 'bitcast_ln56' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln56, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:56->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 693 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i32 %bitcast_ln56 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:56->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 694 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 695 [1/1] (0.58ns)   --->   "%icmp_ln56 = icmp ne i8 %tmp_1, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:56->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 695 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 696 [1/1] (0.75ns)   --->   "%icmp_ln56_1 = icmp eq i23 %trunc_ln56, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:56->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 696 'icmp' 'icmp_ln56_1' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 697 [2/2] (1.64ns)   --->   "%tmp_2 = fcmp oeq float %empty_16, 0.000000e+00" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:56->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 697 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 21> <Delay = 1.77>
ST_243 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node and_ln56)   --->   "%or_ln56 = or i1 %icmp_ln56_1, %icmp_ln56" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:56->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 698 'or' 'or_ln56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 699 [1/2] (1.64ns)   --->   "%tmp_2 = fcmp oeq float %empty_16, 0.000000e+00" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:56->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 699 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 700 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln56 = and i1 %or_ln56, %tmp_2" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:56->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 700 'and' 'and_ln56' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 701 [1/1] (0.00ns)   --->   "br i1 %and_ln56, label %10, label %._crit_edge1.i.i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:56->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 701 'br' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 702 [1/1] (0.00ns)   --->   "%z_b_mask_addr_1 = getelementptr [312000 x i1]* %z_b_mask, i64 0, i64 %zext_ln52" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:58->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 702 'getelementptr' 'z_b_mask_addr_1' <Predicate = (and_ln56)> <Delay = 0.00>
ST_243 : Operation 703 [1/1] (1.15ns)   --->   "store i1 true, i1* %z_b_mask_addr_1, align 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:58->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 703 'store' <Predicate = (and_ln56)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_243 : Operation 704 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i.i" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:59->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 704 'br' <Predicate = (and_ln56)> <Delay = 0.00>

State 244 <SV = 17> <Delay = 0.00>
ST_244 : Operation 705 [2/2] (0.00ns)   --->   "call fastcc void @forward([312000 x i2]* %z_c_max, [312000 x float]* %buffery) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:43->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 705 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 245 <SV = 18> <Delay = 2.43>
ST_245 : Operation 706 [1/2] (0.00ns)   --->   "call fastcc void @forward([312000 x i2]* %z_c_max, [312000 x float]* %buffery) nounwind" [/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:43->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144]   --->   Operation 706 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_245 : Operation 707 [1/1] (2.43ns)   --->   "%gmemm_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmemm_addr_1, i32 24000)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148]   --->   Operation 707 'writereq' 'gmemm_addr_1_wr_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_245 : Operation 708 [1/1] (0.60ns)   --->   "br label %11" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:146]   --->   Operation 708 'br' <Predicate = true> <Delay = 0.60>

State 246 <SV = 19> <Delay = 1.15>
ST_246 : Operation 709 [1/1] (0.00ns)   --->   "%i3_0 = phi i15 [ 0, %predict.exit ], [ %i_6, %12 ]"   --->   Operation 709 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 710 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str57) nounwind"   --->   Operation 710 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 711 [1/1] (0.66ns)   --->   "%icmp_ln146 = icmp eq i15 %i3_0, -8768" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:146]   --->   Operation 711 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 712 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24000, i64 24000, i64 24000) nounwind"   --->   Operation 712 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 713 [1/1] (0.58ns)   --->   "%i_6 = add i15 %i3_0, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:146]   --->   Operation 713 'add' 'i_6' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 714 [1/1] (0.00ns)   --->   "br i1 %icmp_ln146, label %.loopexit.loopexit7, label %12" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:146]   --->   Operation 714 'br' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i15 %i3_0 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148]   --->   Operation 715 'zext' 'zext_ln148' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_246 : Operation 716 [1/1] (0.00ns)   --->   "%buffery_addr_2 = getelementptr inbounds [312000 x float]* %buffery, i64 0, i64 %zext_ln148" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148]   --->   Operation 716 'getelementptr' 'buffery_addr_2' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_246 : Operation 717 [2/2] (1.15ns)   --->   "%buffery_load_1 = load float* %buffery_addr_2, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148]   --->   Operation 717 'load' 'buffery_load_1' <Predicate = (!icmp_ln146)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 247 <SV = 20> <Delay = 1.15>
ST_247 : Operation 718 [1/2] (1.15ns)   --->   "%buffery_load_1 = load float* %buffery_addr_2, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148]   --->   Operation 718 'load' 'buffery_load_1' <Predicate = (!icmp_ln146)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 248 <SV = 21> <Delay = 2.43>
ST_248 : Operation 719 [1/1] (2.43ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %gmemm_addr_1, float %buffery_load_1, i4 -1)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148]   --->   Operation 719 'write' <Predicate = (!icmp_ln146)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_248 : Operation 720 [1/1] (0.00ns)   --->   "br label %11" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:146]   --->   Operation 720 'br' <Predicate = (!icmp_ln146)> <Delay = 0.00>

State 249 <SV = 20> <Delay = 2.43>
ST_249 : Operation 721 [5/5] (2.43ns)   --->   "%gmemm_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmemm_addr_1)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148]   --->   Operation 721 'writeresp' 'gmemm_addr_1_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 250 <SV = 21> <Delay = 2.43>
ST_250 : Operation 722 [4/5] (2.43ns)   --->   "%gmemm_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmemm_addr_1)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148]   --->   Operation 722 'writeresp' 'gmemm_addr_1_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 251 <SV = 22> <Delay = 2.43>
ST_251 : Operation 723 [3/5] (2.43ns)   --->   "%gmemm_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmemm_addr_1)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148]   --->   Operation 723 'writeresp' 'gmemm_addr_1_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 252 <SV = 23> <Delay = 2.43>
ST_252 : Operation 724 [2/5] (2.43ns)   --->   "%gmemm_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmemm_addr_1)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148]   --->   Operation 724 'writeresp' 'gmemm_addr_1_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'model' [6]  (1 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:21->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119) [42]  (0 ns)
	'getelementptr' operation ('z_paramsw1_addr', /home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:23->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119) [50]  (0 ns)
	'store' operation ('store_ln23', /home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:23->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119) of constant 2 on array 'z.paramsw1', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119 [51]  (1.16 ns)

 <State 3>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:27->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119) [58]  (0.603 ns)

 <State 4>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:27->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119) [58]  (0 ns)
	'getelementptr' operation ('z_paramsb1_addr', /home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:29->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119) [66]  (0 ns)
	'store' operation ('store_ln29', /home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:29->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:32->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119) of constant 2 on array 'params', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119 [67]  (1.16 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166) [74]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166) [74]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166) [74]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166) [74]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166) [74]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166) [74]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166) [74]  (2.43 ns)

 <State 12>: 0.664ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:164) [77]  (0 ns)
	'icmp' operation ('icmp_ln164', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:164) [79]  (0.664 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166) [85]  (2.43 ns)

 <State 14>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('bufferd_addr', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166) [86]  (0 ns)
	'store' operation ('store_ln166', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166) of variable 'gmemm_addr_read', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:166 on array 'bufferd', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:163 [87]  (1.16 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('o') with incoming values : ('o', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:68->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:58->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170) [93]  (0.603 ns)

 <State 17>: 1.16ns
The critical path consists of the following:
	'phi' operation ('o') with incoming values : ('o', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:68->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:58->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170) [93]  (0 ns)
	'getelementptr' operation ('z_b_mask_addr', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:58->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170) [101]  (0 ns)
	'load' operation ('z_b_mask_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:58->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170) on array 'z.b.mask', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119 [102]  (1.16 ns)

 <State 18>: 1.16ns
The critical path consists of the following:
	'load' operation ('z_b_mask_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:58->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:170) on array 'z.b.mask', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119 [102]  (1.16 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:66->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [114]  (0.603 ns)

 <State 21>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:66->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [114]  (0 ns)
	'getelementptr' operation ('z_gradsw1_addr_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [125]  (0 ns)
	'load' operation ('z_gradsw1_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) on array 'z.gradsw1', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119 [126]  (1.16 ns)

 <State 22>: 1.16ns
The critical path consists of the following:
	'load' operation ('z_gradsw1_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) on array 'z.gradsw1', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119 [126]  (1.16 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [127]  (2.32 ns)

 <State 24>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [127]  (2.32 ns)

 <State 25>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [127]  (2.32 ns)

 <State 26>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [127]  (2.32 ns)

 <State 27>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [124]  (2.32 ns)

 <State 28>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [124]  (2.32 ns)

 <State 29>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [124]  (2.32 ns)

 <State 30>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [124]  (2.32 ns)

 <State 31>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [129]  (2.34 ns)

 <State 32>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [129]  (2.34 ns)

 <State 33>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [129]  (2.34 ns)

 <State 34>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [129]  (2.34 ns)

 <State 35>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [129]  (2.34 ns)

 <State 36>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [129]  (2.34 ns)

 <State 37>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [129]  (2.34 ns)

 <State 38>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('tmp_7_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [133]  (1.54 ns)

 <State 39>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('tmp_7_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [133]  (1.54 ns)

 <State 40>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 41>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 42>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 43>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 44>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 45>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 46>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 47>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 48>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 49>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 50>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 51>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 52>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 53>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 54>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 55>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 56>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 57>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 58>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 59>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 60>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 61>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 62>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 63>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 64>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 65>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 66>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 67>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 68>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 69>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [134]  (2.05 ns)

 <State 70>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('tmp_i_21', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [135]  (1.91 ns)

 <State 71>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('tmp_i_21', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [135]  (1.91 ns)

 <State 72>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [131]  (2.32 ns)

 <State 73>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [131]  (2.32 ns)

 <State 74>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [131]  (2.32 ns)

 <State 75>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [131]  (2.32 ns)

 <State 76>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('tmp_i_21', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [135]  (1.91 ns)

 <State 77>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('tmp_i_21', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [135]  (1.91 ns)

 <State 78>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 79>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 80>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 81>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 82>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 83>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 84>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 85>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 86>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 87>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 88>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 89>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 90>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 91>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 92>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 93>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 94>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 95>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 96>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 97>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 98>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 99>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 100>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 101>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 102>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 103>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 104>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 105>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 106>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 107>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 108>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_10_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [136]  (2.35 ns)

 <State 109>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('tmp_12_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [140]  (1.91 ns)

 <State 110>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('tmp_12_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [140]  (1.91 ns)

 <State 111>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('tmp_12_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [140]  (1.91 ns)

 <State 112>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('tmp_12_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [140]  (1.91 ns)

 <State 113>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('tmp_12_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [140]  (1.91 ns)

 <State 114>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('tmp_12_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [140]  (1.91 ns)

 <State 115>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('tmp_12_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [140]  (1.91 ns)

 <State 116>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('tmp_12_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [140]  (1.91 ns)

 <State 117>: 1.83ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_13_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [141]  (1.83 ns)

 <State 118>: 1.83ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_13_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) [141]  (1.83 ns)

 <State 119>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln72', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172) of variable 'tmp_13_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:172 on array 'z.paramsw1', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119 [142]  (1.16 ns)

 <State 120>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:174) [147]  (0.603 ns)

 <State 121>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:174) [147]  (0 ns)
	'getelementptr' operation ('z_gradsw1_addr_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:176) [155]  (0 ns)
	'store' operation ('store_ln176', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:176) of constant 0 on array 'z.gradsw1', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119 [156]  (1.16 ns)

 <State 122>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:66->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [161]  (0.603 ns)

 <State 123>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:66->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [161]  (0 ns)
	'getelementptr' operation ('z_gradsb1_addr_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [172]  (0 ns)
	'load' operation ('z_gradsb1_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) on array 'grads', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119 [173]  (1.16 ns)

 <State 124>: 1.16ns
The critical path consists of the following:
	'load' operation ('z_gradsb1_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) on array 'grads', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119 [173]  (1.16 ns)

 <State 125>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [174]  (2.32 ns)

 <State 126>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [174]  (2.32 ns)

 <State 127>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [174]  (2.32 ns)

 <State 128>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [174]  (2.32 ns)

 <State 129>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [171]  (2.32 ns)

 <State 130>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [171]  (2.32 ns)

 <State 131>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [171]  (2.32 ns)

 <State 132>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:70->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [171]  (2.32 ns)

 <State 133>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [176]  (2.34 ns)

 <State 134>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [176]  (2.34 ns)

 <State 135>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [176]  (2.34 ns)

 <State 136>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [176]  (2.34 ns)

 <State 137>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [176]  (2.34 ns)

 <State 138>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [176]  (2.34 ns)

 <State 139>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:71->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [176]  (2.34 ns)

 <State 140>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('tmp_7_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [180]  (1.54 ns)

 <State 141>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('tmp_7_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [180]  (1.54 ns)

 <State 142>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 143>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 144>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 145>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 146>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 147>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 148>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 149>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 150>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 151>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 152>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 153>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 154>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 155>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 156>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 157>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 158>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 159>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 160>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 161>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 162>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 163>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 164>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 165>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 166>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 167>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 168>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 169>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 170>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 171>: 2.05ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_8_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [181]  (2.05 ns)

 <State 172>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('tmp_i1_24', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [182]  (1.91 ns)

 <State 173>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('tmp_i1_24', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [182]  (1.91 ns)

 <State 174>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [178]  (2.32 ns)

 <State 175>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [178]  (2.32 ns)

 <State 176>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [178]  (2.32 ns)

 <State 177>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [178]  (2.32 ns)

 <State 178>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('tmp_i1_24', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [182]  (1.91 ns)

 <State 179>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('tmp_i1_24', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [182]  (1.91 ns)

 <State 180>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 181>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 182>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 183>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 184>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 185>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 186>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 187>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 188>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 189>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 190>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 191>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 192>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 193>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 194>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 195>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 196>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 197>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 198>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 199>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 200>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 201>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 202>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 203>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 204>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 205>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 206>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 207>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 208>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 209>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 210>: 2.35ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [183]  (2.35 ns)

 <State 211>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('tmp_10_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [187]  (1.91 ns)

 <State 212>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('tmp_10_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [187]  (1.91 ns)

 <State 213>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('tmp_10_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [187]  (1.91 ns)

 <State 214>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('tmp_10_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [187]  (1.91 ns)

 <State 215>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('tmp_10_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [187]  (1.91 ns)

 <State 216>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('tmp_10_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [187]  (1.91 ns)

 <State 217>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('tmp_10_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [187]  (1.91 ns)

 <State 218>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('tmp_10_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [187]  (1.91 ns)

 <State 219>: 1.83ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_11_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [188]  (1.83 ns)

 <State 220>: 1.83ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_11_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) [188]  (1.83 ns)

 <State 221>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln72', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179) of variable 'tmp_11_i1', /home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h:72->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:179 on array 'params', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119 [189]  (1.16 ns)

 <State 222>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:180) [194]  (0.603 ns)

 <State 223>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:180) [194]  (0 ns)
	'getelementptr' operation ('z_gradsb1_addr_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:182) [202]  (0 ns)
	'store' operation ('store_ln182', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:182) of constant 0 on array 'grads', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:119 [203]  (1.16 ns)

 <State 224>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148) [298]  (2.43 ns)

 <State 225>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135) [208]  (2.43 ns)

 <State 226>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135) [208]  (2.43 ns)

 <State 227>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135) [208]  (2.43 ns)

 <State 228>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135) [208]  (2.43 ns)

 <State 229>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135) [208]  (2.43 ns)

 <State 230>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135) [208]  (2.43 ns)

 <State 231>: 0.629ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:133) [211]  (0 ns)
	'icmp' operation ('icmp_ln133', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:133) [213]  (0.629 ns)

 <State 232>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135) [219]  (2.43 ns)

 <State 233>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('bufferx_addr', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135) [220]  (0 ns)
	'store' operation ('store_ln135', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135) of variable 'gmemm_addr_2_read', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:135 on array 'bufferx', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:132 [221]  (1.16 ns)

 <State 234>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:139) [226]  (0.603 ns)

 <State 235>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:139) [226]  (0 ns)
	'getelementptr' operation ('buffery_addr', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:141) [234]  (0 ns)
	'store' operation ('store_ln141', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:141) of constant 0 on array 'buffery', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:138 [235]  (1.16 ns)

 <State 236>: 0ns
The critical path consists of the following:

 <State 237>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:50->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144) [241]  (0.603 ns)

 <State 238>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:50->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144) [241]  (0 ns)
	'getelementptr' operation ('buffery_addr_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144) [249]  (0 ns)
	'load' operation ('buffery_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144) on array 'buffery', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:138 [250]  (1.16 ns)

 <State 239>: 1.16ns
The critical path consists of the following:
	'load' operation ('buffery_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144) on array 'buffery', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:138 [250]  (1.16 ns)

 <State 240>: 1.65ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144) [257]  (1.65 ns)

 <State 241>: 2.37ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144) [257]  (1.65 ns)
	'and' operation ('and_ln52', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144) [258]  (0.122 ns)
	multiplexor before 'phi' operation ('empty_16', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144) with incoming values : ('buffery_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144) [264]  (0.603 ns)

 <State 242>: 1.65ns
The critical path consists of the following:
	'phi' operation ('empty_16', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144) with incoming values : ('buffery_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:52->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144) [264]  (0 ns)
	'fcmp' operation ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:56->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144) [271]  (1.65 ns)

 <State 243>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:56->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144) [271]  (1.65 ns)
	'and' operation ('and_ln56', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:56->/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h:42->/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:144) [272]  (0.122 ns)

 <State 244>: 0ns
The critical path consists of the following:

 <State 245>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148) [282]  (2.43 ns)

 <State 246>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:146) [285]  (0 ns)
	'getelementptr' operation ('buffery_addr_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148) [293]  (0 ns)
	'load' operation ('buffery_load_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148) on array 'buffery', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:138 [294]  (1.16 ns)

 <State 247>: 1.16ns
The critical path consists of the following:
	'load' operation ('buffery_load_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148) on array 'buffery', /home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:138 [294]  (1.16 ns)

 <State 248>: 2.43ns
The critical path consists of the following:
	bus write on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148) [295]  (2.43 ns)

 <State 249>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148) [298]  (2.43 ns)

 <State 250>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148) [298]  (2.43 ns)

 <State 251>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148) [298]  (2.43 ns)

 <State 252>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmemm' (/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp:148) [298]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
