{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 17:03:27 2019 " "Info: Processing started: Fri May 17 17:03:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SrlOp_2275 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SrlOp_2275\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Sllv_2591 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Sllv_2591\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Srav_2391 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Srav_2391\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SravWriteReg_2333 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SravWriteReg_2333\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SravOp_2361 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SravOp_2361\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SraWriteReg_2475 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SraWriteReg_2475\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SllOp_2419 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SllOp_2419\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SllvOp_2447 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SllvOp_2447\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SllWriteReg_2619 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SllWriteReg_2619\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SrlWriteReg_2247 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SrlWriteReg_2247\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SllvWriteReg_2561 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SllvWriteReg_2561\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Srl_2305 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Srl_2305\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SraOp_2503 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SraOp_2503\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WaitMemRead2_2855 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WaitMemRead2_2855\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Sll_2649 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Sll_2649\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Sra_2533 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Sra_2533\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Lw_1909 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Lw_1909\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Jr_2679 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Jr_2679\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Decode_3025 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Decode_3025\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.OverflowExc_2189 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.OverflowExc_2189\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.LGet_1881 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.LGet_1881\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WaitMemRead_3053 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WaitMemRead_3053\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.BleCompare_1937 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.BleCompare_1937\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Slt_2219 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Slt_2219\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.BeqCompare_2105 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.BeqCompare_2105\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.BgtCompare_1993 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.BgtCompare_1993\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.BneCompare_2049 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.BneCompare_2049\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Rte_2709 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Rte_2709\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.And_2827 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.And_2827\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Start_3081 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Start_3081\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Ble_1965 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Ble_1965\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Beq_2133 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Beq_2133\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Bgt_2021 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Bgt_2021\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Addi_2911 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Addi_2911\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WriteInPC_2737 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WriteInPC_2737\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Break_2767 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Break_2767\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Sub_2797 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Sub_2797\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Add_2997 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Add_2997\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Addiu_2161 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Addiu_2161\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Bne_2077 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Bne_2077\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.LSave_1853 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.LSave_1853\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.LSaveb_1793 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.LSaveb_1793\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.LSaveh_1823 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.LSaveh_1823\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WriteInReg_2967 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WriteInReg_2967\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Lui2_1735 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Lui2_1735\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WriteInRegAddi_2883 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WriteInRegAddi_2883\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Lui_1763 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Lui_1763\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Wait_2939 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Wait_2939\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "26 " "Warning: Found 26 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector48~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector48~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector48~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr19~2 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr19~2\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 226 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr19~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr19~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr19~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 226 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|nextstate.OverflowExc~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|nextstate.OverflowExc~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|nextstate.OverflowExc~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Decoder2~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Decoder2~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1045 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Decoder2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr19~1 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr19~1\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 226 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr19~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|nextstate.OverflowExc~1 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|nextstate.OverflowExc~1\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|nextstate.OverflowExc~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector119~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector119~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector119~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[2\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[1\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[3\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[0\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[3\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[4\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector119~1 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector119~1\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector119~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[5\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr20~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr20~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1045 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr20~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[4\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.LGet " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.LGet\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.LGet" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.Decode " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.Decode\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.Decode" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector113~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector113~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector113~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[2\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[1\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[0\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector119~2 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector119~2\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector119~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register ControlUnit:ControlUnit\|nextstate.SllWriteReg_2619 register ControlUnit:ControlUnit\|state.SllWriteReg 53.77 MHz 18.598 ns Internal " "Info: Clock \"clock\" has Internal fmax of 53.77 MHz between source register \"ControlUnit:ControlUnit\|nextstate.SllWriteReg_2619\" and destination register \"ControlUnit:ControlUnit\|state.SllWriteReg\" (period= 18.598 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.911 ns + Longest register register " "Info: + Longest register to register delay is 0.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit:ControlUnit\|nextstate.SllWriteReg_2619 1 REG LCCOMB_X19_Y8_N12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y8_N12; Fanout = 1; REG Node = 'ControlUnit:ControlUnit\|nextstate.SllWriteReg_2619'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.414 ns) 0.911 ns ControlUnit:ControlUnit\|state.SllWriteReg 2 REG LCFF_X19_Y8_N15 3 " "Info: 2: + IC(0.497 ns) + CELL(0.414 ns) = 0.911 ns; Loc. = LCFF_X19_Y8_N15; Fanout = 3; REG Node = 'ControlUnit:ControlUnit\|state.SllWriteReg'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 ControlUnit:ControlUnit|state.SllWriteReg } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.414 ns ( 45.44 % ) " "Info: Total cell delay = 0.414 ns ( 45.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.497 ns ( 54.56 % ) " "Info: Total interconnect delay = 0.497 ns ( 54.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 ControlUnit:ControlUnit|state.SllWriteReg } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.911 ns" { ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 {} ControlUnit:ControlUnit|state.SllWriteReg {} } { 0.000ns 0.497ns } { 0.000ns 0.414ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.267 ns - Smallest " "Info: - Smallest clock skew is -8.267 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.277 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.127 ns) 1.127 ns clock 1 CLK PIN_P23 15 " "Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.000 ns) 1.586 ns clock~clkctrl 2 COMB CLKCTRL_G3 1414 " "Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1414; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.828 ns) 3.277 ns ControlUnit:ControlUnit\|state.SllWriteReg 3 REG LCFF_X19_Y8_N15 3 " "Info: 3: + IC(0.863 ns) + CELL(0.828 ns) = 3.277 ns; Loc. = LCFF_X19_Y8_N15; Fanout = 3; REG Node = 'ControlUnit:ControlUnit\|state.SllWriteReg'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { clock~clkctrl ControlUnit:ControlUnit|state.SllWriteReg } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.955 ns ( 59.66 % ) " "Info: Total cell delay = 1.955 ns ( 59.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 40.34 % ) " "Info: Total interconnect delay = 1.322 ns ( 40.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.277 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.SllWriteReg } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "3.277 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.SllWriteReg {} } { 0.000ns 0.000ns 0.459ns 0.863ns } { 0.000ns 1.127ns 0.000ns 0.828ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 11.544 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 11.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.127 ns) 1.127 ns clock 1 CLK PIN_P23 15 " "Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.955 ns) 3.901 ns Instr_Reg:InstructionRegister\|Instr15_0\[0\] 2 REG LCFF_X19_Y11_N27 15 " "Info: 2: + IC(1.819 ns) + CELL(0.955 ns) = 3.901 ns; Loc. = LCFF_X19_Y11_N27; Fanout = 15; REG Node = 'Instr_Reg:InstructionRegister\|Instr15_0\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.306 ns) 5.246 ns ControlUnit:ControlUnit\|WideOr19~1 3 COMB LCCOMB_X14_Y11_N24 4 " "Info: 3: + IC(1.039 ns) + CELL(0.306 ns) = 5.246 ns; Loc. = LCCOMB_X14_Y11_N24; Fanout = 4; COMB Node = 'ControlUnit:ControlUnit\|WideOr19~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { Instr_Reg:InstructionRegister|Instr15_0[0] ControlUnit:ControlUnit|WideOr19~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.490 ns) 6.252 ns ControlUnit:ControlUnit\|nextstate.OverflowExc~0 4 COMB LCCOMB_X13_Y11_N8 1 " "Info: 4: + IC(0.516 ns) + CELL(0.490 ns) = 6.252 ns; Loc. = LCCOMB_X13_Y11_N8; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|nextstate.OverflowExc~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { ControlUnit:ControlUnit|WideOr19~1 ControlUnit:ControlUnit|nextstate.OverflowExc~0 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.071 ns) 6.713 ns ControlUnit:ControlUnit\|nextstate.OverflowExc~1 5 COMB LCCOMB_X13_Y11_N0 1 " "Info: 5: + IC(0.390 ns) + CELL(0.071 ns) = 6.713 ns; Loc. = LCCOMB_X13_Y11_N0; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|nextstate.OverflowExc~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { ControlUnit:ControlUnit|nextstate.OverflowExc~0 ControlUnit:ControlUnit|nextstate.OverflowExc~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.306 ns) 7.337 ns ControlUnit:ControlUnit\|Selector119~1 6 COMB LCCOMB_X13_Y11_N6 3 " "Info: 6: + IC(0.318 ns) + CELL(0.306 ns) = 7.337 ns; Loc. = LCCOMB_X13_Y11_N6; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit\|Selector119~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { ControlUnit:ControlUnit|nextstate.OverflowExc~1 ControlUnit:ControlUnit|Selector119~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.071 ns) 7.836 ns ControlUnit:ControlUnit\|Selector119~2 7 COMB LCCOMB_X13_Y11_N18 1 " "Info: 7: + IC(0.428 ns) + CELL(0.071 ns) = 7.836 ns; Loc. = LCCOMB_X13_Y11_N18; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|Selector119~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { ControlUnit:ControlUnit|Selector119~1 ControlUnit:ControlUnit|Selector119~2 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.000 ns) 9.985 ns ControlUnit:ControlUnit\|Selector119~2clkctrl 8 COMB CLKCTRL_G0 25 " "Info: 8: + IC(2.149 ns) + CELL(0.000 ns) = 9.985 ns; Loc. = CLKCTRL_G0; Fanout = 25; COMB Node = 'ControlUnit:ControlUnit\|Selector119~2clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { ControlUnit:ControlUnit|Selector119~2 ControlUnit:ControlUnit|Selector119~2clkctrl } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.306 ns) 11.544 ns ControlUnit:ControlUnit\|nextstate.SllWriteReg_2619 9 REG LCCOMB_X19_Y8_N12 1 " "Info: 9: + IC(1.253 ns) + CELL(0.306 ns) = 11.544 ns; Loc. = LCCOMB_X19_Y8_N12; Fanout = 1; REG Node = 'ControlUnit:ControlUnit\|nextstate.SllWriteReg_2619'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { ControlUnit:ControlUnit|Selector119~2clkctrl ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.632 ns ( 31.46 % ) " "Info: Total cell delay = 3.632 ns ( 31.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.912 ns ( 68.54 % ) " "Info: Total interconnect delay = 7.912 ns ( 68.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "11.544 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[0] ControlUnit:ControlUnit|WideOr19~1 ControlUnit:ControlUnit|nextstate.OverflowExc~0 ControlUnit:ControlUnit|nextstate.OverflowExc~1 ControlUnit:ControlUnit|Selector119~1 ControlUnit:ControlUnit|Selector119~2 ControlUnit:ControlUnit|Selector119~2clkctrl ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "11.544 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[0] {} ControlUnit:ControlUnit|WideOr19~1 {} ControlUnit:ControlUnit|nextstate.OverflowExc~0 {} ControlUnit:ControlUnit|nextstate.OverflowExc~1 {} ControlUnit:ControlUnit|Selector119~1 {} ControlUnit:ControlUnit|Selector119~2 {} ControlUnit:ControlUnit|Selector119~2clkctrl {} ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 {} } { 0.000ns 0.000ns 1.819ns 1.039ns 0.516ns 0.390ns 0.318ns 0.428ns 2.149ns 1.253ns } { 0.000ns 1.127ns 0.955ns 0.306ns 0.490ns 0.071ns 0.306ns 0.071ns 0.000ns 0.306ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.277 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.SllWriteReg } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "3.277 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.SllWriteReg {} } { 0.000ns 0.000ns 0.459ns 0.863ns } { 0.000ns 1.127ns 0.000ns 0.828ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "11.544 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[0] ControlUnit:ControlUnit|WideOr19~1 ControlUnit:ControlUnit|nextstate.OverflowExc~0 ControlUnit:ControlUnit|nextstate.OverflowExc~1 ControlUnit:ControlUnit|Selector119~1 ControlUnit:ControlUnit|Selector119~2 ControlUnit:ControlUnit|Selector119~2clkctrl ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "11.544 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[0] {} ControlUnit:ControlUnit|WideOr19~1 {} ControlUnit:ControlUnit|nextstate.OverflowExc~0 {} ControlUnit:ControlUnit|nextstate.OverflowExc~1 {} ControlUnit:ControlUnit|Selector119~1 {} ControlUnit:ControlUnit|Selector119~2 {} ControlUnit:ControlUnit|Selector119~2clkctrl {} ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 {} } { 0.000ns 0.000ns 1.819ns 1.039ns 0.516ns 0.390ns 0.318ns 0.428ns 2.149ns 1.253ns } { 0.000ns 1.127ns 0.955ns 0.306ns 0.490ns 0.071ns 0.306ns 0.071ns 0.000ns 0.306ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.121 ns + " "Info: + Micro setup delay of destination is 0.121 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 ControlUnit:ControlUnit|state.SllWriteReg } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.911 ns" { ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 {} ControlUnit:ControlUnit|state.SllWriteReg {} } { 0.000ns 0.497ns } { 0.000ns 0.414ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.277 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.SllWriteReg } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "3.277 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.SllWriteReg {} } { 0.000ns 0.000ns 0.459ns 0.863ns } { 0.000ns 1.127ns 0.000ns 0.828ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "11.544 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[0] ControlUnit:ControlUnit|WideOr19~1 ControlUnit:ControlUnit|nextstate.OverflowExc~0 ControlUnit:ControlUnit|nextstate.OverflowExc~1 ControlUnit:ControlUnit|Selector119~1 ControlUnit:ControlUnit|Selector119~2 ControlUnit:ControlUnit|Selector119~2clkctrl ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "11.544 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[0] {} ControlUnit:ControlUnit|WideOr19~1 {} ControlUnit:ControlUnit|nextstate.OverflowExc~0 {} ControlUnit:ControlUnit|nextstate.OverflowExc~1 {} ControlUnit:ControlUnit|Selector119~1 {} ControlUnit:ControlUnit|Selector119~2 {} ControlUnit:ControlUnit|Selector119~2clkctrl {} ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 {} } { 0.000ns 0.000ns 1.819ns 1.039ns 0.516ns 0.390ns 0.318ns 0.428ns 2.149ns 1.253ns } { 0.000ns 1.127ns 0.955ns 0.306ns 0.490ns 0.071ns 0.306ns 0.071ns 0.000ns 0.306ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ControlUnit:ControlUnit\|state.SllOp ControlUnit:ControlUnit\|nextstate.SllWriteReg_2619 clock 7.391 ns " "Info: Found hold time violation between source  pin or register \"ControlUnit:ControlUnit\|state.SllOp\" and destination pin or register \"ControlUnit:ControlUnit\|nextstate.SllWriteReg_2619\" for clock \"clock\" (Hold time is 7.391 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.267 ns + Largest " "Info: + Largest clock skew is 8.267 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 11.544 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 11.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.127 ns) 1.127 ns clock 1 CLK PIN_P23 15 " "Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.955 ns) 3.901 ns Instr_Reg:InstructionRegister\|Instr15_0\[0\] 2 REG LCFF_X19_Y11_N27 15 " "Info: 2: + IC(1.819 ns) + CELL(0.955 ns) = 3.901 ns; Loc. = LCFF_X19_Y11_N27; Fanout = 15; REG Node = 'Instr_Reg:InstructionRegister\|Instr15_0\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.306 ns) 5.246 ns ControlUnit:ControlUnit\|WideOr19~1 3 COMB LCCOMB_X14_Y11_N24 4 " "Info: 3: + IC(1.039 ns) + CELL(0.306 ns) = 5.246 ns; Loc. = LCCOMB_X14_Y11_N24; Fanout = 4; COMB Node = 'ControlUnit:ControlUnit\|WideOr19~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { Instr_Reg:InstructionRegister|Instr15_0[0] ControlUnit:ControlUnit|WideOr19~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.490 ns) 6.252 ns ControlUnit:ControlUnit\|nextstate.OverflowExc~0 4 COMB LCCOMB_X13_Y11_N8 1 " "Info: 4: + IC(0.516 ns) + CELL(0.490 ns) = 6.252 ns; Loc. = LCCOMB_X13_Y11_N8; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|nextstate.OverflowExc~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { ControlUnit:ControlUnit|WideOr19~1 ControlUnit:ControlUnit|nextstate.OverflowExc~0 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.071 ns) 6.713 ns ControlUnit:ControlUnit\|nextstate.OverflowExc~1 5 COMB LCCOMB_X13_Y11_N0 1 " "Info: 5: + IC(0.390 ns) + CELL(0.071 ns) = 6.713 ns; Loc. = LCCOMB_X13_Y11_N0; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|nextstate.OverflowExc~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { ControlUnit:ControlUnit|nextstate.OverflowExc~0 ControlUnit:ControlUnit|nextstate.OverflowExc~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.306 ns) 7.337 ns ControlUnit:ControlUnit\|Selector119~1 6 COMB LCCOMB_X13_Y11_N6 3 " "Info: 6: + IC(0.318 ns) + CELL(0.306 ns) = 7.337 ns; Loc. = LCCOMB_X13_Y11_N6; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit\|Selector119~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { ControlUnit:ControlUnit|nextstate.OverflowExc~1 ControlUnit:ControlUnit|Selector119~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.071 ns) 7.836 ns ControlUnit:ControlUnit\|Selector119~2 7 COMB LCCOMB_X13_Y11_N18 1 " "Info: 7: + IC(0.428 ns) + CELL(0.071 ns) = 7.836 ns; Loc. = LCCOMB_X13_Y11_N18; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|Selector119~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { ControlUnit:ControlUnit|Selector119~1 ControlUnit:ControlUnit|Selector119~2 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.000 ns) 9.985 ns ControlUnit:ControlUnit\|Selector119~2clkctrl 8 COMB CLKCTRL_G0 25 " "Info: 8: + IC(2.149 ns) + CELL(0.000 ns) = 9.985 ns; Loc. = CLKCTRL_G0; Fanout = 25; COMB Node = 'ControlUnit:ControlUnit\|Selector119~2clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { ControlUnit:ControlUnit|Selector119~2 ControlUnit:ControlUnit|Selector119~2clkctrl } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.306 ns) 11.544 ns ControlUnit:ControlUnit\|nextstate.SllWriteReg_2619 9 REG LCCOMB_X19_Y8_N12 1 " "Info: 9: + IC(1.253 ns) + CELL(0.306 ns) = 11.544 ns; Loc. = LCCOMB_X19_Y8_N12; Fanout = 1; REG Node = 'ControlUnit:ControlUnit\|nextstate.SllWriteReg_2619'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { ControlUnit:ControlUnit|Selector119~2clkctrl ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.632 ns ( 31.46 % ) " "Info: Total cell delay = 3.632 ns ( 31.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.912 ns ( 68.54 % ) " "Info: Total interconnect delay = 7.912 ns ( 68.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "11.544 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[0] ControlUnit:ControlUnit|WideOr19~1 ControlUnit:ControlUnit|nextstate.OverflowExc~0 ControlUnit:ControlUnit|nextstate.OverflowExc~1 ControlUnit:ControlUnit|Selector119~1 ControlUnit:ControlUnit|Selector119~2 ControlUnit:ControlUnit|Selector119~2clkctrl ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "11.544 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[0] {} ControlUnit:ControlUnit|WideOr19~1 {} ControlUnit:ControlUnit|nextstate.OverflowExc~0 {} ControlUnit:ControlUnit|nextstate.OverflowExc~1 {} ControlUnit:ControlUnit|Selector119~1 {} ControlUnit:ControlUnit|Selector119~2 {} ControlUnit:ControlUnit|Selector119~2clkctrl {} ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 {} } { 0.000ns 0.000ns 1.819ns 1.039ns 0.516ns 0.390ns 0.318ns 0.428ns 2.149ns 1.253ns } { 0.000ns 1.127ns 0.955ns 0.306ns 0.490ns 0.071ns 0.306ns 0.071ns 0.000ns 0.306ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.277 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 3.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.127 ns) 1.127 ns clock 1 CLK PIN_P23 15 " "Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.000 ns) 1.586 ns clock~clkctrl 2 COMB CLKCTRL_G3 1414 " "Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1414; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.828 ns) 3.277 ns ControlUnit:ControlUnit\|state.SllOp 3 REG LCFF_X19_Y8_N11 5 " "Info: 3: + IC(0.863 ns) + CELL(0.828 ns) = 3.277 ns; Loc. = LCFF_X19_Y8_N11; Fanout = 5; REG Node = 'ControlUnit:ControlUnit\|state.SllOp'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { clock~clkctrl ControlUnit:ControlUnit|state.SllOp } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.955 ns ( 59.66 % ) " "Info: Total cell delay = 1.955 ns ( 59.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 40.34 % ) " "Info: Total interconnect delay = 1.322 ns ( 40.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.277 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.SllOp } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "3.277 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.SllOp {} } { 0.000ns 0.000ns 0.459ns 0.863ns } { 0.000ns 1.127ns 0.000ns 0.828ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "11.544 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[0] ControlUnit:ControlUnit|WideOr19~1 ControlUnit:ControlUnit|nextstate.OverflowExc~0 ControlUnit:ControlUnit|nextstate.OverflowExc~1 ControlUnit:ControlUnit|Selector119~1 ControlUnit:ControlUnit|Selector119~2 ControlUnit:ControlUnit|Selector119~2clkctrl ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "11.544 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[0] {} ControlUnit:ControlUnit|WideOr19~1 {} ControlUnit:ControlUnit|nextstate.OverflowExc~0 {} ControlUnit:ControlUnit|nextstate.OverflowExc~1 {} ControlUnit:ControlUnit|Selector119~1 {} ControlUnit:ControlUnit|Selector119~2 {} ControlUnit:ControlUnit|Selector119~2clkctrl {} ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 {} } { 0.000ns 0.000ns 1.819ns 1.039ns 0.516ns 0.390ns 0.318ns 0.428ns 2.149ns 1.253ns } { 0.000ns 1.127ns 0.955ns 0.306ns 0.490ns 0.071ns 0.306ns 0.071ns 0.000ns 0.306ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.277 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.SllOp } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "3.277 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.SllOp {} } { 0.000ns 0.000ns 0.459ns 0.863ns } { 0.000ns 1.127ns 0.000ns 0.828ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.127 ns - " "Info: - Micro clock to output delay of source is 0.127 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.749 ns - Shortest register register " "Info: - Shortest register to register delay is 0.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit:ControlUnit\|state.SllOp 1 REG LCFF_X19_Y8_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y8_N11; Fanout = 5; REG Node = 'ControlUnit:ControlUnit\|state.SllOp'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|state.SllOp } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.302 ns) 0.749 ns ControlUnit:ControlUnit\|nextstate.SllWriteReg_2619 2 REG LCCOMB_X19_Y8_N12 1 " "Info: 2: + IC(0.447 ns) + CELL(0.302 ns) = 0.749 ns; Loc. = LCCOMB_X19_Y8_N12; Fanout = 1; REG Node = 'ControlUnit:ControlUnit\|nextstate.SllWriteReg_2619'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { ControlUnit:ControlUnit|state.SllOp ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.302 ns ( 40.32 % ) " "Info: Total cell delay = 0.302 ns ( 40.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.447 ns ( 59.68 % ) " "Info: Total interconnect delay = 0.447 ns ( 59.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { ControlUnit:ControlUnit|state.SllOp ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.749 ns" { ControlUnit:ControlUnit|state.SllOp {} ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 {} } { 0.000ns 0.447ns } { 0.000ns 0.302ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "11.544 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[0] ControlUnit:ControlUnit|WideOr19~1 ControlUnit:ControlUnit|nextstate.OverflowExc~0 ControlUnit:ControlUnit|nextstate.OverflowExc~1 ControlUnit:ControlUnit|Selector119~1 ControlUnit:ControlUnit|Selector119~2 ControlUnit:ControlUnit|Selector119~2clkctrl ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "11.544 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[0] {} ControlUnit:ControlUnit|WideOr19~1 {} ControlUnit:ControlUnit|nextstate.OverflowExc~0 {} ControlUnit:ControlUnit|nextstate.OverflowExc~1 {} ControlUnit:ControlUnit|Selector119~1 {} ControlUnit:ControlUnit|Selector119~2 {} ControlUnit:ControlUnit|Selector119~2clkctrl {} ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 {} } { 0.000ns 0.000ns 1.819ns 1.039ns 0.516ns 0.390ns 0.318ns 0.428ns 2.149ns 1.253ns } { 0.000ns 1.127ns 0.955ns 0.306ns 0.490ns 0.071ns 0.306ns 0.071ns 0.000ns 0.306ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.277 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.SllOp } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "3.277 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.SllOp {} } { 0.000ns 0.000ns 0.459ns 0.863ns } { 0.000ns 1.127ns 0.000ns 0.828ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { ControlUnit:ControlUnit|state.SllOp ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.749 ns" { ControlUnit:ControlUnit|state.SllOp {} ControlUnit:ControlUnit|nextstate.SllWriteReg_2619 {} } { 0.000ns 0.447ns } { 0.000ns 0.302ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock MuxMemToRegOut\[0\] ControlUnit:ControlUnit\|state.Slt 20.545 ns register " "Info: tco from clock \"clock\" to destination pin \"MuxMemToRegOut\[0\]\" through register \"ControlUnit:ControlUnit\|state.Slt\" is 20.545 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.286 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.127 ns) 1.127 ns clock 1 CLK PIN_P23 15 " "Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.000 ns) 1.586 ns clock~clkctrl 2 COMB CLKCTRL_G3 1414 " "Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1414; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.828 ns) 3.286 ns ControlUnit:ControlUnit\|state.Slt 3 REG LCFF_X14_Y11_N29 40 " "Info: 3: + IC(0.872 ns) + CELL(0.828 ns) = 3.286 ns; Loc. = LCFF_X14_Y11_N29; Fanout = 40; REG Node = 'ControlUnit:ControlUnit\|state.Slt'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { clock~clkctrl ControlUnit:ControlUnit|state.Slt } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.955 ns ( 59.49 % ) " "Info: Total cell delay = 1.955 ns ( 59.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.331 ns ( 40.51 % ) " "Info: Total interconnect delay = 1.331 ns ( 40.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.Slt } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "3.286 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.Slt {} } { 0.000ns 0.000ns 0.459ns 0.872ns } { 0.000ns 1.127ns 0.000ns 0.828ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.127 ns + " "Info: + Micro clock to output delay of source is 0.127 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.132 ns + Longest register pin " "Info: + Longest register to pin delay is 17.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit:ControlUnit\|state.Slt 1 REG LCFF_X14_Y11_N29 40 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y11_N29; Fanout = 40; REG Node = 'ControlUnit:ControlUnit\|state.Slt'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|state.Slt } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.464 ns) 1.245 ns ControlUnit:ControlUnit\|WideOr28~0 2 COMB LCCOMB_X18_Y11_N0 53 " "Info: 2: + IC(0.781 ns) + CELL(0.464 ns) = 1.245 ns; Loc. = LCCOMB_X18_Y11_N0; Fanout = 53; COMB Node = 'ControlUnit:ControlUnit\|WideOr28~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { ControlUnit:ControlUnit|state.Slt ControlUnit:ControlUnit|WideOr28~0 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.478 ns) 2.109 ns MuxALUSrcA:MuxALUSrcA\|Mux31~0DUPLICATE 3 COMB LCCOMB_X18_Y11_N30 2 " "Info: 3: + IC(0.386 ns) + CELL(0.478 ns) = 2.109 ns; Loc. = LCCOMB_X18_Y11_N30; Fanout = 2; COMB Node = 'MuxALUSrcA:MuxALUSrcA\|Mux31~0DUPLICATE'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { ControlUnit:ControlUnit|WideOr28~0 MuxALUSrcA:MuxALUSrcA|Mux31~0DUPLICATE } "NODE_NAME" } } { "MuxALUSrcA.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.490 ns) 2.980 ns Ula32:ULA\|carry_temp\[0\]~1 4 COMB LCCOMB_X18_Y11_N18 2 " "Info: 4: + IC(0.381 ns) + CELL(0.490 ns) = 2.980 ns; Loc. = LCCOMB_X18_Y11_N18; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[0\]~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { MuxALUSrcA:MuxALUSrcA|Mux31~0DUPLICATE Ula32:ULA|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.464 ns) 3.801 ns Ula32:ULA\|carry_temp\[1\]~2 5 COMB LCCOMB_X18_Y11_N16 4 " "Info: 5: + IC(0.357 ns) + CELL(0.464 ns) = 3.801 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { Ula32:ULA|carry_temp[0]~1 Ula32:ULA|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.071 ns) 4.177 ns Ula32:ULA\|carry_temp\[3\]~3 6 COMB LCCOMB_X18_Y11_N4 6 " "Info: 6: + IC(0.305 ns) + CELL(0.071 ns) = 4.177 ns; Loc. = LCCOMB_X18_Y11_N4; Fanout = 6; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.376 ns" { Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.364 ns) 4.891 ns Ula32:ULA\|carry_temp\[5\]~4 7 COMB LCCOMB_X18_Y11_N10 5 " "Info: 7: + IC(0.350 ns) + CELL(0.364 ns) = 4.891 ns; Loc. = LCCOMB_X18_Y11_N10; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.071 ns) 5.254 ns Ula32:ULA\|carry_temp\[7\]~5 8 COMB LCCOMB_X18_Y11_N12 6 " "Info: 8: + IC(0.292 ns) + CELL(0.071 ns) = 5.254 ns; Loc. = LCCOMB_X18_Y11_N12; Fanout = 6; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~5'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[7]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.071 ns) 6.092 ns Ula32:ULA\|carry_temp\[9\]~6 9 COMB LCCOMB_X22_Y11_N16 4 " "Info: 9: + IC(0.767 ns) + CELL(0.071 ns) = 6.092 ns; Loc. = LCCOMB_X22_Y11_N16; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { Ula32:ULA|carry_temp[7]~5 Ula32:ULA|carry_temp[9]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.071 ns) 6.473 ns Ula32:ULA\|carry_temp\[11\]~7 10 COMB LCCOMB_X22_Y11_N20 2 " "Info: 10: + IC(0.310 ns) + CELL(0.071 ns) = 6.473 ns; Loc. = LCCOMB_X22_Y11_N20; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~7'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.381 ns" { Ula32:ULA|carry_temp[9]~6 Ula32:ULA|carry_temp[11]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.071 ns) 6.843 ns Ula32:ULA\|carry_temp\[13\]~8DUPLICATE 11 COMB LCCOMB_X22_Y11_N26 5 " "Info: 11: + IC(0.299 ns) + CELL(0.071 ns) = 6.843 ns; Loc. = LCCOMB_X22_Y11_N26; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~8DUPLICATE'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.370 ns" { Ula32:ULA|carry_temp[11]~7 Ula32:ULA|carry_temp[13]~8DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.071 ns) 7.227 ns Ula32:ULA\|carry_temp\[15\]~9DUPLICATE 12 COMB LCCOMB_X22_Y11_N30 1 " "Info: 12: + IC(0.313 ns) + CELL(0.071 ns) = 7.227 ns; Loc. = LCCOMB_X22_Y11_N30; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~9DUPLICATE'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { Ula32:ULA|carry_temp[13]~8DUPLICATE Ula32:ULA|carry_temp[15]~9DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.071 ns) 7.596 ns Ula32:ULA\|carry_temp\[17\]~10 13 COMB LCCOMB_X22_Y11_N0 5 " "Info: 13: + IC(0.298 ns) + CELL(0.071 ns) = 7.596 ns; Loc. = LCCOMB_X22_Y11_N0; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { Ula32:ULA|carry_temp[15]~9DUPLICATE Ula32:ULA|carry_temp[17]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.071 ns) 7.984 ns Ula32:ULA\|carry_temp\[19\]~11 14 COMB LCCOMB_X22_Y11_N4 5 " "Info: 14: + IC(0.317 ns) + CELL(0.071 ns) = 7.984 ns; Loc. = LCCOMB_X22_Y11_N4; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.388 ns" { Ula32:ULA|carry_temp[17]~10 Ula32:ULA|carry_temp[19]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.071 ns) 8.343 ns Ula32:ULA\|carry_temp\[21\]~12 15 COMB LCCOMB_X22_Y11_N10 6 " "Info: 15: + IC(0.288 ns) + CELL(0.071 ns) = 8.343 ns; Loc. = LCCOMB_X22_Y11_N10; Fanout = 6; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { Ula32:ULA|carry_temp[19]~11 Ula32:ULA|carry_temp[21]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.071 ns) 8.701 ns Ula32:ULA\|carry_temp\[23\]~13 16 COMB LCCOMB_X22_Y11_N14 5 " "Info: 16: + IC(0.287 ns) + CELL(0.071 ns) = 8.701 ns; Loc. = LCCOMB_X22_Y11_N14; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~13'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { Ula32:ULA|carry_temp[21]~12 Ula32:ULA|carry_temp[23]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.464 ns) 10.064 ns Ula32:ULA\|carry_temp\[25\]~14 17 COMB LCCOMB_X21_Y14_N10 5 " "Info: 17: + IC(0.899 ns) + CELL(0.464 ns) = 10.064 ns; Loc. = LCCOMB_X21_Y14_N10; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { Ula32:ULA|carry_temp[23]~13 Ula32:ULA|carry_temp[25]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.071 ns) 10.442 ns Ula32:ULA\|carry_temp\[27\]~15 18 COMB LCCOMB_X21_Y14_N20 7 " "Info: 18: + IC(0.307 ns) + CELL(0.071 ns) = 10.442 ns; Loc. = LCCOMB_X21_Y14_N20; Fanout = 7; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~15'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { Ula32:ULA|carry_temp[25]~14 Ula32:ULA|carry_temp[27]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.071 ns) 10.822 ns Ula32:ULA\|carry_temp\[29\]~16 19 COMB LCCOMB_X21_Y14_N16 8 " "Info: 19: + IC(0.309 ns) + CELL(0.071 ns) = 10.822 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 8; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~16'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.380 ns" { Ula32:ULA|carry_temp[27]~15 Ula32:ULA|carry_temp[29]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.071 ns) 11.242 ns Ula32:ULA\|carry_temp\[31\]~17 20 COMB LCCOMB_X21_Y14_N14 3 " "Info: 20: + IC(0.349 ns) + CELL(0.071 ns) = 11.242 ns; Loc. = LCCOMB_X21_Y14_N14; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[31\]~17'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { Ula32:ULA|carry_temp[29]~16 Ula32:ULA|carry_temp[31]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.071 ns) 12.316 ns MuxMemToReg:MuxMemToReg\|Mux0~3 21 COMB LCCOMB_X14_Y14_N22 33 " "Info: 21: + IC(1.003 ns) + CELL(0.071 ns) = 12.316 ns; Loc. = LCCOMB_X14_Y14_N22; Fanout = 33; COMB Node = 'MuxMemToReg:MuxMemToReg\|Mux0~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { Ula32:ULA|carry_temp[31]~17 MuxMemToReg:MuxMemToReg|Mux0~3 } "NODE_NAME" } } { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.230 ns) + CELL(2.586 ns) 17.132 ns MuxMemToRegOut\[0\] 22 PIN PIN_R25 0 " "Info: 22: + IC(2.230 ns) + CELL(2.586 ns) = 17.132 ns; Loc. = PIN_R25; Fanout = 0; PIN Node = 'MuxMemToRegOut\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.816 ns" { MuxMemToReg:MuxMemToReg|Mux0~3 MuxMemToRegOut[0] } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.304 ns ( 36.80 % ) " "Info: Total cell delay = 6.304 ns ( 36.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.828 ns ( 63.20 % ) " "Info: Total interconnect delay = 10.828 ns ( 63.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "17.132 ns" { ControlUnit:ControlUnit|state.Slt ControlUnit:ControlUnit|WideOr28~0 MuxALUSrcA:MuxALUSrcA|Mux31~0DUPLICATE Ula32:ULA|carry_temp[0]~1 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[7]~5 Ula32:ULA|carry_temp[9]~6 Ula32:ULA|carry_temp[11]~7 Ula32:ULA|carry_temp[13]~8DUPLICATE Ula32:ULA|carry_temp[15]~9DUPLICATE Ula32:ULA|carry_temp[17]~10 Ula32:ULA|carry_temp[19]~11 Ula32:ULA|carry_temp[21]~12 Ula32:ULA|carry_temp[23]~13 Ula32:ULA|carry_temp[25]~14 Ula32:ULA|carry_temp[27]~15 Ula32:ULA|carry_temp[29]~16 Ula32:ULA|carry_temp[31]~17 MuxMemToReg:MuxMemToReg|Mux0~3 MuxMemToRegOut[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "17.132 ns" { ControlUnit:ControlUnit|state.Slt {} ControlUnit:ControlUnit|WideOr28~0 {} MuxALUSrcA:MuxALUSrcA|Mux31~0DUPLICATE {} Ula32:ULA|carry_temp[0]~1 {} Ula32:ULA|carry_temp[1]~2 {} Ula32:ULA|carry_temp[3]~3 {} Ula32:ULA|carry_temp[5]~4 {} Ula32:ULA|carry_temp[7]~5 {} Ula32:ULA|carry_temp[9]~6 {} Ula32:ULA|carry_temp[11]~7 {} Ula32:ULA|carry_temp[13]~8DUPLICATE {} Ula32:ULA|carry_temp[15]~9DUPLICATE {} Ula32:ULA|carry_temp[17]~10 {} Ula32:ULA|carry_temp[19]~11 {} Ula32:ULA|carry_temp[21]~12 {} Ula32:ULA|carry_temp[23]~13 {} Ula32:ULA|carry_temp[25]~14 {} Ula32:ULA|carry_temp[27]~15 {} Ula32:ULA|carry_temp[29]~16 {} Ula32:ULA|carry_temp[31]~17 {} MuxMemToReg:MuxMemToReg|Mux0~3 {} MuxMemToRegOut[0] {} } { 0.000ns 0.781ns 0.386ns 0.381ns 0.357ns 0.305ns 0.350ns 0.292ns 0.767ns 0.310ns 0.299ns 0.313ns 0.298ns 0.317ns 0.288ns 0.287ns 0.899ns 0.307ns 0.309ns 0.349ns 1.003ns 2.230ns } { 0.000ns 0.464ns 0.478ns 0.490ns 0.464ns 0.071ns 0.364ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.464ns 0.071ns 0.071ns 0.071ns 0.071ns 2.586ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.Slt } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "3.286 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.Slt {} } { 0.000ns 0.000ns 0.459ns 0.872ns } { 0.000ns 1.127ns 0.000ns 0.828ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "17.132 ns" { ControlUnit:ControlUnit|state.Slt ControlUnit:ControlUnit|WideOr28~0 MuxALUSrcA:MuxALUSrcA|Mux31~0DUPLICATE Ula32:ULA|carry_temp[0]~1 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[7]~5 Ula32:ULA|carry_temp[9]~6 Ula32:ULA|carry_temp[11]~7 Ula32:ULA|carry_temp[13]~8DUPLICATE Ula32:ULA|carry_temp[15]~9DUPLICATE Ula32:ULA|carry_temp[17]~10 Ula32:ULA|carry_temp[19]~11 Ula32:ULA|carry_temp[21]~12 Ula32:ULA|carry_temp[23]~13 Ula32:ULA|carry_temp[25]~14 Ula32:ULA|carry_temp[27]~15 Ula32:ULA|carry_temp[29]~16 Ula32:ULA|carry_temp[31]~17 MuxMemToReg:MuxMemToReg|Mux0~3 MuxMemToRegOut[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "17.132 ns" { ControlUnit:ControlUnit|state.Slt {} ControlUnit:ControlUnit|WideOr28~0 {} MuxALUSrcA:MuxALUSrcA|Mux31~0DUPLICATE {} Ula32:ULA|carry_temp[0]~1 {} Ula32:ULA|carry_temp[1]~2 {} Ula32:ULA|carry_temp[3]~3 {} Ula32:ULA|carry_temp[5]~4 {} Ula32:ULA|carry_temp[7]~5 {} Ula32:ULA|carry_temp[9]~6 {} Ula32:ULA|carry_temp[11]~7 {} Ula32:ULA|carry_temp[13]~8DUPLICATE {} Ula32:ULA|carry_temp[15]~9DUPLICATE {} Ula32:ULA|carry_temp[17]~10 {} Ula32:ULA|carry_temp[19]~11 {} Ula32:ULA|carry_temp[21]~12 {} Ula32:ULA|carry_temp[23]~13 {} Ula32:ULA|carry_temp[25]~14 {} Ula32:ULA|carry_temp[27]~15 {} Ula32:ULA|carry_temp[29]~16 {} Ula32:ULA|carry_temp[31]~17 {} MuxMemToReg:MuxMemToReg|Mux0~3 {} MuxMemToRegOut[0] {} } { 0.000ns 0.781ns 0.386ns 0.381ns 0.357ns 0.305ns 0.350ns 0.292ns 0.767ns 0.310ns 0.299ns 0.313ns 0.298ns 0.317ns 0.288ns 0.287ns 0.899ns 0.307ns 0.309ns 0.349ns 1.003ns 2.230ns } { 0.000ns 0.464ns 0.478ns 0.490ns 0.464ns 0.071ns 0.364ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.464ns 0.071ns 0.071ns 0.071ns 0.071ns 2.586ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 52 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 17:03:29 2019 " "Info: Processing ended: Fri May 17 17:03:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
