

================================================================
== Vitis HLS Report for 'aes_encrypt_block_Pipeline_loop_aes_sub_bytes'
================================================================
* Date:           Sat Dec 10 14:02:52 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.944 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_aes_sub_bytes  |       16|       16|         2|          1|          1|    16|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   3849|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     265|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     265|   3903|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |i_4_fu_84_p2           |         +|   0|  0|    13|           5|           1|
    |and_ln368_fu_157_p2    |       and|   0|  0|   128|         128|         128|
    |icmp_ln64_fu_78_p2     |      icmp|   0|  0|    10|           5|           6|
    |lshr_ln186_fu_131_p2   |      lshr|   0|  0|  2171|        2045|        2048|
    |lshr_ln668_fu_109_p2   |      lshr|   0|  0|   423|         128|         128|
    |p_Result_s_fu_173_p2   |        or|   0|  0|   128|         128|         128|
    |shl_ln368_1_fu_167_p2  |       shl|   0|  0|   423|         128|         128|
    |shl_ln368_fu_145_p2    |       shl|   0|  0|   423|           8|         128|
    |ap_enable_pp0          |       xor|   0|  0|     2|           1|           2|
    |xor_ln368_fu_151_p2    |       xor|   0|  0|   128|         128|           2|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0|  3849|        2704|        2699|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_Val2_load_1  |   9|          2|  128|        256|
    |i_fu_44                         |   9|          2|    5|         10|
    |p_Val2_s_fu_48                  |   9|          2|  128|        256|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  54|         12|  264|        528|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |i_fu_44                  |    5|   0|    5|          0|
    |p_Result_s_reg_210       |  128|   0|  128|          0|
    |p_Val2_s_fu_48           |  128|   0|  128|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  265|   0|  265|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_sub_bytes|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_sub_bytes|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_sub_bytes|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_sub_bytes|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_sub_bytes|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_sub_bytes|  return value|
|state_promoted_i_reload  |   in|  128|     ap_none|                        state_promoted_i_reload|        scalar|
|t_out                    |  out|  128|      ap_vld|                                          t_out|       pointer|
|t_out_ap_vld             |  out|    1|      ap_vld|                                          t_out|       pointer|
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+

