
include/nx_sdmmc.h,2422
#define __NX_SDMMC_H__18,575
typedef struct  NX_SDMMC_RegisterSet_2_925,640
	volatile unsigned int CTRL;27,683
	volatile unsigned int PWREN;28,733
	volatile unsigned int CLKDIV;29,789
	volatile unsigned int CLKSRC;30,847
	volatile unsigned int CLKENA;31,904
	volatile unsigned int TMOUT;32,961
	volatile unsigned int CTYPE;33,1013
	volatile unsigned int BLKSIZ;34,1066
	volatile unsigned int BYTCNT;35,1121
	volatile unsigned int INTMASK;36,1176
	volatile unsigned int CMDARG;37,1236
	volatile unsigned int CMD;38,1297
	volatile unsigned int RESP[RESP39,1346
	volatile unsigned int MINTSTS;40,1402
	volatile unsigned int RINTSTS;41,1471
	volatile unsigned int STATUS;42,1537
	volatile unsigned int FIFOTH;43,1615
	volatile unsigned int CDETECT;44,1674
	volatile unsigned int WRTPRT;45,1731
	volatile unsigned int GPIO;46,1789
	volatile unsigned int TCBCNT;47,1860
	volatile unsigned int TBBCNT;48,1936
	volatile unsigned int DEBNCE;49,2008
	volatile unsigned int USRID;50,2073
	volatile unsigned int VERID;51,2124
	volatile unsigned int HCON;52,2178
	volatile unsigned int UHS_REG;53,2243
	volatile unsigned int RSTn;54,2305
	volatile unsigned int _Rev0;55,2371
	volatile unsigned int BMOD;56,2412
	volatile unsigned int PLDMND;57,2463
	volatile unsigned int DBADDR;58,2519
	volatile unsigned int IDSTS;59,2592
	volatile unsigned int IDINTEN;60,2656
	volatile unsigned int DSCADDR;61,2732
	volatile unsigned int BUFADDR;62,2809
	volatile unsigned char  _Rev1[_Rev163,2888
	volatile unsigned int CARDTHRCTL;64,2964
	volatile unsigned int BACKEND_POWER;65,3038
	volatile unsigned int UHS_REG_EXT;66,3103
	volatile unsigned int EMMC_DDR_REG;67,3165
	volatile unsigned int ENABLE_SHIFT;68,3251
	volatile unsigned int CLKCTRL;69,3320
	volatile unsigned char  _Rev2[_Rev270,3402
	volatile unsigned int DATA;71,3464
	volatile unsigned char  _Rev3[_Rev372,3511
	volatile unsigned int TIEMODE;73,3573
	volatile unsigned int TIESRAM;74,3616
	volatile unsigned int TIEDRVPHASE;75,3659
	volatile unsigned int TIESMPPHASE;76,3705
	volatile unsigned int TIEDSDELAY;77,3751
        volatile unsigned int sd_body_size;79,3814
        volatile unsigned char sd_body[sd_body80,3861
} NX_SDMMC_RegisterSet;82,3913
	NX_SDMMC_CLOCK_SHIFT_0 88,3990
	NX_SDMMC_CLOCK_SHIFT_90 89,4028
	NX_SDMMC_CLOCK_SHIFT_180 90,4066
	NX_SDMMC_CLOCK_SHIFT_270 91,4104
} NX_SDMMC_CLKSHIFT;92,4141

include/nx_chip_sfr.h,1592
#define __NX_CHIP_SFR_H__2,26
typedef struct _sfr_info 4,53
	unsigned int SYSCON[SYSCON5,80
	unsigned int VIP[VIP6,105
	unsigned int SPI[SPI7,127
	unsigned int C2DL[C2DL8,149
	unsigned int PLL[PLL9,172
	unsigned int SCALER[SCALER10,194
	unsigned int CODA[CODA11,219
	unsigned int CMU_SYS[CMU_SYS12,242
	unsigned int RSP[RSP13,268
	unsigned int QSPI[QSPI14,290
	unsigned int SYSREG_SYS[SYSREG_SYS15,313
	unsigned int CRYPTO[CRYPTO16,342
	unsigned int DDRC[DDRC17,367
	unsigned int DMA[DMA18,390
	unsigned int HOVER[HOVER19,412
	unsigned int UART[UART20,436
	unsigned int USART[USART21,459
	unsigned int PWM[PWM22,483
	unsigned int USB[USB23,505
	unsigned int TIMER[TIMER24,527
	unsigned int OSDMMC[OSDMMC25,551
	unsigned int AXIM_DMA[AXIM_DMA26,576
	unsigned int I2C[I2C27,603
	unsigned int TRIKBOX[TRIKBOX28,626
	unsigned int AXIM_CPUSFR[AXIM_CPUSFR29,652
	unsigned int AXIM_CPUMEM[AXIM_CPUMEM30,682
	unsigned int AXIM_VIP[AXIM_VIP31,712
	unsigned int AXIM_USB[AXIM_USB32,739
	unsigned int AXIM_HOVER[AXIM_HOVER33,766
	unsigned int AXIM_SCALER[AXIM_SCALER34,795
	unsigned int AXIM_CODA[AXIM_CODA35,825
	unsigned int AXIM_OSDMMC[AXIM_OSDMMC36,853
	unsigned int ADC[ADC37,883
	unsigned int WDT[WDT38,905
	unsigned int DMA_DATA_BUS_CFG[DMA_DATA_BUS_CFG39,927
	unsigned int GPIO[GPIO40,962
	unsigned int VIP_DATA_BUS_CFG[VIP_DATA_BUS_CFG41,985
	unsigned int CODA_DATA_BUS_CFG[CODA_DATA_BUS_CFG42,1020
	unsigned int MAIN_BUS_CFG[MAIN_BUS_CFG43,1056
	unsigned int CFG_BUS_CFG[CFG_BUS_CFG44,1087
} _SFR_INFO;45,1117

include/nx_syscon.h,321
#define NX_SYSCON_H2,20
typedef struct syscon_cpuif 4,41
    unsigned int Reserved:Reserved5,71
    unsigned int bootmode:bootmode6,101
    unsigned int clr_reset_reason:clr_reset_reason7,174
    unsigned int reset_reason:reset_reason8,241
    unsigned int not_use_wdt:not_use_wdt9,302
} SYSCON_CPUIF;10,387

include/nx_bits.h,545
#define _RISCV_BITS_H3,58
#define likely(5,81
#define unlikely(6,124
#define ROUNDUP(8,170
#define ROUNDDOWN(9,214
#define MAX(11,253
#define MIN(12,295
#define CLAMP(13,337
#define EXTRACT_FIELD(15,383
#define INSERT_FIELD(16,464
#define STR(18,571
#define XSTR(19,594
# define SLL32 22,637
# define STORE 23,660
# define LOAD 24,681
# define LWU 25,702
# define LOG_REGBYTES 26,724
# define SLL32 28,754
# define STORE 29,776
# define LOAD 30,797
# define LWU 31,818
# define LOG_REGBYTES 32,839
#define REGBYTES 34,870

include/nx_smp.h,261
#define __NEXELL_SMP__2,23
#define MAX_HARTS 6,115
#define CLINT_END_HART_IPI 8,143
#define CLINT1_END_HART_IPI 9,202
#define NONSMP_HART 13,329
#define smp_disable(19,445
#define smp_pause(35,835
#define smp_resume(54,1553
#define smp_resume(114,3111

include/nx_qemu_platform.h,5725
#define _NEXELL_PLATFORM_H4,64
  #define MCAUSE_INT 11,212
  #define MCAUSE_CAUSE 12,254
   #define MCAUSE_INT 14,302
   #define MCAUSE_CAUSE 15,353
#define GLOBAL_INT_SIZE 23,607
#define GLOBAL_INT_MAX_PRIORITY 24,634
#define DEBUG_CTRL_ADDR 27,683
#define DEBUG_CTRL_SIZE 28,719
#define ERROR_MEM_ADDR 30,801
#define ERROR_MEM_SIZE 31,839
#define MASKROM_MEM_ADDR 33,878
#define MASKROM_MEM_SIZE 34,919
#define CLINT_CTRL_ADDR 36,961
#define CLINT_CTRL_SIZE 37,1003
#define PLIC_CTRL_ADDR 39,1044
#define PLIC_CTRL_SIZE 40,1085
#define GPIO_CTRL_ADDR 42,1127
#define GPIO_CTRL_SIZE 43,1213
#define UART_CTRL_ADDR 45,1252
#define UART_CTRL_SIZE 46,1339
#define MEMORY_MEM_ADDR 48,1378
#define MEMORY_MEM_SIZE 49,1421
#define UART_INT_BASE 53,1487
#define SPI_INT_BASE 54,1511
#define GPIO_INT_BASE 55,1534
#define AXI_PCIE_HOST_1_00_A_INT_BASE 56,1558
#define _REG64(59,1619
#define _REG32(60,1676
#define _REG16(61,1733
#define SET_BITS(65,1973
#define CLINT_REG(66,2074
#define DEBUG_REG(67,2132
#define ERROR_REG(68,2190
#define GPIO_REG(69,2248
#define MASKROM_REG(70,2304
#define MEMORY_REG(71,2366
#define PLIC_REG(72,2426
#define SPI_REG(73,2482
#define UART_REG(74,2536
#define CLINT_REG64(75,2592
#define DEBUG_REG64(76,2652
#define ERROR_REG64(77,2712
#define GPIO_REG64(78,2772
#define MASKROM_REG64(79,2830
#define MEMORY_REG64(80,2894
#define PLIC_REG64(81,2956
#define UART_REG64(82,3014
#define PHY_BASEADDR_PLL0_MODULE 87,3244
#define PHY_BASEADDR_PLL1_MODULE 88,3287
#define PHY_BASEADDR_CMU_SYS_MODULE 90,3332
#define PHY_BASEADDR_SYSREG_SYS_MODULE 92,3380
#define PHY_BASEADDR_SYSREG_SYS_MODULE_APB 93,3430
#define PHY_BASEADDR_SYS_CON0_MODULE_APB 95,3486
#define PHY_BASEADDR_SYS_CON0_MODULE_NONSECURE 96,3538
#define PHY_BASEADDR_DDRC0_MODULE 98,3597
#define PHY_BASEADDR_AXIM_DMA0_MODULE 101,3720
#define PHY_BASEADDR_AXIM_DMA1_MODULE 102,3769
#define PHY_BASEADDR_AXIM_CPU_SFR0_MODULE 104,3819
#define PHY_BASEADDR_AXIM_CPU_MEM0_MODULE 105,3872
#define PHY_BASEADDR_AXIM_VIP_MODULE 107,3926
#define PHY_BASEADDR_AXIM_USB_MODULE 108,3974
#define PHY_BASEADDR_AXIM_HOVER_MODULE 109,4022
#define PHY_BASEADDR_AXIM_SCALER_MODULE 110,4072
#define PHY_BASEADDR_AXIM_CODA960_MODULE 111,4123
#define PHY_BASEADDR_AXIM_OSDMMC0_MODULE 113,4176
#define PHY_BASEADDR_AXIM_SDMMC0_MODULE 114,4228
#define PHY_BASEADDR_DMA_DATA_BUS_CFG0_MODULE 116,4280
#define PHY_BASEADDR_VIP_DATA_BUS_CFG0_MODULE 117,4337
#define PHY_BASEADDR_CODA960_DATA_BUS_CFG_MODULE 119,4395
#define PHY_BASEADDR_MAIN_BUS_CFG0_MODULE 120,4455
#define PHY_BASEADDR_CFG_BUS_CFG0_MODULE 121,4508
#define PHY_BASEADDR_VIP_MODULE 124,4638
#define PHY_BASEADDR_SCALER_MODULE 125,4684
#define PHY_BASEADDR_CODA_MODULE 126,4730
#define PHY_BASEADDR_RSP_MODULE 127,4776
#define PHY_BASEADDR_CRYPTO_MODULE 128,4822
#define PHY_BASEADDR_DMA0_MODULE 129,4868
#define PHY_BASEADDR_DMA1_MODULE 130,4914
#define PHY_BASEADDR_HOVER0_HOVER_MODULE 131,4960
#define PHY_BASEADDR_HOVER0_DMA_MODULE 132,5014
#define PHY_BASEADDR_I2C0_MODULE 135,5146
#define PHY_BASEADDR_I2C1_MODULE 136,5190
#define PHY_BASEADDR_I2C2_MODULE 137,5234
#define PHY_BASEADDR_I2C3_MODULE 138,5278
#define PHY_BASEADDR_I2C4_MODULE 139,5322
#define PHY_BASEADDR_I2C5_MODULE 140,5366
#define PHY_BASEADDR_I2C6_MODULE 141,5410
#define PHY_BASEADDR_I2C7_MODULE 142,5454
#define PHY_BASEADDR_I2C8_MODULE 143,5498
#define PHY_BASEADDR_I2C9_MODULE 144,5542
#define PHY_BASEADDR_I2C10_MODULE 145,5586
#define PHY_BASEADDR_I2C11_MODULE 146,5631
#define PHY_BASEADDR_ADC_MODULE 148,5681
#define PHY_BASEADDR_WDT_MODULE 149,5724
#define PHY_BASEADDR_GPIO0_MODULE 151,5768
#define PHY_BASEADDR_GPIO1_MODULE 152,5813
#define PHY_BASEADDR_GPIO2_MODULE 153,5858
#define PHY_BASEADDR_GPIO3_MODULE 154,5903
#define PHY_BASEADDR_GPIO4_MODULE 155,5948
#define PHY_BASEADDR_GPIO5_MODULE 156,5993
#define PHY_BASEADDR_GPIO6_MODULE 157,6038
#define PHY_BASEADDR_GPIO7_MODULE 158,6083
#define PHY_BASEADDR_SPI0_MODULE 161,6206
#define PHY_BASEADDR_SPI1_MODULE 162,6250
#define PHY_BASEADDR_SPI2_MODULE 163,6294
#define PHY_BASEADDR_QSPI0_MODULE 165,6339
#define PHY_BASEADDR_QSPI1_MODULE 166,6384
#define PHY_BASEADDR_QSPI2_MODULE 167,6429
#define PHY_BASEADDR_QSPI3_MODULE 168,6474
#define PHY_BASEADDR_QSPI4_MODULE 169,6519
#define PHY_BASEADDR_SPI0_MODULE 171,6565
#define PHY_BASEADDR_SPI1_MODULE 172,6609
#define PHY_BASEADDR_UART0_MODULE 174,6654
#define PHY_BASEADDR_UART1_MODULE 175,6699
#define PHY_BASEADDR_USART0_MODULE 177,6745
#define PHY_BASEADDR_USART1_MODULE 178,6790
#define PHY_BASEADDR_USART2_MODULE 179,6835
#define PHY_BASEADDR_USART3_MODULE 180,6880
#define PHY_BASEADDR_PWM0_MODULE 182,6926
#define PHY_BASEADDR_PWM1_MODULE 183,6970
#define PHY_BASEADDR_PWM2_MODULE 184,7014
#define PHY_BASEADDR_TIMER0_MODULE 186,7059
#define PHY_BASEADDR_TIMER1_MODULE 187,7105
#define PHY_BASEADDR_OSDMMC0_MODULE 189,7152
#define PHY_BASEADDR_SDMMC_CFG_MODULE 190,7199
#define PHY_BASEADDR_TRIKBOX0 193,7326
#define PHY_BASEADDR_TRIKBOX1 194,7368
#define PHY_BASEADDR_TRIKBOX2 195,7410
#define PHY_BASEADDR_TRIKBOX3 196,7452
#define PHY_BASEADDR_TRIKBOX4 197,7494
#define PHY_BASEADDR_TRIKBOX5 198,7536
#define PHY_BASEADDR_TRIKBOX6 199,7578
#define PHY_BASEADDR_TRIKBOX7 200,7620
#define PHY_BASEADDR_TRIKBOX8 201,7662
#define PHY_BASEADDR_TRIKBOX9 202,7704
#define PHY_BASEADDR_TRIKBOX10 203,7746
#define PHY_BASEADDR_TRIKBOX11 204,7789
#define PHY_BASEADDR_TRIKBOX12 205,7832
#define PHY_BASEADDR_TRIKBOX13 206,7875
#define PHY_BASEADDR_TRIKBOX14 207,7918
#define PHY_BASEADDR_TRIKBOX15 208,7961
	#define NX_ASSERT(213,8020
	#define NX_ASSERT(223,8304

include/nx_uart.h,2130
#define __NX_UART_H__17,517
#define UART_REG_TXFIFO 21,581
#define UART_REG_RXFIFO 22,618
#define UART_REG_TXCTRL 23,655
#define UART_REG_RXCTRL 24,692
#define UART_REG_IE 25,729
#define UART_REG_IP 26,766
#define UART_REG_DIV 27,803
#define UART_TXEN 30,863
#define UART_TXNSTOP 31,899
#define UART_TXWM(32,935
#define UART_RXEN 35,1013
#define UART_RXWM(36,1049
#define UART_IP_TXWM 39,1123
#define UART_IP_RXWM 40,1159
struct NX_UART_RegisterSet43,1202
	volatile unsigned int    RBR_DLL_THR;45,1231
	volatile unsigned int    DLH_IER;46,1323
	volatile unsigned int    FCR_IIR;47,1399
	volatile unsigned int    LCR;48,1473
	volatile unsigned int    MCR;49,1539
	volatile unsigned int    LSR;50,1606
	volatile unsigned int    MSR;51,1671
	volatile unsigned int    SCR;52,1737
	volatile unsigned int    LPDLL;53,1802
	volatile unsigned int    LPDLH;54,1883
	volatile unsigned int    _Rev0[_Rev055,1965
	volatile unsigned int    SRBR[SRBR56,2018
	volatile unsigned int    STHR[STHR57,2086
	volatile unsigned int    FAR;58,2155
	volatile unsigned int    TFR;59,2229
	volatile unsigned int    RFW;60,2304
	volatile unsigned int    USR;61,2380
	volatile unsigned int    TFL;62,2440
	volatile unsigned int    RFL;63,2507
	volatile unsigned int    SRR;64,2574
	volatile unsigned int    SRTS;65,2642
	volatile unsigned int    SBCR;66,2714
	volatile unsigned int    SDMAM;67,2783
	volatile unsigned int    SFE;68,2852
	volatile unsigned int    SRT;69,2924
	volatile unsigned int    STET;70,2997
	volatile unsigned int    HTX;71,3074
	volatile unsigned int    DMASA;72,3135
	volatile unsigned int    TCR;73,3205
	volatile unsigned int    DEN;74,3266
	volatile unsigned int    REN;75,3340
	volatile unsigned int    DET;76,3416
	volatile unsigned int    TAT;77,3497
	volatile unsigned int    DLF;78,3568
	volatile unsigned int    RAR;79,3644
	volatile unsigned int    TAR;80,3708
	volatile unsigned int    LCR_EXT;81,3772
	volatile unsigned int    _Rev1[_Rev182,3847
	volatile unsigned int    CPR;83,3900
	volatile unsigned int    UCV;84,3973
	volatile unsigned int    CTR;85,4049

include/nx_bootheader.h,923
#define __NX_BOOTHEADER_H__18,551
struct nx_bootinfo 20,580
	unsigned int vector[vector21,601
	unsigned int vector_rel[vector_rel22,649
	unsigned int LoadSize;24,701
	unsigned int CRC32;25,740
	unsigned int LoadAddr;26,776
	unsigned int StartAddr;27,815
	unsigned char _reserved3[_reserved329,856
	unsigned int buildinfo;32,934
	unsigned int signature;35,1022
struct nx_bootmm 43,1203
	struct nx_bootinfo bi;44,1222
#define BOOTMODE	50,1413
#define USBBOOT	52,1442
#define SDBOOT	53,1463
#define XIP	54,1503
#define PORTNUMBER	57,1522
#define SERIALFLASHBUS	59,1545
#define SERIALFLASHSPEED	60,1593
#define UARTBAUDRATE	62,1642
#define UARTPORT	63,1689
#define ICACHE	65,1732
#define EXNOBOOTMSG	66,1789
#define NOBOOTMSG	77,2042
#define VALIDFIELD	79,2104
#define BOOTCFGUSE	80,2151
#define BOOTHALT	82,2197
#define EXNOBOOTMSG_SAVE	83,2234
#define VERIFY	85,2302
#define SPEEDUP	87,2362

include/nx_pll.h,1573
#define __NX_PLL_H__2,21
#define NX_CLK_OSC_IN 5,49
#define NX_CLK_PLL0_FREQ 6,85
#define NX_CLK_PLL1_FREQ 7,121
struct NX_PLL_RegisterSet 9,158
	volatile unsigned int               CTRL;10,186
	volatile unsigned int               DBG0;11,241
	volatile unsigned int               _Rev0[_Rev012,296
	volatile unsigned int               CNT[CNT13,364
	volatile unsigned int               CFG1;14,430
	volatile unsigned int               _Rev1[_Rev115,485
	volatile unsigned int               CFG2;16,553
	volatile unsigned int               _Rev2[_Rev217,608
	volatile unsigned int               LOCKINT;18,676
#undef  NUMBER_OF_PLL_MODULE 25,969
#define NUMBER_OF_PLL_MODULE 26,1006
#define NUMBER_OF_PLL_CPUIF_MODULE 28,1045
#define PLL_LOCK_COUNT 30,1103
#define PLL_MUX_OSCCLK 32,1139
#define PLL_MUX_PLL_FOUT 33,1167
#define TYPE_PLL2555X 35,1196
#define TYPE_PLL2651X 36,1220
#define INDEX_PLL_0 38,1245
#define INDEX_PLL_1 39,1270
#define INDEX_PLL_CPU 40,1295
#define INDEX_PLL_DDR0 41,1320
#define INDEX_PLL_DDR1 42,1345
#define PHY_BASEADDR_PLL2_MODULE 44,1371
#define PHY_BASEADDR_PLL3_MODULE 45,1432
#define PHY_BASEADDR_PLL4_MODULE 46,1494
#define PHY_BASEADDR_PLL_CPUIF0_MODULE 48,1557
#define PHY_BASEADDR_PLL_CPUIF1_MODULE 49,1621
#define PHY_BASEADDR_PLL_CPUIF2_MODULE 50,1685
#define PHY_BASEADDR_PLL_CPUIF3_MODULE 51,1749
#define PHY_BASEADDR_PLL_CPUIF4_MODULE 52,1813
#define TYPE_PLL_0 54,1878
#define TYPE_PLL_1 55,1914
#define TYPE_PLL_CPU 56,1950
#define TYPE_PLL_DDR0 57,1986
#define TYPE_PLL_DDR1 58,2022

include/nx_gpio.h,4298
#define __NX_GPIO_H__18,524
struct	NX_GPIO_RegisterSet20,547
	volatile unsigned int GPIOx_OUT;22,576
	volatile unsigned int GPIOx_OUTENB;23,638
	volatile unsigned int GPIOx_DETMODE[GPIOx_DETMODE24,709
	volatile unsigned int GPIOx_INTENB;25,788
	volatile unsigned int GPIOx_DET;26,862
	volatile unsigned int GPIOx_PAD;27,930
	volatile unsigned int GPIOx_PUENB;28,996
	volatile unsigned int GPIOx_ALTFN[GPIOx_ALTFN29,1113
	volatile unsigned int __Reserved[__Reserved30,1198
	volatile unsigned int GPIOx_DETENB;31,1247
	volatile unsigned int GPIOx_SLEW;32,1326
	volatile unsigned int GPIOx_SLEW_DISABLE_DEFAULT;33,1371
	volatile unsigned int GPIOx_DRV1;34,1431
	volatile unsigned int GPIOx_DRV1_DISABLE_DEFAULT;35,1477
	volatile unsigned int GPIOx_DRV0;36,1537
	volatile unsigned int GPIOx_DRV0_DISABLE_DEFAULT;37,1583
	volatile unsigned int GPIOx_PULLSEL;38,1643
	volatile unsigned int GPIOx_PULLSEL_DISABLE_DEFAULT;39,1692
	volatile unsigned int GPIOx_PULLENB;40,1755
	volatile unsigned int GPIOx_PULLENB_DISABLE_DEFAULT;41,1804
	volatile unsigned int GPIOx_InputMuxSelect[GPIOx_InputMuxSelect42,1867
	volatile unsigned int GPIOx_SECURE_MARKING;43,1925
	volatile unsigned int GPIOx_INPUTENB;44,1980
	volatile unsigned int GPIOx_INPUTENB_DISABLE_DEFAULT;45,2030
	volatile unsigned int GPIOx_ALTFN_2;46,2094
	unsigned char __Reserved_MID0[__Reserved_MID048,2144
struct NX_GPIO51,2186
	struct NX_GPIO_RegisterSet RWGPIO;53,2203
	struct NX_GPIO_RegisterSet SGPIO;54,2239
	struct NX_GPIO_RegisterSet CGPIO;55,2274
	unsigned char __Rev[__Rev56,2309
	NX_GPIO_INT_GPIO0	62,2441
	NX_GPIO_INT_GPIO1	63,2485
	NX_GPIO_INT_GPIO2	64,2529
	NX_GPIO_INT_GPIO3	65,2573
	NX_GPIO_INT_GPIO4	66,2617
	NX_GPIO_INT_GPIO5	67,2661
	NX_GPIO_INT_GPIO6	68,2705
	NX_GPIO_INT_GPIO7	69,2749
	NX_GPIO_INT_GPIO8	70,2793
	NX_GPIO_INT_GPIO9	71,2837
	NX_GPIO_INT_GPIO10	72,2881
	NX_GPIO_INT_GPIO11	73,2928
	NX_GPIO_INT_GPIO12	74,2975
	NX_GPIO_INT_GPIO13	75,3022
	NX_GPIO_INT_GPIO14	76,3069
	NX_GPIO_INT_GPIO15	77,3116
	NX_GPIO_INT_GPIO16	78,3163
	NX_GPIO_INT_GPIO17	79,3210
	NX_GPIO_INT_GPIO18	80,3257
	NX_GPIO_INT_GPIO19	81,3304
	NX_GPIO_INT_GPIO20	82,3351
	NX_GPIO_INT_GPIO21	83,3398
	NX_GPIO_INT_GPIO22	84,3445
	NX_GPIO_INT_GPIO23	85,3492
	NX_GPIO_INT_GPIO24	86,3539
	NX_GPIO_INT_GPIO25	87,3586
	NX_GPIO_INT_GPIO26	88,3633
	NX_GPIO_INT_GPIO27	89,3680
	NX_GPIO_INT_GPIO28	90,3727
	NX_GPIO_INT_GPIO29	91,3774
	NX_GPIO_INT_GPIO30	92,3821
	NX_GPIO_INT_GPIO31	93,3868
	NX_GPIO_INTMODE_LOWLEVEL	99,3964
	NX_GPIO_INTMODE_LOWLEVEL	= 0UL,UL99,3964
	NX_GPIO_INTMODE_HIGHLEVEL	100,4017
	NX_GPIO_INTMODE_HIGHLEVEL	= 1UL,UL100,4017
	NX_GPIO_INTMODE_FALLINGEDGE	101,4072
	NX_GPIO_INTMODE_FALLINGEDGE	= 2UL,UL101,4072
	NX_GPIO_INTMODE_RISINGEDGE	102,4131
	NX_GPIO_INTMODE_RISINGEDGE	= 3UL,UL102,4131
	NX_GPIO_INTMODE_BOTHEDGE	103,4188
	NX_GPIO_INTMODE_BOTHEDGE	= 4UL	UL103,4188
} NX_GPIO_INTMODE;104,4259
	NX_GPIO_PADFUNC_GPIO	109,4314
	NX_GPIO_PADFUNC_GPIO	= 0UL,UL109,4314
	NX_GPIO_PADFUNC_1	110,4357
	NX_GPIO_PADFUNC_1	= 1UL,UL110,4357
	NX_GPIO_PADFUNC_2	111,4408
	NX_GPIO_PADFUNC_2	= 2UL,UL111,4408
	NX_GPIO_PADFUNC_3	112,4459
	NX_GPIO_PADFUNC_3	= 3UL,UL112,4459
	NX_GPIO_PADFUNC_4	113,4510
	NX_GPIO_PADFUNC_4	= 4UL,UL113,4510
	NX_GPIO_PADFUNC_5	114,4561
	NX_GPIO_PADFUNC_5	= 5UL,UL114,4561
	NX_GPIO_PADFUNC_6	115,4612
	NX_GPIO_PADFUNC_6	= 6UL,UL115,4612
	NX_GPIO_PADFUNC_7	116,4663
	NX_GPIO_PADFUNC_7	= 7UL	UL116,4663
} NX_GPIO_PADFUNC;117,4713
	NX_GPIO_DRVSTRENGTH_0	121,4748
	NX_GPIO_DRVSTRENGTH_0	= 0UL,UL121,4748
	NX_GPIO_DRVSTRENGTH_1	122,4778
	NX_GPIO_DRVSTRENGTH_1	= 1UL,UL122,4778
	NX_GPIO_DRVSTRENGTH_2	123,4808
	NX_GPIO_DRVSTRENGTH_2	= 2UL,UL123,4808
	NX_GPIO_DRVSTRENGTH_3	124,4838
	NX_GPIO_DRVSTRENGTH_3	= 3ULUL124,4838
} NX_GPIO_DRVSTRENGTH;125,4867
	NX_GPIO_PULL_DOWN	129,4906
	NX_GPIO_PULL_DOWN	= 0UL,UL129,4906
	NX_GPIO_PULL_UP	130,4932
	NX_GPIO_PULL_UP		= 1UL,UL130,4932
	NX_GPIO_PULL_OFF	131,4957
	NX_GPIO_PULL_OFF	= 2ULUL131,4957
} NX_GPIO_PULL;132,4981
struct nxpadi 136,5032
	unsigned int alt:alt137,5048
	unsigned int pin:pin138,5092
	unsigned int grp:grp139,5143
	unsigned int flag:flag140,5192
union nxpad 143,5259
	unsigned int padd;144,5273
	struct nxpadi padi;145,5293

include/iSDBOOT.h,4791
#define __ISDHCBOOT_H__19,669
#define SDXC_CLKSRC	24,741
#define SDXC_CLKDIV_LOW	25,788
#define SDXC_CLKDIV_HIGH	26,846
#define	SDXC_DIVIDER_400KHZ	27,904
#define	SDCLK_DIVIDER_ENUM	29,970
#define	SDCLK_DIVIDER_WORK	30,1028
#define BLOCK_LENGTH	32,1085
#define NX_SDMMC_TIMEOUT	34,1115
#define NX_SDMMC_TIMEOUT_IDENTIFY	35,1152
	#define INFINTE_LOOP(38,1206
	#define INFINTE_LOOP(40,1252
#define	NX_SDMMC_STATUS_NOERROR	44,1365
#define	NX_SDMMC_STATUS_ERROR	45,1400
#define	NX_SDMMC_STATUS_CMDBUSY	46,1442
#define	NX_SDMMC_STATUS_CMDTOUT	47,1511
#define	NX_SDMMC_STATUS_RESCRCFAIL	48,1580
#define	NX_SDMMC_STATUS_RESERROR	49,1651
#define	NX_SDMMC_STATUS_RESTOUT	50,1720
#define NX_SDMMC_STATUS_UNKNOWNCMD	51,1789
#define	NX_SDMMC_STATUS_DATABUSY	52,1860
#define	NX_SDMMC_RSPIDX_NONE	55,2011
#define	NX_SDMMC_RSPIDX_R1	56,2044
#define	NX_SDMMC_RSPIDX_R1B	57,2075
#define	NX_SDMMC_RSPIDX_R2	58,2114
#define	NX_SDMMC_RSPIDX_R3	59,2145
#define	NX_SDMMC_RSPIDX_R4	60,2176
#define	NX_SDMMC_RSPIDX_R5	61,2207
#define	NX_SDMMC_RSPIDX_R6	62,2238
#define	NX_SDMMC_RSPIDX_R7	63,2269
#define GO_IDLE_STATE	67,2396
#define SEND_OP_COND	68,2459
#define ALL_SEND_CID	69,2533
#define SET_RELATIVE_ADDR	70,2593
#define SEND_RELATIVE_ADDR	71,2671
#define	SWITCH_FUNC	72,2749
#define SELECT_CARD	73,2823
#define SEND_IF_COND	74,2883
#define SEND_EXT_CSD	75,2956
#define SEND_CSD	76,3030
#define SEND_CID	77,3086
#define STOP_TRANSMISSION	78,3142
#define SEND_STATUS	79,3207
#define SET_BLOCKLEN	80,3266
#define READ_SINGLE_BLOCK	81,3326
#define READ_MULTIPLE_BLOCK	82,3390
#define WRITE_BLOCK	83,3456
#define WRITE_MULTIPLE_BLOCK	84,3515
#define SELECT_PARTITION	85,3582
#define APP_CMD	86,3660
#define SET_BUS_WIDTH	89,3743
#define SD_STATUS	90,3822
#define	SD_SEND_OP_COND	91,3897
#define	SET_CLR_CARD_DETECT	92,3978
#define SEND_SCR	93,4062
#define MMC_SWITCH_MODE_CMD_SET	96,4138
#define MMC_SWITCH_MODE_SET_BITS	97,4205
#define MMC_SWITCH_MODE_CLEAR_BITS	100,4334
#define MMC_SWITCH_MODE_WRITE_BYTE	103,4468
typedef struct tag_NX_SDMMC_COMMAND105,4540
	unsigned int	cmdidx;107,4578
	unsigned int	arg;108,4600
	unsigned int	flag;109,4619
	unsigned int	status;110,4639
	unsigned int	response[response111,4661
} NX_SDMMC_COMMAND;112,4688
	NX_SDMMC_CARDTYPE_MMC,117,4805
	NX_SDMMC_CARDTYPE_SDMEM,118,4829
	NX_SDMMC_CARDTYPE_SDIO,119,4855
	NX_SDMMC_CARDTYPE_UNKNOWN120,4880
} NX_SDMMC_CARDTYPE;121,4907
typedef struct __attribute__ ((aligned(4))) tag_SDBOOTSTATUS123,4929
	unsigned int			rca;125,4992
	int			bHighCapacity;126,5051
	unsigned int			SDPort;127,5073
	int			bHighSpeed;128,5097
	NX_SDMMC_CARDTYPE	CardType;129,5116
} SDBOOTSTATUS;130,5145
#define NX_SDXC_CTRL_USEINDMAC 136,5355
#define NX_SDXC_CTRL_READWAIT	137,5400
#define NX_SDXC_CTRL_DMAMODE_EN	138,5444
#define NX_SDXC_CTRL_DMARST	139,5489
#define NX_SDXC_CTRL_FIFORST	140,5530
#define NX_SDXC_CTRL_CTRLRST	141,5572
#define NX_SDXC_CLKENA_LOWPWR	144,5688
#define NX_SDXC_CLKENA_CLKENB	145,5731
#define NX_SDXC_STATUS_FIFOCOUNT	148,5848
#define NX_SDXC_STATUS_FSMBUSY	149,5898
#define NX_SDXC_STATUS_DATABUSY	150,5942
#define NX_SDXC_STATUS_FIFOFULL	151,5987
#define NX_SDXC_STATUS_FIFOEMPTY	152,6032
#define NX_SDXC_CMDFLAG_STARTCMD	155,6151
#define NX_SDXC_CMDFLAG_USE_HOLD_REG	156,6196
#define NX_SDXC_CMDFLAG_VOLT_SWITCH	157,6245
#define NX_SDXC_CMDFLAG_BOOT_MODE	158,6293
#define NX_SDXC_CMDFLAG_DISABLE_BOOT	159,6339
#define NX_SDXC_CMDFLAG_EXPECTBOOTACK	160,6388
#define NX_SDXC_CMDFLAG_ENABLE_BOOT	161,6438
#define NX_SDXC_CMDFLAG_CCS_EXPECTED	162,6486
#define NX_SDXC_CMDFLAG_READCEATADEVICE	163,6535
#define NX_SDXC_CMDFLAG_UPDATECLKONLY	164,6587
#define NX_SDXC_CMDFLAG_SENDINIT	165,6637
#define NX_SDXC_CMDFLAG_STOPABORT	166,6682
#define NX_SDXC_CMDFLAG_WAITPRVDAT	167,6728
#define NX_SDXC_CMDFLAG_SENDAUTOSTOP	168,6775
#define NX_SDXC_CMDFLAG_BLOCK	169,6824
#define NX_SDXC_CMDFLAG_STREAM	170,6867
#define NX_SDXC_CMDFLAG_TXDATA	171,6911
#define NX_SDXC_CMDFLAG_RXDATA	172,6955
#define NX_SDXC_CMDFLAG_CHKRSPCRC	173,6999
#define NX_SDXC_CMDFLAG_SHORTRSP	174,7045
#define NX_SDXC_CMDFLAG_LONGRSP	175,7090
#define NX_SDXC_RINTSTS_SDIO	178,7209
#define NX_SDXC_RINTSTS_EBE	179,7251
#define NX_SDXC_RINTSTS_ACD	180,7292
#define NX_SDXC_RINTSTS_SBE	181,7333
#define NX_SDXC_RINTSTS_HLE	182,7374
#define NX_SDXC_RINTSTS_FRUN	183,7415
#define NX_SDXC_RINTSTS_HTO	184,7457
#define NX_SDXC_RINTSTS_DRTO	185,7498
#define NX_SDXC_RINTSTS_RTO	186,7540
#define NX_SDXC_RINTSTS_DCRC	187,7581
#define NX_SDXC_RINTSTS_RCRC	188,7623
#define NX_SDXC_RINTSTS_RXDR	189,7665
#define NX_SDXC_RINTSTS_TXDR	190,7707
#define NX_SDXC_RINTSTS_DTO	191,7749
#define NX_SDXC_RINTSTS_CD	192,7790
#define NX_SDXC_RINTSTS_RE	193,7830

include/nx_cpuif_regmap.h,918
#define __NX_CPUIF_REGMAP_H__2,30
typedef struct __nx_cpuif_symbol_struct__ 6,87
    unsigned int *baseaddr;baseaddr7,131
    unsigned int offset;8,159
    unsigned int startbit;9,184
    unsigned int bitwidth;10,211
} __nx_cpuif_symbol__ 11,238
#define CPUIF_END 13,263
#define nx_cpuif_regmap_MAX_LIST 14,312
#define CMU_INFO_DEF__SYS_0___CLK400__group_clock_source	17,403
#define CMU_INFO_DEF__SYS_0___CLK400__dynamic_divider_value	18,520
#define CMU_INFO_DEF__SYS_0___AXI__dynamic_divider_value	19,640
#define CMU_INFO_DEF__SYS_0___APB__dynamic_divider_value	20,757
#define CMU_INFO_DEF__SYS_0___CLK133__dynamic_divider_value	21,874
#define CMU_INFO_DEF__SYS_0___CLK50__dynamic_divider_value	22,994
#define CMU_INFO_DEF__SYS_0___CLK40__dynamic_divider_value	23,1113
#define CMU_INFO_DEF__CPU_0___CORE__group_clock_source	25,1233
#define CMU_INFO_DEF__CPU_0___CORE__dynamic_divider_value	26,1349

include/nx_clock.h,422
#define __NX_CLOCK_H__2,23
#define NX_CMU_CLK_CLK400 8,99
#define NX_CMU_CLK_AXI 9,146
#define NX_CMU_CLK_APB 10,193
#define NX_CMU_CLK_133 11,240
#define NX_CMU_CLK_50 12,287
#define NX_CMU_CLK_40 13,334
typedef struct cmu_devclk 15,383
	unsigned short offset;16,411
	unsigned char srcbit;17,435
	unsigned char clkenbbit;18,458
	unsigned char clksrc;19,484
	unsigned char div;20,507
} CMU_DEVICE_CLK;21,527

include/nx_swallow_platform.h,4615
#define __NX_CHIP_SFR__H__2,27
  #define MCAUSE_INT 15,313
  #define MCAUSE_CAUSE 16,355
   #define MCAUSE_INT 18,403
   #define MCAUSE_CAUSE 19,454
#define CLINT_CTRL_ADDR 22,517
#define CLINT_CTRL_SIZE 23,559
#define _REG64(26,620
#define _REG32(27,677
#define _REG16(28,734
#define SET_BITS(30,792
#define CLINT_REG(31,893
#define CLINT_REG64(32,951
#define DEBUG_REG64(33,1011
#define ERROR_REG64(34,1071
#define PHY_BASEADDR_SYS_CON0_MODULE 40,1304
#define PHY_BASEADDR_PLL0_MODULE 41,1359
#define PHY_BASEADDR_PLL1_MODULE 42,1414
#define PHY_BASEADDR_CMU_SYS_MODULE 43,1469
#define PHY_BASEADDR_SYSREG_SYS0_MODULE 44,1524
#define PHY_BASEADDR_DDRC0_MODULE 45,1579
#define PHY_BASEADDR_AXIM_DMA0_MODULE 47,1635
#define PHY_BASEADDR_AXIM_DMA1_MODULE 48,1690
#define PHY_BASEADDR_AXIM_CPU_SFR0_MODULE 50,1746
#define PHY_BASEADDR_AXIM_CPU_MEM0_MODULE 51,1801
#define PHY_BASEADDR_AXIM_VIP0_MODULE 52,1856
#define PHY_BASEADDR_AXIM_USB0_MODULE 53,1911
#define PHY_BASEADDR_AXIM_HOVER0_MODULE 54,1966
#define PHY_BASEADDR_AXIM_SCALER0_MODULE 55,2021
#define PHY_BASEADDR_AXIM_CODA0_MODULE 56,2076
#define PHY_BASEADDR_AXIM_SDMMC0_MODULE 57,2131
#define PHY_BASEADDR_AXIM_SDMMC1_MODULE 58,2186
#define PHY_BASEADDR_DMA_DATA_BUS_CFG0_MODULE 60,2242
#define PHY_BASEADDR_VIP_DATA_BUS_CFG0_MODULE 61,2299
#define PHY_BASEADDR_CODA0_DATA_BUS_CFG_MODULE 63,2357
#define PHY_BASEADDR_MAIN_BUS_CFG0_MODULE 64,2415
#define PHY_BASEADDR_CFG_BUS_CFG0_MODULE 65,2473
#define PHY_BASEADDR_VIP0_MODULE 67,2532
#define PHY_BASEADDR_SCALER0_MODULE 68,2587
#define PHY_BASEADDR_CODA0_MODULE 69,2642
#define PHY_BASEADDR_RSP0_MODULE 70,2697
#define PHY_BASEADDR_CRYPTO0_MODULE 71,2752
#define PHY_BASEADDR_DMA0_MODULE 72,2807
#define PHY_BASEADDR_DMA1_MODULE 73,2862
#define PHY_BASEADDR_HOVER0_HOVER_MODULE 74,2917
#define PHY_BASEADDR_HOVER0_DMA_MODULE 75,2972
#define PHY_BASEADDR_I2C0_MODULE 77,3028
#define PHY_BASEADDR_I2C1_MODULE 78,3083
#define PHY_BASEADDR_I2C2_MODULE 79,3138
#define PHY_BASEADDR_I2C3_MODULE 80,3193
#define PHY_BASEADDR_I2C4_MODULE 81,3248
#define PHY_BASEADDR_I2C5_MODULE 82,3303
#define PHY_BASEADDR_I2C6_MODULE 83,3358
#define PHY_BASEADDR_I2C7_MODULE 84,3413
#define PHY_BASEADDR_I2C8_MODULE 85,3468
#define PHY_BASEADDR_I2C9_MODULE 86,3523
#define PHY_BASEADDR_I2C10_MODULE 87,3578
#define PHY_BASEADDR_I2C11_MODULE 88,3633
#define PHY_BASEADDR_ADC0_MODULE 90,3732
#define PHY_BASEADDR_WDT0_MODULE 91,3787
#define PHY_BASEADDR_GPIO0_MODULE 93,3843
#define PHY_BASEADDR_GPIO1_MODULE 94,3898
#define PHY_BASEADDR_GPIO2_MODULE 95,3953
#define PHY_BASEADDR_GPIO3_MODULE 96,4008
#define PHY_BASEADDR_GPIO4_MODULE 97,4063
#define PHY_BASEADDR_GPIO5_MODULE 98,4118
#define PHY_BASEADDR_GPIO6_MODULE 99,4173
#define PHY_BASEADDR_GPIO7_MODULE 100,4228
#define PHY_BASEADDR_SPI0_MODULE 102,4284
#define PHY_BASEADDR_SPI1_MODULE 103,4339
#define PHY_BASEADDR_SPI2_MODULE 104,4394
#define PHY_BASEADDR_QSPI0_MODULE 105,4449
#define PHY_BASEADDR_QSPI1_MODULE 106,4504
#define PHY_BASEADDR_QSPI2_MODULE 107,4559
#define PHY_BASEADDR_QSPI3_MODULE 108,4614
#define PHY_BASEADDR_QSPI4_MODULE 109,4669
#define PHY_BASEADDR_UART0_MODULE 110,4724
#define PHY_BASEADDR_UART1_MODULE 111,4779
#define PHY_BASEADDR_USART0_MODULE 112,4834
#define PHY_BASEADDR_USART1_MODULE 113,4889
#define PHY_BASEADDR_USART2_MODULE 114,4944
#define PHY_BASEADDR_USART3_MODULE 115,4999
#define PHY_BASEADDR_PWM0_MODULE 117,5055
#define PHY_BASEADDR_PWM1_MODULE 118,5110
#define PHY_BASEADDR_PWM2_MODULE 119,5165
#define PHY_BASEADDR_TIMER0_MODULE 120,5220
#define PHY_BASEADDR_TIMER1_MODULE 121,5275
#define PHY_BASEADDR_SDMMC0_MODULE 122,5330
#define PHY_BASEADDR_SDMMC1_MODULE 123,5385
#define PHY_BASEADDR_TRIKBOX0 125,5441
#define PHY_BASEADDR_TRIKBOX1 126,5496
#define PHY_BASEADDR_TRIKBOX2 127,5551
#define PHY_BASEADDR_TRIKBOX3 128,5606
#define PHY_BASEADDR_TRIKBOX4 129,5661
#define PHY_BASEADDR_TRIKBOX5 130,5716
#define PHY_BASEADDR_TRIKBOX6 131,5771
#define PHY_BASEADDR_TRIKBOX7 132,5826
#define PHY_BASEADDR_TRIKBOX8 133,5881
#define PHY_BASEADDR_TRIKBOX9 134,5936
#define PHY_BASEADDR_TRIKBOX10 135,5991
#define PHY_BASEADDR_TRIKBOX11 136,6046
#define PHY_BASEADDR_TRIKBOX12 137,6101
#define PHY_BASEADDR_TRIKBOX13 138,6156
#define PHY_BASEADDR_TRIKBOX14 139,6211
#define PHY_BASEADDR_TRIKBOX15 140,6266
#define PHY_BASEADDR_C2DL0_MODULE 142,6322
#define PHY_BASEADDR_USB0_MODULE 144,6378
#define PHY_BASEADDR_USB1_MODULE 145,6433
#define PHY_BASEADDR_USB2_MODULE 146,6488
#define PHY_BASEADDR_USB3_MODULE 147,6543

include/nx_lib.h,26
#define __NX_LIB_H__2,21

include/nx_const.h,154
#define _NEXELL_CONST_H5,96
#define _AC(8,142
#define _AT(9,168
#define _AC(11,200
#define _AT(12,231
#define _BITUL(15,292
#define _BITULL(16,335

include/nx_debug.h,27
#define __DEBUG_H__20,663

include/debug/test.h,74
unsigned char sd_body[sd_body1,0
unsigned int sd_body_size 2095,154745

include/nx_swallow_printf.h,29
#define __NX_PRINTF__17,511

include/nx_chip_iomux.h,21508
#define __NX_CHIP_IO_H__8,138
#define PI_GPIOA_GPIO_0_	14,204
#define PI_GPIOA_GPIO_1_	15,271
#define PI_GPIOA_GPIO_2_	16,338
#define PI_GPIOA_GPIO_3_	17,405
#define PI_GPIOA_GPIO_4_	18,472
#define PI_GPIOA_GPIO_5_	19,539
#define PI_GPIOA_GPIO_6_	20,606
#define PI_GPIOA_GPIO_7_	21,673
#define PI_GPIOA_GPIO_8_	22,740
#define PI_GPIOA_GPIO_9_	23,807
#define PI_GPIOA_GPIO_10_	24,874
#define PI_GPIOA_GPIO_11_	25,942
#define PI_GPIOA_GPIO_12_	26,1010
#define PI_GPIOA_GPIO_13_	27,1078
#define PI_GPIOA_GPIO_14_	28,1146
#define PI_GPIOA_GPIO_15_	29,1214
#define PI_GPIOA_GPIO_16_	30,1282
#define PI_GPIOA_GPIO_17_	31,1350
#define PI_GPIOA_GPIO_18_	32,1418
#define PI_GPIOA_GPIO_19_	33,1486
#define PI_GPIOA_GPIO_20_	34,1554
#define PI_GPIOA_GPIO_21_	35,1622
#define PI_GPIOA_GPIO_22_	36,1690
#define PI_GPIOA_GPIO_23_	37,1758
#define PI_GPIOA_GPIO_24_	38,1826
#define PI_GPIOA_GPIO_25_	39,1894
#define PI_GPIOA_GPIO_26_	40,1962
#define PI_GPIOA_GPIO_27_	41,2030
#define PI_GPIOA_GPIO_28_	42,2098
#define PI_GPIOA_GPIO_29_	43,2166
#define PI_GPIOA_GPIO_30_	44,2234
#define PI_GPIOA_GPIO_31_	45,2302
#define PI_I2C2_SDA	46,2370
#define PI_DPC_DATA24_0_	47,2433
#define PI_DPC_DATA24_1_	48,2500
#define PI_DPC_DATA24_2_	49,2567
#define PI_DPC_DATA24_3_	50,2634
#define PI_DPC_DATA24_4_	51,2701
#define PI_DPC_DATA24_5_	52,2768
#define PI_DPC_DATA24_6_	53,2835
#define PI_DPC_DATA24_7_	54,2902
#define PI_DPC_DATA24_8_	55,2969
#define PI_DPC_DATA24_9_	56,3036
#define PI_DPC_DATA24_10_	57,3103
#define PI_DPC_DATA24_11_	58,3171
#define PI_DPC_DATA24_12_	59,3239
#define PI_DPC_DATA24_13_	60,3307
#define PI_DPC_DATA24_14_	61,3375
#define PI_DPC_DATA24_15_	62,3443
#define PI_DPC_DATA24_16_	63,3511
#define PI_DPC_DATA24_17_	64,3579
#define PI_DPC_DATA24_18_	65,3647
#define PI_DPC_DATA24_19_	66,3715
#define PI_DPC_DATA24_20_	67,3783
#define PI_DPC_DATA24_21_	68,3851
#define PI_DPC_DATA24_22_	69,3919
#define PI_DPC_DATA24_23_	70,3987
#define PI_VIP_FIELD1	71,4055
#define PI_I2C2_SCL	72,4120
#define PI_VIP_PADOUT_CLK1	73,4183
#define PI_I2C3_SDA	74,4252
#define PI_VIP_VD1_0_	75,4315
#define PI_VIP_VD1_1_	76,4380
#define PI_VIP_VD1_2_	77,4445
#define PI_VIP_VD1_3_	78,4510
#define PI_VIP_VD1_4_	79,4575
#define PI_VIP_VD1_5_	80,4640
#define PI_VIP_VD1_6_	81,4705
#define PI_VIP_VD1_7_	82,4770
#define PI_VIP_VD1_8_	83,4835
#define PI_VIP_VD1_9_	84,4900
#define PI_VIP_VD1_10_	85,4965
#define PI_VIP_VD1_11_	86,5031
#define PI_VIP_VD1_12_	87,5097
#define PI_VIP_VD1_13_	88,5163
#define PI_VIP_VD1_14_	89,5229
#define PI_VIP_VD1_15_	90,5295
#define PI_VIP_VD0_0_	91,5361
#define PI_VIP_VD0_1_	92,5426
#define PI_VIP_VD0_2_	93,5491
#define PI_VIP_VD0_3_	94,5556
#define PI_VIP_VD0_4_	95,5621
#define PI_VIP_VD0_5_	96,5686
#define PI_VIP_VD0_6_	97,5751
#define PI_VIP_VD0_7_	98,5816
#define PI_VIP_VD0_8_	99,5881
#define PI_VIP_VD0_9_	100,5946
#define PI_VIP_VD0_10_	101,6011
#define PI_VIP_VD0_11_	102,6077
#define PI_VIP_VD0_12_	103,6143
#define PI_VIP_VD0_13_	104,6209
#define PI_VIP_VD0_14_	105,6275
#define PI_VIP_VD0_15_	106,6341
#define PI_I2C3_SCL	107,6407
#define PI_I2C4_SDA	108,6470
#define PI_I2C4_SCL	109,6533
#define PI_SPI1_MISO	110,6596
#define PI_SPI1_MOSI	111,6660
#define PI_SPI1_SCLK	112,6724
#define PI_SPI1_SS	113,6788
#define PI_SPI2_MISO	114,6850
#define PI_VIP_CLK1	115,6914
#define PI_SPI2_MOSI	116,6977
#define PI_VIP_HSYNC1	117,7041
#define PI_SPI2_SCLK	118,7106
#define PI_VIP_VSYNC1	119,7170
#define PI_SPI2_SS	120,7235
#define PI_VIP_VDE1	121,7297
#define PI_I2S2_I2SSDO	122,7360
#define PI_DPC_nHSync	123,7426
#define PI_I2S2_I2SSDI	124,7491
#define PI_DPC_nVSync	125,7557
#define PI_I2S2_I2SBCLK	126,7622
#define PI_DPC_DE	127,7689
#define PI_I2S2_I2SCODCLK	128,7750
#define PI_DPC_VCLK	129,7818
#define PI_I2S2_I2SLRCLK	130,7881
#define PI_I2S_I2SSDO	131,7948
#define PI_I2S_I2SSDI	132,8013
#define PI_I2S_I2SBCLK	133,8078
#define PI_I2S_I2SCODCLK	134,8144
#define PI_I2S_I2SLRCLK	135,8211
#define PI_I2S1_I2SSDO	136,8278
#define PI_I2S1_I2SSDI	137,8344
#define PI_I2S1_I2SBCLK	138,8410
#define PI_I2S1_I2SCODCLK	139,8477
#define PI_I2S1_I2SLRCLK	140,8545
#define PI_USB20OTG_i_IdPin	141,8612
#define PI_USB20OTG_io_VBUS	142,8682
#define PI_USB20OTG_io_DP	143,8752
#define PI_USB20OTG_io_DM	144,8820
#define PI_USB20OTG_io_RKELVIN	145,8888
#define PI_USB20HOST_HOST0_DP	146,8961
#define PI_USB20HOST_HOST0_DM	147,9033
#define PI_USB20HOST_HOST0_RKELVIN	148,9105
#define PI_USB20HOST_HOST1_DP	149,9181
#define PI_USB20HOST_HOST1_DM	150,9253
#define PI_USB20HOST_HOST1_RKELVIN	151,9325
#define PI_ALIVE_XTI_PADI_PADI	152,9401
#define PI_ALIVE_XTI_PADO_PADO	153,9474
#define PI_ALIVE_XTIRTC_PADI_PADI	154,9547
#define PI_ALIVE_XTIRTC_PADO_PADO	155,9622
#define PI_ALIVE_ALIVEGPIO_0_	156,9697
#define PI_ALIVE_ALIVEGPIO_1_	157,9769
#define PI_ALIVE_ALIVEGPIO_2_	158,9841
#define PI_ALIVE_ALIVEGPIO_3_	159,9913
#define PI_ALIVE_ALIVEGPIO_4_	160,9985
#define PI_ALIVE_ALIVEGPIO_5_	161,10057
#define PI_ALIVE_ALIVEGPIO_6_	162,10129
#define PI_ALIVE_ALIVEGPIO_7_	163,10201
#define PI_ALIVE_ALIVEGPIO_8_	164,10273
#define PI_ALIVE_ALIVEGPIO_9_	165,10345
#define PI_ALIVE_HRESETO	166,10417
#define PI_ALIVE_VDDPWRON_DDR	167,10484
#define PI_ALIVE_RTCOUT	168,10556
#define PI_ALIVE_OSCOUT	169,10623
#define PI_ALIVE_nRESET	170,10690
#define PI_ALIVE_TEST_EN	171,10757
#define PI_ALIVE_TEST_EN1	172,10824
#define PI_ALIVE_VDDPWRON	173,10892
#define PI_ECID_EFUSE_FSOURCE0	174,10960
#define PI_ECID_EFUSE_FSOURCE1	175,11033
#define PI_ECID_EFUSE_FSOURCE2	176,11106
#define PI_ECID_EFUSE_FSOURCE3	177,11179
#define PI_ECID_EFUSE_FSOURCE4	178,11252
#define PI_ECID_EFUSE_FSOURCE5	179,11325
#define PI_ECID_EFUSE_FSOURCE6	180,11398
#define PI_ECID_EFUSE_FSOURCE7	181,11471
#define PI_ECID_EFUSE_FSOURCE8	182,11544
#define PI_SDMMC1_CDATA_0_	183,11617
#define PI_SDMMC1_CDATA_1_	184,11686
#define PI_SDMMC1_CDATA_2_	185,11755
#define PI_SDMMC1_CDATA_3_	186,11824
#define PI_CMU_SYS_0__PADOUT_0__CLK_AXI_CLK	187,11893
#define PI_GPIOB_GPIO_0_	188,11977
#define PI_GPIOB_GPIO_1_	189,12044
#define PI_GPIOB_GPIO_2_	190,12111
#define PI_GPIOB_GPIO_3_	191,12178
#define PI_GPIOB_GPIO_4_	192,12245
#define PI_GPIOB_GPIO_5_	193,12312
#define PI_GPIOB_GPIO_6_	194,12379
#define PI_GPIOB_GPIO_7_	195,12446
#define PI_GPIOB_GPIO_8_	196,12513
#define PI_GPIOB_GPIO_9_	197,12580
#define PI_GPIOB_GPIO_10_	198,12647
#define PI_GPIOB_GPIO_11_	199,12715
#define PI_GPIOB_GPIO_12_	200,12783
#define PI_GPIOB_GPIO_13_	201,12851
#define PI_GPIOB_GPIO_14_	202,12919
#define PI_GPIOB_GPIO_15_	203,12987
#define PI_GPIOB_GPIO_16_	204,13055
#define PI_GPIOB_GPIO_17_	205,13123
#define PI_GPIOB_GPIO_18_	206,13191
#define PI_GPIOB_GPIO_19_	207,13259
#define PI_GPIOB_GPIO_20_	208,13327
#define PI_GPIOB_GPIO_21_	209,13395
#define PI_GPIOB_GPIO_22_	210,13463
#define PI_GPIOB_GPIO_22_	211,13531
#define PI_GPIOB_GPIO_23_	212,13599
#define PI_GPIOB_GPIO_23_	213,13667
#define PI_GPIOB_GPIO_24_	214,13735
#define PI_GPIOB_GPIO_24_	215,13803
#define PI_GPIOB_GPIO_25_	216,13871
#define PI_GPIOB_GPIO_25_	217,13939
#define PI_GPIOB_GPIO_26_	218,14007
#define PI_GPIOB_GPIO_26_	219,14075
#define PI_GPIOB_GPIO_27_	220,14143
#define PI_GPIOB_GPIO_27_	221,14211
#define PI_GPIOB_GPIO_28_	222,14279
#define PI_GPIOB_GPIO_28_	223,14347
#define PI_GPIOB_GPIO_29_	224,14415
#define PI_GPIOB_GPIO_29_	225,14483
#define PI_GPIOB_GPIO_30_	226,14551
#define PI_GPIOB_GPIO_30_	227,14619
#define PI_GPIOB_GPIO_31_	228,14687
#define PI_GPIOB_GPIO_31_	229,14755
#define PI_SDMMC1_CCLK	230,14823
#define PI_SDMMC1_CMD	231,14889
#define PI_SDMMC0_CDATA_0_	232,14954
#define PI_SDMMC0_CDATA_1_	233,15023
#define PI_SDMMC0_CDATA_2_	234,15092
#define PI_SDMMC0_CDATA_3_	235,15161
#define PI_SDMMC0_CDATA_4_	236,15230
#define PI_SDMMC0_CDATA_5_	237,15299
#define PI_SDMMC0_CDATA_6_	238,15368
#define PI_SDMMC0_CDATA_7_	239,15437
#define PI_NANDC_nWE	240,15506
#define PI_NANDC_RnB	241,15570
#define PI_SDMMC0_nRST	242,15634
#define PI_NANDC_nCS_0_	243,15700
#define PI_NANDC_nCS_1_	244,15767
#define PI_SDMMC0_CARD_nInt	245,15834
#define PI_SDMMC0_CCLK	246,15904
#define PI_NANDC_ALE	247,15970
#define PI_SDMMC0_CMD	248,16034
#define PI_NANDC_CLE	249,16099
#define PI_SDMMC0_CDATASTROBE	250,16163
#define PI_NANDC_nOE	251,16235
#define PI_SDMMC0_CARD_nDetect	252,16299
#define PI_NANDC_DQS	253,16372
#define PI_SDMMC0_CARD_WritePrt	254,16436
#define PI_SPDIFRX_SPDIF_IN	255,16510
#define PI_SPDIFTX_SPDIF_OUT	256,16580
#define PI_I2C_SDA	257,16651
#define PI_I2C_SCL	258,16713
#define PI_I2C1_SDA	259,16775
#define PI_I2C1_SCL	260,16838
#define PI_SPI0_MO_IO0	261,16901
#define PI_GPIOC_GPIO_0_	262,16967
#define PI_GPIOC_GPIO_1_	263,17034
#define PI_GPIOC_GPIO_2_	264,17101
#define PI_GPIOC_GPIO_3_	265,17168
#define PI_GPIOC_GPIO_4_	266,17235
#define PI_GPIOC_GPIO_5_	267,17302
#define PI_GPIOC_GPIO_6_	268,17369
#define PI_GPIOC_GPIO_7_	269,17436
#define PI_GPIOC_GPIO_8_	270,17503
#define PI_GPIOC_GPIO_9_	271,17570
#define PI_GPIOC_GPIO_10_	272,17637
#define PI_GPIOC_GPIO_11_	273,17705
#define PI_GPIOC_GPIO_12_	274,17773
#define PI_GPIOC_GPIO_13_	275,17841
#define PI_GPIOC_GPIO_14_	276,17909
#define PI_GPIOC_GPIO_15_	277,17977
#define PI_GPIOC_GPIO_16_	278,18045
#define PI_GPIOC_GPIO_17_	279,18113
#define PI_GPIOC_GPIO_18_	280,18181
#define PI_GPIOC_GPIO_19_	281,18249
#define PI_GPIOC_GPIO_20_	282,18317
#define PI_GPIOC_GPIO_21_	283,18385
#define PI_GPIOC_GPIO_22_	284,18453
#define PI_GPIOC_GPIO_23_	285,18521
#define PI_GPIOC_GPIO_24_	286,18589
#define PI_GPIOC_GPIO_25_	287,18657
#define PI_GPIOC_GPIO_26_	288,18725
#define PI_GPIOC_GPIO_27_	289,18793
#define PI_GPIOC_GPIO_28_	290,18861
#define PI_GPIOC_GPIO_29_	291,18929
#define PI_GPIOC_GPIO_30_	292,18997
#define PI_GPIOC_GPIO_31_	293,19065
#define PI_SPI0_MI_IO1	294,19133
#define PI_SPI0_IO2	295,19199
#define PI_PWM_TOUT0	296,19262
#define PI_SECURE_TIMER_TOUT0	297,19326
#define PI_SPI0_IO3	298,19398
#define PI_PWM_TOUT1	299,19461
#define PI_SECURE_TIMER_TOUT1	300,19525
#define PI_SPI0_SCLK	301,19597
#define PI_SPI0_SS	302,19661
#define PI_PWM_TOUT2	303,19723
#define PI_SECURE_TIMER_TOUT2	304,19787
#define PI_PWM_TOUT3	305,19859
#define PI_SECURE_TIMER_TOUT3	306,19923
#define PI_CMU_SYS_0__PADOUT_1__CLK_AXI_CLK	307,19995
#define PI_CMU_SYS_0__PADOUT_2__CLK_AXI_CLK	308,20079
#define PI_SYSCTRLTOP_nGRESETOUT	309,20163
#define PI_SDMMC1_nRST	310,20237
#define PI_I2S3_I2SSDO	311,20303
#define PI_UART_BAUDOUT_n	312,20369
#define PI_SDMMC1_CARD_nDetect	313,20437
#define PI_PDM_DATA0	314,20510
#define PI_PDM_DATA1	315,20574
#define PI_PDM_STROBE	316,20638
#define PI_I2S3_I2SSDI	317,20703
#define PI_UART1_BAUDOUT_n	318,20769
#define PI_SDMMC1_CARD_WritePrt	319,20838
#define PI_I2S3_I2SBCLK	320,20912
#define PI_UART2_BAUDOUT_n	321,20979
#define PI_I2S3_I2SCODCLK	323,21049
#define PI_UART3_BAUDOUT_n	324,21117
#define PI_CMU_SRC_EXT_SRC_CLK0	326,21187
#define PI_I2S3_I2SLRCLK	327,21261
#define PI_UART4_BAUDOUT_n	328,21328
#define PI_UART5_BAUDOUT_n	330,21398
#define PI_GMAC_RGMII_aux_ts_trig	331,21467
#define PI_USB20OTG_i_VBUSVLDEXT	332,21542
#define PI_UART6_BAUDOUT_n	333,21616
#define PI_GMAC_RMII_aux_ts_trig	334,21685
#define PI_USB20OTG_DRVVBUS	335,21759
#define PI_GMAC_RGMII_phy_intr	336,21829
#define PI_SDMMC1_CARD_nInt	337,21902
#define PI_GMAC_RMII_phy_intr	338,21972
#define PI_CSSYS_NTRST	340,22045
#define PI_CSSYS_TMS	341,22111
#define PI_CSSYS_TDI	342,22175
#define PI_CSSYS_TCK	343,22239
#define PI_CSSYS_TDO	344,22303
#define PI_ADC_PHYWRAPPER_AGND	345,22367
#define PI_ADC_PHYWRAPPER_VREF	346,22440
#define PI_ADC_PHYWRAPPER_AIN_0_	347,22513
#define PI_ADC_PHYWRAPPER_AIN_1_	348,22587
#define PI_ADC_PHYWRAPPER_AIN_2_	349,22661
#define PI_ADC_PHYWRAPPER_AIN_3_	350,22735
#define PI_ADC_PHYWRAPPER_AIN_TS_0_	351,22809
#define PI_ADC_PHYWRAPPER_AIN_TS_1_	352,22886
#define PI_ADC_PHYWRAPPER_AIN_TS_2_	353,22963
#define PI_ADC_PHYWRAPPER_AIN_TS_3_	354,23040
#define PI_TEM2803X_WRP_RES_EXT	355,23117
#define PI_TEM2803X_WRP_TEST_OUT	356,23191
#define PI_DDR_DDR_DQ_0_	357,23265
#define PI_DDR_DDR_DQ_1_	358,23332
#define PI_DDR_DDR_DQ_2_	359,23399
#define PI_DDR_DDR_DQ_3_	360,23466
#define PI_DDR_DDR_DQ_4_	361,23533
#define PI_DDR_DDR_DQ_5_	362,23600
#define PI_DDR_DDR_DQ_6_	363,23667
#define PI_DDR_DDR_DQ_7_	364,23734
#define PI_DDR_DDR_DQ_8_	365,23801
#define PI_DDR_DDR_DQ_9_	366,23868
#define PI_DDR_DDR_DQ_10_	367,23935
#define PI_DDR_DDR_DQ_11_	368,24003
#define PI_DDR_DDR_DQ_12_	369,24071
#define PI_DDR_DDR_DQ_13_	370,24139
#define PI_DDR_DDR_DQ_14_	371,24207
#define PI_DDR_DDR_DQ_15_	372,24275
#define PI_DDR_DDR_DM_0_	373,24343
#define PI_DDR_DDR_DM_1_	374,24410
#define PI_DDR_DDR_DQSP_0_	375,24477
#define PI_DDR_DDR_DQSP_1_	376,24546
#define PI_DDR_DDR_DQSN_0_	377,24615
#define PI_DDR_DDR_DQSN_1_	378,24684
#define PI_DDR_DDR_VREF1	379,24753
#define PI_DDR_DDR_ZQ	380,24820
#define PI_DDR_DDR_ADR_0_	381,24885
#define PI_DDR_DDR_ADR_1_	382,24953
#define PI_DDR_DDR_ADR_2_	383,25021
#define PI_DDR_DDR_ADR_3_	384,25089
#define PI_DDR_DDR_ADR_4_	385,25157
#define PI_DDR_DDR_ADR_5_	386,25225
#define PI_DDR_DDR_ADR_6_	387,25293
#define PI_DDR_DDR_ADR_7_	388,25361
#define PI_DDR_DDR_ADR_8_	389,25429
#define PI_DDR_DDR_ADR_9_	390,25497
#define PI_DDR_DDR_ADR_10_	391,25565
#define PI_DDR_DDR_ADR_11_	392,25634
#define PI_DDR_DDR_ADR_12_	393,25703
#define PI_DDR_DDR_ADR_13_	394,25772
#define PI_DDR_DDR_ADR_14_	395,25841
#define PI_DDR_DDR_ADR_15_	396,25910
#define PI_DDR_DDR_CLKP	397,25979
#define PI_DDR_DDR_CLKN	398,26046
#define PI_DDR_DDR_ODT_0_	399,26113
#define PI_DDR_DDR_ODT_1_	400,26181
#define PI_DDR_DDR_WEN	401,26249
#define PI_DDR_DDR_CSN_0_	402,26315
#define PI_DDR_DDR_CSN_1_	403,26383
#define PI_DDR_DDR_CASN	404,26451
#define PI_DDR_DDR_RASN	405,26518
#define PI_DDR_DDR_BA_0_	406,26585
#define PI_DDR_DDR_BA_1_	407,26652
#define PI_DDR_DDR_BA_2_	408,26719
#define PI_DDR_DDR_CKE	409,26786
#define PI_DDR_DDR_RSTN	410,26852
#define PI_DDR_DDR_RETEN_N	411,26919
#define PI_DDR_DDR_VREFA	412,26988
#define PI_DDR_DDR_VREF0	413,27055
#define PI_GMAC_RGMII_phy_txd_0_	414,27122
#define PI_GMAC_RGMII_phy_txd_1_	415,27196
#define PI_GMAC_RGMII_phy_txd_2_	416,27270
#define PI_GMAC_RGMII_phy_txd_3_	417,27344
#define PI_GMAC_RGMII_phy_txen	418,27418
#define PI_GMAC_RGMII_clk_tx	419,27491
#define PI_GMAC_RGMII_phy_rxd_0_	420,27562
#define PI_GMAC_RGMII_phy_rxd_1_	421,27636
#define PI_GMAC_RGMII_phy_rxd_2_	422,27710
#define PI_GMAC_RGMII_phy_rxd_3_	423,27784
#define PI_GMAC_RGMII_phy_rxdv	424,27858
#define PI_GMAC_RGMII_clk_rx	425,27931
#define PI_GMAC_RGMII_gmii_mdio	426,28002
#define PI_GMAC_RGMII_gmii_mdc	427,28076
#define PI_GPIOD_GPIO_0_	428,28149
#define PI_GPIOD_GPIO_1_	429,28216
#define PI_GPIOD_GPIO_2_	430,28283
#define PI_GPIOD_GPIO_3_	431,28350
#define PI_GPIOD_GPIO_4_	432,28417
#define PI_GPIOD_GPIO_5_	433,28484
#define PI_GPIOD_GPIO_6_	434,28551
#define PI_GPIOD_GPIO_7_	435,28618
#define PI_GPIOD_GPIO_8_	436,28685
#define PI_GPIOD_GPIO_9_	437,28752
#define PI_GPIOD_GPIO_10_	438,28819
#define PI_GPIOD_GPIO_11_	439,28887
#define PI_GPIOD_GPIO_12_	440,28955
#define PI_GPIOD_GPIO_13_	441,29023
#define PI_GPIOD_GPIO_14_	442,29091
#define PI_GPIOD_GPIO_15_	443,29159
#define PI_GPIOD_GPIO_16_	444,29227
#define PI_GPIOD_GPIO_17_	445,29295
#define PI_GPIOD_GPIO_18_	446,29363
#define PI_GPIOD_GPIO_19_	447,29431
#define PI_GPIOD_GPIO_20_	448,29499
#define PI_GPIOD_GPIO_21_	449,29567
#define PI_GPIOD_GPIO_22_	450,29635
#define PI_GPIOD_GPIO_23_	451,29703
#define PI_GPIOD_GPIO_24_	452,29771
#define PI_GPIOD_GPIO_25_	453,29839
#define PI_GPIOD_GPIO_26_	454,29907
#define PI_GPIOD_GPIO_27_	455,29975
#define PI_GPIOD_GPIO_28_	456,30043
#define PI_GPIOD_GPIO_29_	457,30111
#define PI_GPIOD_GPIO_30_	458,30179
#define PI_GPIOD_GPIO_31_	459,30247
#define PI_GMAC_RMII_clk_rmii	460,30315
#define PI_MP2TSI_TDATA0	461,30387
#define PI_GMAC_RMII_phy_txd_0_	462,30454
#define PI_GMAC_RMII_phy_txd_1_	463,30528
#define PI_MP2TSI_TSCLK0	464,30602
#define PI_MP2TSI_TSYNC0	465,30669
#define PI_GMAC_RMII_phy_txen	466,30736
#define PI_MP2TSI_TDP0	467,30808
#define PI_GMAC_RMII_phy_rxd_0_	468,30874
#define PI_GMAC_RMII_phy_rxd_1_	469,30948
#define PI_PDM_DATA2	470,31022
#define PI_MP2TSI_TERR0	471,31086
#define PI_PDM_DATA3	472,31153
#define PI_MP2TSI1_TDATA0	473,31217
#define PI_GMAC_RMII_phy_rxdv	474,31285
#define PI_MP2TSI1_TSYNC0	475,31357
#define PI_GMAC_RMII_gmii_mdio	476,31425
#define PI_MP2TSI1_TDP0	477,31498
#define PI_GMAC_RMII_gmii_mdc	478,31565
#define PI_MP2TSI1_TERR0	479,31637
#define PI_MP2TSI1_TSCLK0	480,31704
#define PI_UART0_TXD	481,31772
#define PI_UART0_RXD_SMC	482,31836
#define PI_UART1_TXD	483,31903
#define PI_UART1_RXD_SMC	484,31967
#define PI_UART2_TXD	485,32034
#define PI_UART2_RXD_SMC	486,32098
#define PI_UART3_TXD	487,32165
#define PI_UART3_RXD_SMC	488,32229
#define PI_UART4_TXD	489,32296
#define PI_UART4_RXD_SMC	490,32360
#define PI_UART4_nCTS	491,32427
#define PI_UART4_DE	492,32492
#define PI_UART4_nRTS	493,32555
#define PI_UART4_RE	494,32620
#define PI_UART5_TXD	495,32683
#define PI_UART5_RXD_SMC	496,32747
#define PI_UART5_nCTS	497,32814
#define PI_UART5_DE	498,32879
#define PI_UART5_nRTS	499,32942
#define PI_UART5_RE	500,33007
#define PI_UART6_TXD	501,33070
#define PI_UART6_RXD_SMC	502,33134
#define PI_UART6_nCTS	503,33201
#define PI_UART6_SIR_IN	504,33266
#define PI_UART6_nRTS	505,33333
#define PI_UART6_SIR_OUT_n	506,33398
#define PI_CAN_CAN_TX	507,33467
#define PI_UART_DE	508,33532
#define PI_CMU_SYS_0__PADOUT_3__CLK_AXI_CLK	509,33594
#define PI_CAN_CAN_RX	510,33678
#define PI_UART_RE	511,33743
#define PI_CMU_SYS_0__PADOUT_4__CLK_AXI_CLK	512,33805
#define PI_GPIOE_GPIO_0_	513,33889
#define PI_GPIOE_GPIO_1_	514,33956
#define PI_GPIOE_GPIO_2_	515,34023
#define PI_GPIOE_GPIO_3_	516,34090
#define PI_GPIOE_GPIO_4_	517,34157
#define PI_GPIOE_GPIO_5_	518,34224
#define PI_GPIOE_GPIO_6_	519,34291
#define PI_GPIOE_GPIO_7_	520,34358
#define PI_GPIOE_GPIO_8_	521,34425
#define PI_GPIOE_GPIO_9_	522,34492
#define PI_GPIOE_GPIO_10_	523,34559
#define PI_GPIOE_GPIO_11_	524,34627
#define PI_GPIOE_GPIO_12_	525,34695
#define PI_GPIOE_GPIO_13_	526,34763
#define PI_GPIOE_GPIO_14_	527,34831
#define PI_GPIOE_GPIO_15_	528,34899
#define PI_CAN1_CAN_TX	529,34967
#define PI_UART1_DE	530,35033
#define PI_CAN1_CAN_RX	531,35096
#define PI_UART1_RE	532,35162
#define PI_CMU_CPU_CLKMUXOUT	533,35225
#define PI_CMU_DDR_CLKMUXOUT	534,35296
#define PI_CMU_USB_CLKMUXOUT	535,35367
#define PI_CMU_MM_CLKMUXOUT	536,35438
#define PI_CMU_SRC_CLKMUXOUT	537,35508
#define PI_CMU_SYS_CLKMUXOUT	538,35579
#define PI_VIP_CLK0	539,35650
#define PI_VIP_VDE0	540,35713
#define PI_VIP_HSYNC0	541,35776
#define PI_VIP_VSYNC0	542,35841
#define PI_VIP_FIELD0	543,35906
#define PI_VIP_PADOUT_CLK0	544,35971
#define PI_LVDS_ROUT	545,36040
#define PI_LVDS_TAN	546,36104
#define PI_LVDS_TAP	547,36167
#define PI_LVDS_TBN	548,36230
#define PI_LVDS_TBP	549,36293
#define PI_LVDS_TCN	550,36356
#define PI_LVDS_TCP	551,36419
#define PI_LVDS_TCLKN	552,36482
#define PI_LVDS_TCLKP	553,36547
#define PI_LVDS_TDN	554,36612
#define PI_LVDS_TDP	555,36675
#define PI_GPIOE_GPIO_16_	557,36739
#define PI_GPIOE_GPIO_17_	558,36770
#define PI_GPIOE_GPIO_18_	559,36801
#define PI_GPIOE_GPIO_19_	560,36832
#define PI_GPIOE_GPIO_20_	561,36863
#define PI_GPIOE_GPIO_21_	562,36894
#define PI_GPIOE_GPIO_22_	563,36925
#define PI_GPIOE_GPIO_23_	564,36956
#define PI_GPIOE_GPIO_24_	565,36987
#define PI_GPIOE_GPIO_25_	566,37018
#define PI_GPIOE_GPIO_26_	567,37049
#define PI_GPIOE_GPIO_27_	568,37080
#define PI_GPIOE_GPIO_28_	569,37111
#define PI_GPIOE_GPIO_29_	570,37142
#define PI_GPIOE_GPIO_30_	571,37173
#define PI_GPIOE_GPIO_31_	572,37204
#define PI_SPI0_MISO	573,37235
#define PI_SPI0_MOSI	574,37262
#define PI_SPI1_MO_IO0	575,37289
#define PI_SPI1_MI_IO1	576,37318
#define PI_SPI1_IO2	577,37347
#define PI_SPI1_IO3	578,37373
#define PI_SPI2_MO_IO0	579,37399
#define PI_SPI2_MI_IO1	580,37428
#define PI_SPI2_IO2	581,37457
#define PI_SPI2_IO3	582,37483
#define PI_SDMMC1_CDATA_4_	583,37509
#define PI_SDMMC1_CDATA_5_	584,37541
#define PI_SDMMC1_CDATA_6_	585,37573
#define PI_SDMMC1_CDATA_7_	586,37605
#define PI_SDMMC1_CDATASTROBE	587,37637
#define PI_UART0_nCTS	588,37672
#define PI_UART0_nRTS	589,37700
#define PI_UART0_SIR_IN	590,37728
#define PI_UART0_SIR_OUT_n	591,37758
#define PI_UART1_nCTS	592,37790
#define PI_UART1_nRTS	593,37818
#define PI_UART1_SIR_IN	594,37846
#define PI_UART1_SIR_OUT_n	595,37876
#define PI_UART2_nCTS	596,37908
#define PI_UART2_DE	597,37936
#define PI_UART2_nRTS	598,37962
#define PI_UART2_RE	599,37990
#define PI_UART2_SIR_IN	600,38016
#define PI_UART2_SIR_OUT_n	601,38046
#define PI_UART3_nCTS	602,38078
#define PI_UART3_DE	603,38106
#define PI_UART3_nRTS	604,38132
#define PI_UART3_RE	605,38160
#define PI_UART3_SIR_IN	606,38186
#define PI_UART3_SIR_OUT_n	607,38216
#define PI_UART4_SIR_IN	608,38248
#define PI_UART4_SIR_OUT_n	609,38278
#define PI_UART5_SIR_IN	610,38310
#define PI_UART5_SIR_OUT_n	611,38340
#define PI_UART6_DE	612,38372
#define PI_UART6_RE	613,38398

include/nx_qemu_printf.h,329
#define _KPRINTF_H3,55
#define REG32(8,120
#define UART_NUM 12,197
#define _CONCAT3(15,224
#define _UART_CTRL_ADDR(16,262
#define UART_CTRL_ADDR 17,333
static volatile uint32_t * const uart 19,389
static inline void kputc(21,456
#define dprintf(42,840
#define dputs(43,893
#define dprintf(45,927
#define dputs(46,968

include/nx_swallow.h,380
#define NX_SWALLOW_H2,21
#define RISCV_NUM_CORES 11,153
#define SRAM_ADDR 14,198
#define SRAM_SIZE 15,229
#define SRAM_ADDR 17,270
#define SRAM_SIZE 18,301
#define USBD_VID	21,343
#define USBD_PID	22,368
#define BASEADDR_SRAM	24,394
#define INTERNAL_SRAM_SIZE	25,427
#define SECONDBOOT_FSIZENCRC	26,464
#define SECONDBOOT_FSIZE	27,503
#define SECONDBOOT_STACK	28,559

src/iROMBOOT.c,57
struct nx_bootmm *const pbm 31,892
int romboot(33,1044

src/nx_clock.c,840
unsigned int *__PLL_CPUIF_BASEADDR[__PLL_CPUIF_BASEADDR12,192
struct nx_pll_info 21,739
	unsigned short m;22,760
	unsigned short s;23,779
} const pllpms[pllpms24,798
struct nx_cpuclkdiv_info 31,1006
	unsigned char axi;32,1033
	unsigned char atclk;33,1053
	unsigned char cntclk;34,1075
	unsigned char tsclk;35,1098
	unsigned char dbgapb;36,1120
	unsigned char apb;37,1143
} const cpuclkdiv[cpuclkdiv38,1163
struct nx_sysclkdiv_info 97,2985
	unsigned char axi;98,3012
	unsigned char apb;99,3032
	unsigned char hsif_axi;100,3052
	unsigned char hsif_apb;101,3077
	unsigned char cmu_apb;102,3102
	unsigned char smc_axi;103,3126
void nxSetDeviceClock(106,3154
static unsigned int  NX_PLL_TYPE[NX_PLL_TYPE136,4064
void __PLL_CPUIF_SET_BASEADDR 144,4221
void NX_PLL_SetBaseAddress(148,4358
void nxSetClockInit(155,4524

src/nx_cpuif_regmap.c,34
void nx_cpuif_reg_write_one(3,30

src/nx_swallow_printf.c,214
#define nx_putchar(21,571
void printchar(23,608
#define PAD_RIGHT 32,721
#define PAD_ZERO 33,741
int prints(35,761
#define PRINT_BUF_LEN 69,1332
int printi(70,1357
int print(113,2042
int _dprintf(185,3515

src/nx_debug.c,260
#define NX_CLKSRC_UART 27,728
#define SOURCE_DIVID	28,753
#define BAUD_RATE	29,780
static struct NX_UART_RegisterSet * const pUART 33,837
const CMU_DEVICE_CLK dbguart[dbguart35,948
int DebugInit(45,1218
void DebugPutch(88,2686
int	DebugIsBusy(96,2856

src/nx_chip_sfr.c,25
_SFR_INFO SFR_INFO 4,59

src/nx_qemu_printf.c,74
static inline void _kputs(7,126
void kputs(14,224
void _dprintf(25,359

src/nx_lib.c,88
void *nx_memcpy(nx_memcpy3,21
void *nx_memset(nx_memset14,161
int nx_memcmp(22,269

src/nx_gpio.c,177
struct NX_GPIO (*const pGPIOReg)27,682
void GPIOReleasePAD(31,896
void GPIOSetAltFunction(35,1027
void GPIOSetDrvSt(49,1398
void GPIOSetPullup(72,2102
void setpad(95,2838

src/head.S,47
_prog_start:_prog_start8,137
dtb:dtb23,408

src/nx_gpt.c,964
struct gpt_header 24,628
	unsigned long long signature;25,648
	unsigned int revision;26,679
	unsigned int header_size;27,703
	unsigned int header_crc32;28,730
	unsigned int reserved1;29,758
	unsigned long long my_lba;30,785
	unsigned long long alternate_lba;31,813
	unsigned long long first_usable_lba;32,848
	unsigned long long last_usable_lba;33,886
	unsigned char disk_guid[disk_guid34,923
	unsigned long long partition_entry_lba;35,953
	unsigned int num_partition_entries;36,994
	unsigned int sizeof_partition_entry;37,1031
	unsigned int partition_entry_array_crc32;38,1069
const unsigned int gpt_crc_table[gpt_crc_table41,1116
#define DO_CRC(107,4552
unsigned int crc32_no_comp(109,4613
unsigned int crc32 147,5429
#define GPT_HEADER_SIGNATURE 154,5593
const unsigned char gpths[gpths156,5642
int is_gpt_valid(159,5725
unsigned int get_first_lba(183,6336
unsigned int get_first_empty_lba(188,6478
unsigned int is_gpt_part(196,6710

src/iSDBOOT.c,978
#define NX_ASSERT(37,1001
const CMU_DEVICE_CLK sdmmcclk[sdmmcclk42,1110
NX_SDMMC_RegisterSet * const pgSDXCReg[pgSDXCReg58,1518
const union nxpad sdmmcpad[sdmmcpad63,1629
int NX_SDMMC_SetClock(90,2200
unsigned int NX_SDMMC_SendCommandInternal(195,5714
unsigned int NX_SDMMC_SendStatus(315,9645
unsigned int NX_SDMMC_SendCommand(397,12562
unsigned int NX_SDMMC_SendAppCommand(411,12958
int NX_SDMMC_IdentifyCard(433,13611
#define FAST_BOOT	507,15937
int NX_SDMMC_SelectCard(629,19859
int NX_SDMMC_SetCardDetectPullUp(655,20530
int NX_SDMMC_SetBusWidth(674,21088
int NX_SDMMC_SetBlockLength(725,22627
int NX_SDMMC_Init(758,23470
int NX_SDMMC_Terminate(824,25508
int NX_SDMMC_Open(853,26335
int NX_SDMMC_Close(910,27991
int NX_SDMMC_ReadSectorData(923,28301
int NX_SDMMC_ReadSectorData(981,30361
int NX_SDMMC_ReadSectors(1057,32774
int SDMMCBOOT(1211,38540
void NX_SDPADSetALT(1391,44289
void NX_SDPADSetGPIO(1401,44666
unsigned int iSDBOOT(1407,44833
