{
  "module_name": "wm8995.h",
  "hash_id": "94848dd4c380dd3b4a649739f10782055053687108096d7bda3bfbd1c62950e8",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/wm8995.h",
  "human_readable_source": " \n \n\n#ifndef _WM8995_H\n#define _WM8995_H\n\n#include <asm/types.h>\n\n \n#define WM8995_SOFTWARE_RESET                   0x00\n#define WM8995_POWER_MANAGEMENT_1               0x01\n#define WM8995_POWER_MANAGEMENT_2               0x02\n#define WM8995_POWER_MANAGEMENT_3               0x03\n#define WM8995_POWER_MANAGEMENT_4               0x04\n#define WM8995_POWER_MANAGEMENT_5               0x05\n#define WM8995_LEFT_LINE_INPUT_1_VOLUME         0x10\n#define WM8995_RIGHT_LINE_INPUT_1_VOLUME        0x11\n#define WM8995_LEFT_LINE_INPUT_CONTROL          0x12\n#define WM8995_DAC1_LEFT_VOLUME                 0x18\n#define WM8995_DAC1_RIGHT_VOLUME                0x19\n#define WM8995_DAC2_LEFT_VOLUME                 0x1A\n#define WM8995_DAC2_RIGHT_VOLUME                0x1B\n#define WM8995_OUTPUT_VOLUME_ZC_1               0x1C\n#define WM8995_MICBIAS_1                        0x20\n#define WM8995_MICBIAS_2                        0x21\n#define WM8995_LDO_1                            0x28\n#define WM8995_LDO_2                            0x29\n#define WM8995_ACCESSORY_DETECT_MODE1           0x30\n#define WM8995_ACCESSORY_DETECT_MODE2           0x31\n#define WM8995_HEADPHONE_DETECT1                0x34\n#define WM8995_HEADPHONE_DETECT2                0x35\n#define WM8995_MIC_DETECT_1                     0x38\n#define WM8995_MIC_DETECT_2                     0x39\n#define WM8995_CHARGE_PUMP_1                    0x40\n#define WM8995_CLASS_W_1                        0x45\n#define WM8995_DC_SERVO_1                       0x50\n#define WM8995_DC_SERVO_2                       0x51\n#define WM8995_DC_SERVO_3                       0x52\n#define WM8995_DC_SERVO_5                       0x54\n#define WM8995_DC_SERVO_6                       0x55\n#define WM8995_DC_SERVO_7                       0x56\n#define WM8995_DC_SERVO_READBACK_0              0x57\n#define WM8995_ANALOGUE_HP_1                    0x60\n#define WM8995_ANALOGUE_HP_2                    0x61\n#define WM8995_CHIP_REVISION                    0x100\n#define WM8995_CONTROL_INTERFACE_1              0x101\n#define WM8995_CONTROL_INTERFACE_2              0x102\n#define WM8995_WRITE_SEQUENCER_CTRL_1           0x110\n#define WM8995_WRITE_SEQUENCER_CTRL_2           0x111\n#define WM8995_AIF1_CLOCKING_1                  0x200\n#define WM8995_AIF1_CLOCKING_2                  0x201\n#define WM8995_AIF2_CLOCKING_1                  0x204\n#define WM8995_AIF2_CLOCKING_2                  0x205\n#define WM8995_CLOCKING_1                       0x208\n#define WM8995_CLOCKING_2                       0x209\n#define WM8995_AIF1_RATE                        0x210\n#define WM8995_AIF2_RATE                        0x211\n#define WM8995_RATE_STATUS                      0x212\n#define WM8995_FLL1_CONTROL_1                   0x220\n#define WM8995_FLL1_CONTROL_2                   0x221\n#define WM8995_FLL1_CONTROL_3                   0x222\n#define WM8995_FLL1_CONTROL_4                   0x223\n#define WM8995_FLL1_CONTROL_5                   0x224\n#define WM8995_FLL2_CONTROL_1                   0x240\n#define WM8995_FLL2_CONTROL_2                   0x241\n#define WM8995_FLL2_CONTROL_3                   0x242\n#define WM8995_FLL2_CONTROL_4                   0x243\n#define WM8995_FLL2_CONTROL_5                   0x244\n#define WM8995_AIF1_CONTROL_1                   0x300\n#define WM8995_AIF1_CONTROL_2                   0x301\n#define WM8995_AIF1_MASTER_SLAVE                0x302\n#define WM8995_AIF1_BCLK                        0x303\n#define WM8995_AIF1ADC_LRCLK                    0x304\n#define WM8995_AIF1DAC_LRCLK                    0x305\n#define WM8995_AIF1DAC_DATA                     0x306\n#define WM8995_AIF1ADC_DATA                     0x307\n#define WM8995_AIF2_CONTROL_1                   0x310\n#define WM8995_AIF2_CONTROL_2                   0x311\n#define WM8995_AIF2_MASTER_SLAVE                0x312\n#define WM8995_AIF2_BCLK                        0x313\n#define WM8995_AIF2ADC_LRCLK                    0x314\n#define WM8995_AIF2DAC_LRCLK                    0x315\n#define WM8995_AIF2DAC_DATA                     0x316\n#define WM8995_AIF2ADC_DATA                     0x317\n#define WM8995_AIF1_ADC1_LEFT_VOLUME            0x400\n#define WM8995_AIF1_ADC1_RIGHT_VOLUME           0x401\n#define WM8995_AIF1_DAC1_LEFT_VOLUME            0x402\n#define WM8995_AIF1_DAC1_RIGHT_VOLUME           0x403\n#define WM8995_AIF1_ADC2_LEFT_VOLUME            0x404\n#define WM8995_AIF1_ADC2_RIGHT_VOLUME           0x405\n#define WM8995_AIF1_DAC2_LEFT_VOLUME            0x406\n#define WM8995_AIF1_DAC2_RIGHT_VOLUME           0x407\n#define WM8995_AIF1_ADC1_FILTERS                0x410\n#define WM8995_AIF1_ADC2_FILTERS                0x411\n#define WM8995_AIF1_DAC1_FILTERS_1              0x420\n#define WM8995_AIF1_DAC1_FILTERS_2              0x421\n#define WM8995_AIF1_DAC2_FILTERS_1              0x422\n#define WM8995_AIF1_DAC2_FILTERS_2              0x423\n#define WM8995_AIF1_DRC1_1                      0x440\n#define WM8995_AIF1_DRC1_2                      0x441\n#define WM8995_AIF1_DRC1_3                      0x442\n#define WM8995_AIF1_DRC1_4                      0x443\n#define WM8995_AIF1_DRC1_5                      0x444\n#define WM8995_AIF1_DRC2_1                      0x450\n#define WM8995_AIF1_DRC2_2                      0x451\n#define WM8995_AIF1_DRC2_3                      0x452\n#define WM8995_AIF1_DRC2_4                      0x453\n#define WM8995_AIF1_DRC2_5                      0x454\n#define WM8995_AIF1_DAC1_EQ_GAINS_1             0x480\n#define WM8995_AIF1_DAC1_EQ_GAINS_2             0x481\n#define WM8995_AIF1_DAC1_EQ_BAND_1_A            0x482\n#define WM8995_AIF1_DAC1_EQ_BAND_1_B            0x483\n#define WM8995_AIF1_DAC1_EQ_BAND_1_PG           0x484\n#define WM8995_AIF1_DAC1_EQ_BAND_2_A            0x485\n#define WM8995_AIF1_DAC1_EQ_BAND_2_B            0x486\n#define WM8995_AIF1_DAC1_EQ_BAND_2_C            0x487\n#define WM8995_AIF1_DAC1_EQ_BAND_2_PG           0x488\n#define WM8995_AIF1_DAC1_EQ_BAND_3_A            0x489\n#define WM8995_AIF1_DAC1_EQ_BAND_3_B            0x48A\n#define WM8995_AIF1_DAC1_EQ_BAND_3_C            0x48B\n#define WM8995_AIF1_DAC1_EQ_BAND_3_PG           0x48C\n#define WM8995_AIF1_DAC1_EQ_BAND_4_A            0x48D\n#define WM8995_AIF1_DAC1_EQ_BAND_4_B            0x48E\n#define WM8995_AIF1_DAC1_EQ_BAND_4_C            0x48F\n#define WM8995_AIF1_DAC1_EQ_BAND_4_PG           0x490\n#define WM8995_AIF1_DAC1_EQ_BAND_5_A            0x491\n#define WM8995_AIF1_DAC1_EQ_BAND_5_B            0x492\n#define WM8995_AIF1_DAC1_EQ_BAND_5_PG           0x493\n#define WM8995_AIF1_DAC2_EQ_GAINS_1             0x4A0\n#define WM8995_AIF1_DAC2_EQ_GAINS_2             0x4A1\n#define WM8995_AIF1_DAC2_EQ_BAND_1_A            0x4A2\n#define WM8995_AIF1_DAC2_EQ_BAND_1_B            0x4A3\n#define WM8995_AIF1_DAC2_EQ_BAND_1_PG           0x4A4\n#define WM8995_AIF1_DAC2_EQ_BAND_2_A            0x4A5\n#define WM8995_AIF1_DAC2_EQ_BAND_2_B            0x4A6\n#define WM8995_AIF1_DAC2_EQ_BAND_2_C            0x4A7\n#define WM8995_AIF1_DAC2_EQ_BAND_2_PG           0x4A8\n#define WM8995_AIF1_DAC2_EQ_BAND_3_A            0x4A9\n#define WM8995_AIF1_DAC2_EQ_BAND_3_B            0x4AA\n#define WM8995_AIF1_DAC2_EQ_BAND_3_C            0x4AB\n#define WM8995_AIF1_DAC2_EQ_BAND_3_PG           0x4AC\n#define WM8995_AIF1_DAC2_EQ_BAND_4_A            0x4AD\n#define WM8995_AIF1_DAC2_EQ_BAND_4_B            0x4AE\n#define WM8995_AIF1_DAC2_EQ_BAND_4_C            0x4AF\n#define WM8995_AIF1_DAC2_EQ_BAND_4_PG           0x4B0\n#define WM8995_AIF1_DAC2_EQ_BAND_5_A            0x4B1\n#define WM8995_AIF1_DAC2_EQ_BAND_5_B            0x4B2\n#define WM8995_AIF1_DAC2_EQ_BAND_5_PG           0x4B3\n#define WM8995_AIF2_ADC_LEFT_VOLUME             0x500\n#define WM8995_AIF2_ADC_RIGHT_VOLUME            0x501\n#define WM8995_AIF2_DAC_LEFT_VOLUME             0x502\n#define WM8995_AIF2_DAC_RIGHT_VOLUME            0x503\n#define WM8995_AIF2_ADC_FILTERS                 0x510\n#define WM8995_AIF2_DAC_FILTERS_1               0x520\n#define WM8995_AIF2_DAC_FILTERS_2               0x521\n#define WM8995_AIF2_DRC_1                       0x540\n#define WM8995_AIF2_DRC_2                       0x541\n#define WM8995_AIF2_DRC_3                       0x542\n#define WM8995_AIF2_DRC_4                       0x543\n#define WM8995_AIF2_DRC_5                       0x544\n#define WM8995_AIF2_EQ_GAINS_1                  0x580\n#define WM8995_AIF2_EQ_GAINS_2                  0x581\n#define WM8995_AIF2_EQ_BAND_1_A                 0x582\n#define WM8995_AIF2_EQ_BAND_1_B                 0x583\n#define WM8995_AIF2_EQ_BAND_1_PG                0x584\n#define WM8995_AIF2_EQ_BAND_2_A                 0x585\n#define WM8995_AIF2_EQ_BAND_2_B                 0x586\n#define WM8995_AIF2_EQ_BAND_2_C                 0x587\n#define WM8995_AIF2_EQ_BAND_2_PG                0x588\n#define WM8995_AIF2_EQ_BAND_3_A                 0x589\n#define WM8995_AIF2_EQ_BAND_3_B                 0x58A\n#define WM8995_AIF2_EQ_BAND_3_C                 0x58B\n#define WM8995_AIF2_EQ_BAND_3_PG                0x58C\n#define WM8995_AIF2_EQ_BAND_4_A                 0x58D\n#define WM8995_AIF2_EQ_BAND_4_B                 0x58E\n#define WM8995_AIF2_EQ_BAND_4_C                 0x58F\n#define WM8995_AIF2_EQ_BAND_4_PG                0x590\n#define WM8995_AIF2_EQ_BAND_5_A                 0x591\n#define WM8995_AIF2_EQ_BAND_5_B                 0x592\n#define WM8995_AIF2_EQ_BAND_5_PG                0x593\n#define WM8995_DAC1_MIXER_VOLUMES               0x600\n#define WM8995_DAC1_LEFT_MIXER_ROUTING          0x601\n#define WM8995_DAC1_RIGHT_MIXER_ROUTING         0x602\n#define WM8995_DAC2_MIXER_VOLUMES               0x603\n#define WM8995_DAC2_LEFT_MIXER_ROUTING          0x604\n#define WM8995_DAC2_RIGHT_MIXER_ROUTING         0x605\n#define WM8995_AIF1_ADC1_LEFT_MIXER_ROUTING     0x606\n#define WM8995_AIF1_ADC1_RIGHT_MIXER_ROUTING    0x607\n#define WM8995_AIF1_ADC2_LEFT_MIXER_ROUTING     0x608\n#define WM8995_AIF1_ADC2_RIGHT_MIXER_ROUTING    0x609\n#define WM8995_DAC_SOFTMUTE                     0x610\n#define WM8995_OVERSAMPLING                     0x620\n#define WM8995_SIDETONE                         0x621\n#define WM8995_GPIO_1                           0x700\n#define WM8995_GPIO_2                           0x701\n#define WM8995_GPIO_3                           0x702\n#define WM8995_GPIO_4                           0x703\n#define WM8995_GPIO_5                           0x704\n#define WM8995_GPIO_6                           0x705\n#define WM8995_GPIO_7                           0x706\n#define WM8995_GPIO_8                           0x707\n#define WM8995_GPIO_9                           0x708\n#define WM8995_GPIO_10                          0x709\n#define WM8995_GPIO_11                          0x70A\n#define WM8995_GPIO_12                          0x70B\n#define WM8995_GPIO_13                          0x70C\n#define WM8995_GPIO_14                          0x70D\n#define WM8995_PULL_CONTROL_1                   0x720\n#define WM8995_PULL_CONTROL_2                   0x721\n#define WM8995_INTERRUPT_STATUS_1               0x730\n#define WM8995_INTERRUPT_STATUS_2               0x731\n#define WM8995_INTERRUPT_RAW_STATUS_2           0x732\n#define WM8995_INTERRUPT_STATUS_1_MASK          0x738\n#define WM8995_INTERRUPT_STATUS_2_MASK          0x739\n#define WM8995_INTERRUPT_CONTROL                0x740\n#define WM8995_LEFT_PDM_SPEAKER_1               0x800\n#define WM8995_RIGHT_PDM_SPEAKER_1              0x801\n#define WM8995_PDM_SPEAKER_1_MUTE_SEQUENCE      0x802\n#define WM8995_LEFT_PDM_SPEAKER_2               0x808\n#define WM8995_RIGHT_PDM_SPEAKER_2              0x809\n#define WM8995_PDM_SPEAKER_2_MUTE_SEQUENCE      0x80A\n#define WM8995_WRITE_SEQUENCER_0                0x3000\n#define WM8995_WRITE_SEQUENCER_1                0x3001\n#define WM8995_WRITE_SEQUENCER_2                0x3002\n#define WM8995_WRITE_SEQUENCER_3                0x3003\n#define WM8995_WRITE_SEQUENCER_4                0x3004\n#define WM8995_WRITE_SEQUENCER_5                0x3005\n#define WM8995_WRITE_SEQUENCER_6                0x3006\n#define WM8995_WRITE_SEQUENCER_7                0x3007\n#define WM8995_WRITE_SEQUENCER_8                0x3008\n#define WM8995_WRITE_SEQUENCER_9                0x3009\n#define WM8995_WRITE_SEQUENCER_10               0x300A\n#define WM8995_WRITE_SEQUENCER_11               0x300B\n#define WM8995_WRITE_SEQUENCER_12               0x300C\n#define WM8995_WRITE_SEQUENCER_13               0x300D\n#define WM8995_WRITE_SEQUENCER_14               0x300E\n#define WM8995_WRITE_SEQUENCER_15               0x300F\n#define WM8995_WRITE_SEQUENCER_16               0x3010\n#define WM8995_WRITE_SEQUENCER_17               0x3011\n#define WM8995_WRITE_SEQUENCER_18               0x3012\n#define WM8995_WRITE_SEQUENCER_19               0x3013\n#define WM8995_WRITE_SEQUENCER_20               0x3014\n#define WM8995_WRITE_SEQUENCER_21               0x3015\n#define WM8995_WRITE_SEQUENCER_22               0x3016\n#define WM8995_WRITE_SEQUENCER_23               0x3017\n#define WM8995_WRITE_SEQUENCER_24               0x3018\n#define WM8995_WRITE_SEQUENCER_25               0x3019\n#define WM8995_WRITE_SEQUENCER_26               0x301A\n#define WM8995_WRITE_SEQUENCER_27               0x301B\n#define WM8995_WRITE_SEQUENCER_28               0x301C\n#define WM8995_WRITE_SEQUENCER_29               0x301D\n#define WM8995_WRITE_SEQUENCER_30               0x301E\n#define WM8995_WRITE_SEQUENCER_31               0x301F\n#define WM8995_WRITE_SEQUENCER_32               0x3020\n#define WM8995_WRITE_SEQUENCER_33               0x3021\n#define WM8995_WRITE_SEQUENCER_34               0x3022\n#define WM8995_WRITE_SEQUENCER_35               0x3023\n#define WM8995_WRITE_SEQUENCER_36               0x3024\n#define WM8995_WRITE_SEQUENCER_37               0x3025\n#define WM8995_WRITE_SEQUENCER_38               0x3026\n#define WM8995_WRITE_SEQUENCER_39               0x3027\n#define WM8995_WRITE_SEQUENCER_40               0x3028\n#define WM8995_WRITE_SEQUENCER_41               0x3029\n#define WM8995_WRITE_SEQUENCER_42               0x302A\n#define WM8995_WRITE_SEQUENCER_43               0x302B\n#define WM8995_WRITE_SEQUENCER_44               0x302C\n#define WM8995_WRITE_SEQUENCER_45               0x302D\n#define WM8995_WRITE_SEQUENCER_46               0x302E\n#define WM8995_WRITE_SEQUENCER_47               0x302F\n#define WM8995_WRITE_SEQUENCER_48               0x3030\n#define WM8995_WRITE_SEQUENCER_49               0x3031\n#define WM8995_WRITE_SEQUENCER_50               0x3032\n#define WM8995_WRITE_SEQUENCER_51               0x3033\n#define WM8995_WRITE_SEQUENCER_52               0x3034\n#define WM8995_WRITE_SEQUENCER_53               0x3035\n#define WM8995_WRITE_SEQUENCER_54               0x3036\n#define WM8995_WRITE_SEQUENCER_55               0x3037\n#define WM8995_WRITE_SEQUENCER_56               0x3038\n#define WM8995_WRITE_SEQUENCER_57               0x3039\n#define WM8995_WRITE_SEQUENCER_58               0x303A\n#define WM8995_WRITE_SEQUENCER_59               0x303B\n#define WM8995_WRITE_SEQUENCER_60               0x303C\n#define WM8995_WRITE_SEQUENCER_61               0x303D\n#define WM8995_WRITE_SEQUENCER_62               0x303E\n#define WM8995_WRITE_SEQUENCER_63               0x303F\n#define WM8995_WRITE_SEQUENCER_64               0x3040\n#define WM8995_WRITE_SEQUENCER_65               0x3041\n#define WM8995_WRITE_SEQUENCER_66               0x3042\n#define WM8995_WRITE_SEQUENCER_67               0x3043\n#define WM8995_WRITE_SEQUENCER_68               0x3044\n#define WM8995_WRITE_SEQUENCER_69               0x3045\n#define WM8995_WRITE_SEQUENCER_70               0x3046\n#define WM8995_WRITE_SEQUENCER_71               0x3047\n#define WM8995_WRITE_SEQUENCER_72               0x3048\n#define WM8995_WRITE_SEQUENCER_73               0x3049\n#define WM8995_WRITE_SEQUENCER_74               0x304A\n#define WM8995_WRITE_SEQUENCER_75               0x304B\n#define WM8995_WRITE_SEQUENCER_76               0x304C\n#define WM8995_WRITE_SEQUENCER_77               0x304D\n#define WM8995_WRITE_SEQUENCER_78               0x304E\n#define WM8995_WRITE_SEQUENCER_79               0x304F\n#define WM8995_WRITE_SEQUENCER_80               0x3050\n#define WM8995_WRITE_SEQUENCER_81               0x3051\n#define WM8995_WRITE_SEQUENCER_82               0x3052\n#define WM8995_WRITE_SEQUENCER_83               0x3053\n#define WM8995_WRITE_SEQUENCER_84               0x3054\n#define WM8995_WRITE_SEQUENCER_85               0x3055\n#define WM8995_WRITE_SEQUENCER_86               0x3056\n#define WM8995_WRITE_SEQUENCER_87               0x3057\n#define WM8995_WRITE_SEQUENCER_88               0x3058\n#define WM8995_WRITE_SEQUENCER_89               0x3059\n#define WM8995_WRITE_SEQUENCER_90               0x305A\n#define WM8995_WRITE_SEQUENCER_91               0x305B\n#define WM8995_WRITE_SEQUENCER_92               0x305C\n#define WM8995_WRITE_SEQUENCER_93               0x305D\n#define WM8995_WRITE_SEQUENCER_94               0x305E\n#define WM8995_WRITE_SEQUENCER_95               0x305F\n#define WM8995_WRITE_SEQUENCER_96               0x3060\n#define WM8995_WRITE_SEQUENCER_97               0x3061\n#define WM8995_WRITE_SEQUENCER_98               0x3062\n#define WM8995_WRITE_SEQUENCER_99               0x3063\n#define WM8995_WRITE_SEQUENCER_100              0x3064\n#define WM8995_WRITE_SEQUENCER_101              0x3065\n#define WM8995_WRITE_SEQUENCER_102              0x3066\n#define WM8995_WRITE_SEQUENCER_103              0x3067\n#define WM8995_WRITE_SEQUENCER_104              0x3068\n#define WM8995_WRITE_SEQUENCER_105              0x3069\n#define WM8995_WRITE_SEQUENCER_106              0x306A\n#define WM8995_WRITE_SEQUENCER_107              0x306B\n#define WM8995_WRITE_SEQUENCER_108              0x306C\n#define WM8995_WRITE_SEQUENCER_109              0x306D\n#define WM8995_WRITE_SEQUENCER_110              0x306E\n#define WM8995_WRITE_SEQUENCER_111              0x306F\n#define WM8995_WRITE_SEQUENCER_112              0x3070\n#define WM8995_WRITE_SEQUENCER_113              0x3071\n#define WM8995_WRITE_SEQUENCER_114              0x3072\n#define WM8995_WRITE_SEQUENCER_115              0x3073\n#define WM8995_WRITE_SEQUENCER_116              0x3074\n#define WM8995_WRITE_SEQUENCER_117              0x3075\n#define WM8995_WRITE_SEQUENCER_118              0x3076\n#define WM8995_WRITE_SEQUENCER_119              0x3077\n#define WM8995_WRITE_SEQUENCER_120              0x3078\n#define WM8995_WRITE_SEQUENCER_121              0x3079\n#define WM8995_WRITE_SEQUENCER_122              0x307A\n#define WM8995_WRITE_SEQUENCER_123              0x307B\n#define WM8995_WRITE_SEQUENCER_124              0x307C\n#define WM8995_WRITE_SEQUENCER_125              0x307D\n#define WM8995_WRITE_SEQUENCER_126              0x307E\n#define WM8995_WRITE_SEQUENCER_127              0x307F\n#define WM8995_WRITE_SEQUENCER_128              0x3080\n#define WM8995_WRITE_SEQUENCER_129              0x3081\n#define WM8995_WRITE_SEQUENCER_130              0x3082\n#define WM8995_WRITE_SEQUENCER_131              0x3083\n#define WM8995_WRITE_SEQUENCER_132              0x3084\n#define WM8995_WRITE_SEQUENCER_133              0x3085\n#define WM8995_WRITE_SEQUENCER_134              0x3086\n#define WM8995_WRITE_SEQUENCER_135              0x3087\n#define WM8995_WRITE_SEQUENCER_136              0x3088\n#define WM8995_WRITE_SEQUENCER_137              0x3089\n#define WM8995_WRITE_SEQUENCER_138              0x308A\n#define WM8995_WRITE_SEQUENCER_139              0x308B\n#define WM8995_WRITE_SEQUENCER_140              0x308C\n#define WM8995_WRITE_SEQUENCER_141              0x308D\n#define WM8995_WRITE_SEQUENCER_142              0x308E\n#define WM8995_WRITE_SEQUENCER_143              0x308F\n#define WM8995_WRITE_SEQUENCER_144              0x3090\n#define WM8995_WRITE_SEQUENCER_145              0x3091\n#define WM8995_WRITE_SEQUENCER_146              0x3092\n#define WM8995_WRITE_SEQUENCER_147              0x3093\n#define WM8995_WRITE_SEQUENCER_148              0x3094\n#define WM8995_WRITE_SEQUENCER_149              0x3095\n#define WM8995_WRITE_SEQUENCER_150              0x3096\n#define WM8995_WRITE_SEQUENCER_151              0x3097\n#define WM8995_WRITE_SEQUENCER_152              0x3098\n#define WM8995_WRITE_SEQUENCER_153              0x3099\n#define WM8995_WRITE_SEQUENCER_154              0x309A\n#define WM8995_WRITE_SEQUENCER_155              0x309B\n#define WM8995_WRITE_SEQUENCER_156              0x309C\n#define WM8995_WRITE_SEQUENCER_157              0x309D\n#define WM8995_WRITE_SEQUENCER_158              0x309E\n#define WM8995_WRITE_SEQUENCER_159              0x309F\n#define WM8995_WRITE_SEQUENCER_160              0x30A0\n#define WM8995_WRITE_SEQUENCER_161              0x30A1\n#define WM8995_WRITE_SEQUENCER_162              0x30A2\n#define WM8995_WRITE_SEQUENCER_163              0x30A3\n#define WM8995_WRITE_SEQUENCER_164              0x30A4\n#define WM8995_WRITE_SEQUENCER_165              0x30A5\n#define WM8995_WRITE_SEQUENCER_166              0x30A6\n#define WM8995_WRITE_SEQUENCER_167              0x30A7\n#define WM8995_WRITE_SEQUENCER_168              0x30A8\n#define WM8995_WRITE_SEQUENCER_169              0x30A9\n#define WM8995_WRITE_SEQUENCER_170              0x30AA\n#define WM8995_WRITE_SEQUENCER_171              0x30AB\n#define WM8995_WRITE_SEQUENCER_172              0x30AC\n#define WM8995_WRITE_SEQUENCER_173              0x30AD\n#define WM8995_WRITE_SEQUENCER_174              0x30AE\n#define WM8995_WRITE_SEQUENCER_175              0x30AF\n#define WM8995_WRITE_SEQUENCER_176              0x30B0\n#define WM8995_WRITE_SEQUENCER_177              0x30B1\n#define WM8995_WRITE_SEQUENCER_178              0x30B2\n#define WM8995_WRITE_SEQUENCER_179              0x30B3\n#define WM8995_WRITE_SEQUENCER_180              0x30B4\n#define WM8995_WRITE_SEQUENCER_181              0x30B5\n#define WM8995_WRITE_SEQUENCER_182              0x30B6\n#define WM8995_WRITE_SEQUENCER_183              0x30B7\n#define WM8995_WRITE_SEQUENCER_184              0x30B8\n#define WM8995_WRITE_SEQUENCER_185              0x30B9\n#define WM8995_WRITE_SEQUENCER_186              0x30BA\n#define WM8995_WRITE_SEQUENCER_187              0x30BB\n#define WM8995_WRITE_SEQUENCER_188              0x30BC\n#define WM8995_WRITE_SEQUENCER_189              0x30BD\n#define WM8995_WRITE_SEQUENCER_190              0x30BE\n#define WM8995_WRITE_SEQUENCER_191              0x30BF\n#define WM8995_WRITE_SEQUENCER_192              0x30C0\n#define WM8995_WRITE_SEQUENCER_193              0x30C1\n#define WM8995_WRITE_SEQUENCER_194              0x30C2\n#define WM8995_WRITE_SEQUENCER_195              0x30C3\n#define WM8995_WRITE_SEQUENCER_196              0x30C4\n#define WM8995_WRITE_SEQUENCER_197              0x30C5\n#define WM8995_WRITE_SEQUENCER_198              0x30C6\n#define WM8995_WRITE_SEQUENCER_199              0x30C7\n#define WM8995_WRITE_SEQUENCER_200              0x30C8\n#define WM8995_WRITE_SEQUENCER_201              0x30C9\n#define WM8995_WRITE_SEQUENCER_202              0x30CA\n#define WM8995_WRITE_SEQUENCER_203              0x30CB\n#define WM8995_WRITE_SEQUENCER_204              0x30CC\n#define WM8995_WRITE_SEQUENCER_205              0x30CD\n#define WM8995_WRITE_SEQUENCER_206              0x30CE\n#define WM8995_WRITE_SEQUENCER_207              0x30CF\n#define WM8995_WRITE_SEQUENCER_208              0x30D0\n#define WM8995_WRITE_SEQUENCER_209              0x30D1\n#define WM8995_WRITE_SEQUENCER_210              0x30D2\n#define WM8995_WRITE_SEQUENCER_211              0x30D3\n#define WM8995_WRITE_SEQUENCER_212              0x30D4\n#define WM8995_WRITE_SEQUENCER_213              0x30D5\n#define WM8995_WRITE_SEQUENCER_214              0x30D6\n#define WM8995_WRITE_SEQUENCER_215              0x30D7\n#define WM8995_WRITE_SEQUENCER_216              0x30D8\n#define WM8995_WRITE_SEQUENCER_217              0x30D9\n#define WM8995_WRITE_SEQUENCER_218              0x30DA\n#define WM8995_WRITE_SEQUENCER_219              0x30DB\n#define WM8995_WRITE_SEQUENCER_220              0x30DC\n#define WM8995_WRITE_SEQUENCER_221              0x30DD\n#define WM8995_WRITE_SEQUENCER_222              0x30DE\n#define WM8995_WRITE_SEQUENCER_223              0x30DF\n#define WM8995_WRITE_SEQUENCER_224              0x30E0\n#define WM8995_WRITE_SEQUENCER_225              0x30E1\n#define WM8995_WRITE_SEQUENCER_226              0x30E2\n#define WM8995_WRITE_SEQUENCER_227              0x30E3\n#define WM8995_WRITE_SEQUENCER_228              0x30E4\n#define WM8995_WRITE_SEQUENCER_229              0x30E5\n#define WM8995_WRITE_SEQUENCER_230              0x30E6\n#define WM8995_WRITE_SEQUENCER_231              0x30E7\n#define WM8995_WRITE_SEQUENCER_232              0x30E8\n#define WM8995_WRITE_SEQUENCER_233              0x30E9\n#define WM8995_WRITE_SEQUENCER_234              0x30EA\n#define WM8995_WRITE_SEQUENCER_235              0x30EB\n#define WM8995_WRITE_SEQUENCER_236              0x30EC\n#define WM8995_WRITE_SEQUENCER_237              0x30ED\n#define WM8995_WRITE_SEQUENCER_238              0x30EE\n#define WM8995_WRITE_SEQUENCER_239              0x30EF\n#define WM8995_WRITE_SEQUENCER_240              0x30F0\n#define WM8995_WRITE_SEQUENCER_241              0x30F1\n#define WM8995_WRITE_SEQUENCER_242              0x30F2\n#define WM8995_WRITE_SEQUENCER_243              0x30F3\n#define WM8995_WRITE_SEQUENCER_244              0x30F4\n#define WM8995_WRITE_SEQUENCER_245              0x30F5\n#define WM8995_WRITE_SEQUENCER_246              0x30F6\n#define WM8995_WRITE_SEQUENCER_247              0x30F7\n#define WM8995_WRITE_SEQUENCER_248              0x30F8\n#define WM8995_WRITE_SEQUENCER_249              0x30F9\n#define WM8995_WRITE_SEQUENCER_250              0x30FA\n#define WM8995_WRITE_SEQUENCER_251              0x30FB\n#define WM8995_WRITE_SEQUENCER_252              0x30FC\n#define WM8995_WRITE_SEQUENCER_253              0x30FD\n#define WM8995_WRITE_SEQUENCER_254              0x30FE\n#define WM8995_WRITE_SEQUENCER_255              0x30FF\n#define WM8995_WRITE_SEQUENCER_256              0x3100\n#define WM8995_WRITE_SEQUENCER_257              0x3101\n#define WM8995_WRITE_SEQUENCER_258              0x3102\n#define WM8995_WRITE_SEQUENCER_259              0x3103\n#define WM8995_WRITE_SEQUENCER_260              0x3104\n#define WM8995_WRITE_SEQUENCER_261              0x3105\n#define WM8995_WRITE_SEQUENCER_262              0x3106\n#define WM8995_WRITE_SEQUENCER_263              0x3107\n#define WM8995_WRITE_SEQUENCER_264              0x3108\n#define WM8995_WRITE_SEQUENCER_265              0x3109\n#define WM8995_WRITE_SEQUENCER_266              0x310A\n#define WM8995_WRITE_SEQUENCER_267              0x310B\n#define WM8995_WRITE_SEQUENCER_268              0x310C\n#define WM8995_WRITE_SEQUENCER_269              0x310D\n#define WM8995_WRITE_SEQUENCER_270              0x310E\n#define WM8995_WRITE_SEQUENCER_271              0x310F\n#define WM8995_WRITE_SEQUENCER_272              0x3110\n#define WM8995_WRITE_SEQUENCER_273              0x3111\n#define WM8995_WRITE_SEQUENCER_274              0x3112\n#define WM8995_WRITE_SEQUENCER_275              0x3113\n#define WM8995_WRITE_SEQUENCER_276              0x3114\n#define WM8995_WRITE_SEQUENCER_277              0x3115\n#define WM8995_WRITE_SEQUENCER_278              0x3116\n#define WM8995_WRITE_SEQUENCER_279              0x3117\n#define WM8995_WRITE_SEQUENCER_280              0x3118\n#define WM8995_WRITE_SEQUENCER_281              0x3119\n#define WM8995_WRITE_SEQUENCER_282              0x311A\n#define WM8995_WRITE_SEQUENCER_283              0x311B\n#define WM8995_WRITE_SEQUENCER_284              0x311C\n#define WM8995_WRITE_SEQUENCER_285              0x311D\n#define WM8995_WRITE_SEQUENCER_286              0x311E\n#define WM8995_WRITE_SEQUENCER_287              0x311F\n#define WM8995_WRITE_SEQUENCER_288              0x3120\n#define WM8995_WRITE_SEQUENCER_289              0x3121\n#define WM8995_WRITE_SEQUENCER_290              0x3122\n#define WM8995_WRITE_SEQUENCER_291              0x3123\n#define WM8995_WRITE_SEQUENCER_292              0x3124\n#define WM8995_WRITE_SEQUENCER_293              0x3125\n#define WM8995_WRITE_SEQUENCER_294              0x3126\n#define WM8995_WRITE_SEQUENCER_295              0x3127\n#define WM8995_WRITE_SEQUENCER_296              0x3128\n#define WM8995_WRITE_SEQUENCER_297              0x3129\n#define WM8995_WRITE_SEQUENCER_298              0x312A\n#define WM8995_WRITE_SEQUENCER_299              0x312B\n#define WM8995_WRITE_SEQUENCER_300              0x312C\n#define WM8995_WRITE_SEQUENCER_301              0x312D\n#define WM8995_WRITE_SEQUENCER_302              0x312E\n#define WM8995_WRITE_SEQUENCER_303              0x312F\n#define WM8995_WRITE_SEQUENCER_304              0x3130\n#define WM8995_WRITE_SEQUENCER_305              0x3131\n#define WM8995_WRITE_SEQUENCER_306              0x3132\n#define WM8995_WRITE_SEQUENCER_307              0x3133\n#define WM8995_WRITE_SEQUENCER_308              0x3134\n#define WM8995_WRITE_SEQUENCER_309              0x3135\n#define WM8995_WRITE_SEQUENCER_310              0x3136\n#define WM8995_WRITE_SEQUENCER_311              0x3137\n#define WM8995_WRITE_SEQUENCER_312              0x3138\n#define WM8995_WRITE_SEQUENCER_313              0x3139\n#define WM8995_WRITE_SEQUENCER_314              0x313A\n#define WM8995_WRITE_SEQUENCER_315              0x313B\n#define WM8995_WRITE_SEQUENCER_316              0x313C\n#define WM8995_WRITE_SEQUENCER_317              0x313D\n#define WM8995_WRITE_SEQUENCER_318              0x313E\n#define WM8995_WRITE_SEQUENCER_319              0x313F\n#define WM8995_WRITE_SEQUENCER_320              0x3140\n#define WM8995_WRITE_SEQUENCER_321              0x3141\n#define WM8995_WRITE_SEQUENCER_322              0x3142\n#define WM8995_WRITE_SEQUENCER_323              0x3143\n#define WM8995_WRITE_SEQUENCER_324              0x3144\n#define WM8995_WRITE_SEQUENCER_325              0x3145\n#define WM8995_WRITE_SEQUENCER_326              0x3146\n#define WM8995_WRITE_SEQUENCER_327              0x3147\n#define WM8995_WRITE_SEQUENCER_328              0x3148\n#define WM8995_WRITE_SEQUENCER_329              0x3149\n#define WM8995_WRITE_SEQUENCER_330              0x314A\n#define WM8995_WRITE_SEQUENCER_331              0x314B\n#define WM8995_WRITE_SEQUENCER_332              0x314C\n#define WM8995_WRITE_SEQUENCER_333              0x314D\n#define WM8995_WRITE_SEQUENCER_334              0x314E\n#define WM8995_WRITE_SEQUENCER_335              0x314F\n#define WM8995_WRITE_SEQUENCER_336              0x3150\n#define WM8995_WRITE_SEQUENCER_337              0x3151\n#define WM8995_WRITE_SEQUENCER_338              0x3152\n#define WM8995_WRITE_SEQUENCER_339              0x3153\n#define WM8995_WRITE_SEQUENCER_340              0x3154\n#define WM8995_WRITE_SEQUENCER_341              0x3155\n#define WM8995_WRITE_SEQUENCER_342              0x3156\n#define WM8995_WRITE_SEQUENCER_343              0x3157\n#define WM8995_WRITE_SEQUENCER_344              0x3158\n#define WM8995_WRITE_SEQUENCER_345              0x3159\n#define WM8995_WRITE_SEQUENCER_346              0x315A\n#define WM8995_WRITE_SEQUENCER_347              0x315B\n#define WM8995_WRITE_SEQUENCER_348              0x315C\n#define WM8995_WRITE_SEQUENCER_349              0x315D\n#define WM8995_WRITE_SEQUENCER_350              0x315E\n#define WM8995_WRITE_SEQUENCER_351              0x315F\n#define WM8995_WRITE_SEQUENCER_352              0x3160\n#define WM8995_WRITE_SEQUENCER_353              0x3161\n#define WM8995_WRITE_SEQUENCER_354              0x3162\n#define WM8995_WRITE_SEQUENCER_355              0x3163\n#define WM8995_WRITE_SEQUENCER_356              0x3164\n#define WM8995_WRITE_SEQUENCER_357              0x3165\n#define WM8995_WRITE_SEQUENCER_358              0x3166\n#define WM8995_WRITE_SEQUENCER_359              0x3167\n#define WM8995_WRITE_SEQUENCER_360              0x3168\n#define WM8995_WRITE_SEQUENCER_361              0x3169\n#define WM8995_WRITE_SEQUENCER_362              0x316A\n#define WM8995_WRITE_SEQUENCER_363              0x316B\n#define WM8995_WRITE_SEQUENCER_364              0x316C\n#define WM8995_WRITE_SEQUENCER_365              0x316D\n#define WM8995_WRITE_SEQUENCER_366              0x316E\n#define WM8995_WRITE_SEQUENCER_367              0x316F\n#define WM8995_WRITE_SEQUENCER_368              0x3170\n#define WM8995_WRITE_SEQUENCER_369              0x3171\n#define WM8995_WRITE_SEQUENCER_370              0x3172\n#define WM8995_WRITE_SEQUENCER_371              0x3173\n#define WM8995_WRITE_SEQUENCER_372              0x3174\n#define WM8995_WRITE_SEQUENCER_373              0x3175\n#define WM8995_WRITE_SEQUENCER_374              0x3176\n#define WM8995_WRITE_SEQUENCER_375              0x3177\n#define WM8995_WRITE_SEQUENCER_376              0x3178\n#define WM8995_WRITE_SEQUENCER_377              0x3179\n#define WM8995_WRITE_SEQUENCER_378              0x317A\n#define WM8995_WRITE_SEQUENCER_379              0x317B\n#define WM8995_WRITE_SEQUENCER_380              0x317C\n#define WM8995_WRITE_SEQUENCER_381              0x317D\n#define WM8995_WRITE_SEQUENCER_382              0x317E\n#define WM8995_WRITE_SEQUENCER_383              0x317F\n#define WM8995_WRITE_SEQUENCER_384              0x3180\n#define WM8995_WRITE_SEQUENCER_385              0x3181\n#define WM8995_WRITE_SEQUENCER_386              0x3182\n#define WM8995_WRITE_SEQUENCER_387              0x3183\n#define WM8995_WRITE_SEQUENCER_388              0x3184\n#define WM8995_WRITE_SEQUENCER_389              0x3185\n#define WM8995_WRITE_SEQUENCER_390              0x3186\n#define WM8995_WRITE_SEQUENCER_391              0x3187\n#define WM8995_WRITE_SEQUENCER_392              0x3188\n#define WM8995_WRITE_SEQUENCER_393              0x3189\n#define WM8995_WRITE_SEQUENCER_394              0x318A\n#define WM8995_WRITE_SEQUENCER_395              0x318B\n#define WM8995_WRITE_SEQUENCER_396              0x318C\n#define WM8995_WRITE_SEQUENCER_397              0x318D\n#define WM8995_WRITE_SEQUENCER_398              0x318E\n#define WM8995_WRITE_SEQUENCER_399              0x318F\n#define WM8995_WRITE_SEQUENCER_400              0x3190\n#define WM8995_WRITE_SEQUENCER_401              0x3191\n#define WM8995_WRITE_SEQUENCER_402              0x3192\n#define WM8995_WRITE_SEQUENCER_403              0x3193\n#define WM8995_WRITE_SEQUENCER_404              0x3194\n#define WM8995_WRITE_SEQUENCER_405              0x3195\n#define WM8995_WRITE_SEQUENCER_406              0x3196\n#define WM8995_WRITE_SEQUENCER_407              0x3197\n#define WM8995_WRITE_SEQUENCER_408              0x3198\n#define WM8995_WRITE_SEQUENCER_409              0x3199\n#define WM8995_WRITE_SEQUENCER_410              0x319A\n#define WM8995_WRITE_SEQUENCER_411              0x319B\n#define WM8995_WRITE_SEQUENCER_412              0x319C\n#define WM8995_WRITE_SEQUENCER_413              0x319D\n#define WM8995_WRITE_SEQUENCER_414              0x319E\n#define WM8995_WRITE_SEQUENCER_415              0x319F\n#define WM8995_WRITE_SEQUENCER_416              0x31A0\n#define WM8995_WRITE_SEQUENCER_417              0x31A1\n#define WM8995_WRITE_SEQUENCER_418              0x31A2\n#define WM8995_WRITE_SEQUENCER_419              0x31A3\n#define WM8995_WRITE_SEQUENCER_420              0x31A4\n#define WM8995_WRITE_SEQUENCER_421              0x31A5\n#define WM8995_WRITE_SEQUENCER_422              0x31A6\n#define WM8995_WRITE_SEQUENCER_423              0x31A7\n#define WM8995_WRITE_SEQUENCER_424              0x31A8\n#define WM8995_WRITE_SEQUENCER_425              0x31A9\n#define WM8995_WRITE_SEQUENCER_426              0x31AA\n#define WM8995_WRITE_SEQUENCER_427              0x31AB\n#define WM8995_WRITE_SEQUENCER_428              0x31AC\n#define WM8995_WRITE_SEQUENCER_429              0x31AD\n#define WM8995_WRITE_SEQUENCER_430              0x31AE\n#define WM8995_WRITE_SEQUENCER_431              0x31AF\n#define WM8995_WRITE_SEQUENCER_432              0x31B0\n#define WM8995_WRITE_SEQUENCER_433              0x31B1\n#define WM8995_WRITE_SEQUENCER_434              0x31B2\n#define WM8995_WRITE_SEQUENCER_435              0x31B3\n#define WM8995_WRITE_SEQUENCER_436              0x31B4\n#define WM8995_WRITE_SEQUENCER_437              0x31B5\n#define WM8995_WRITE_SEQUENCER_438              0x31B6\n#define WM8995_WRITE_SEQUENCER_439              0x31B7\n#define WM8995_WRITE_SEQUENCER_440              0x31B8\n#define WM8995_WRITE_SEQUENCER_441              0x31B9\n#define WM8995_WRITE_SEQUENCER_442              0x31BA\n#define WM8995_WRITE_SEQUENCER_443              0x31BB\n#define WM8995_WRITE_SEQUENCER_444              0x31BC\n#define WM8995_WRITE_SEQUENCER_445              0x31BD\n#define WM8995_WRITE_SEQUENCER_446              0x31BE\n#define WM8995_WRITE_SEQUENCER_447              0x31BF\n#define WM8995_WRITE_SEQUENCER_448              0x31C0\n#define WM8995_WRITE_SEQUENCER_449              0x31C1\n#define WM8995_WRITE_SEQUENCER_450              0x31C2\n#define WM8995_WRITE_SEQUENCER_451              0x31C3\n#define WM8995_WRITE_SEQUENCER_452              0x31C4\n#define WM8995_WRITE_SEQUENCER_453              0x31C5\n#define WM8995_WRITE_SEQUENCER_454              0x31C6\n#define WM8995_WRITE_SEQUENCER_455              0x31C7\n#define WM8995_WRITE_SEQUENCER_456              0x31C8\n#define WM8995_WRITE_SEQUENCER_457              0x31C9\n#define WM8995_WRITE_SEQUENCER_458              0x31CA\n#define WM8995_WRITE_SEQUENCER_459              0x31CB\n#define WM8995_WRITE_SEQUENCER_460              0x31CC\n#define WM8995_WRITE_SEQUENCER_461              0x31CD\n#define WM8995_WRITE_SEQUENCER_462              0x31CE\n#define WM8995_WRITE_SEQUENCER_463              0x31CF\n#define WM8995_WRITE_SEQUENCER_464              0x31D0\n#define WM8995_WRITE_SEQUENCER_465              0x31D1\n#define WM8995_WRITE_SEQUENCER_466              0x31D2\n#define WM8995_WRITE_SEQUENCER_467              0x31D3\n#define WM8995_WRITE_SEQUENCER_468              0x31D4\n#define WM8995_WRITE_SEQUENCER_469              0x31D5\n#define WM8995_WRITE_SEQUENCER_470              0x31D6\n#define WM8995_WRITE_SEQUENCER_471              0x31D7\n#define WM8995_WRITE_SEQUENCER_472              0x31D8\n#define WM8995_WRITE_SEQUENCER_473              0x31D9\n#define WM8995_WRITE_SEQUENCER_474              0x31DA\n#define WM8995_WRITE_SEQUENCER_475              0x31DB\n#define WM8995_WRITE_SEQUENCER_476              0x31DC\n#define WM8995_WRITE_SEQUENCER_477              0x31DD\n#define WM8995_WRITE_SEQUENCER_478              0x31DE\n#define WM8995_WRITE_SEQUENCER_479              0x31DF\n#define WM8995_WRITE_SEQUENCER_480              0x31E0\n#define WM8995_WRITE_SEQUENCER_481              0x31E1\n#define WM8995_WRITE_SEQUENCER_482              0x31E2\n#define WM8995_WRITE_SEQUENCER_483              0x31E3\n#define WM8995_WRITE_SEQUENCER_484              0x31E4\n#define WM8995_WRITE_SEQUENCER_485              0x31E5\n#define WM8995_WRITE_SEQUENCER_486              0x31E6\n#define WM8995_WRITE_SEQUENCER_487              0x31E7\n#define WM8995_WRITE_SEQUENCER_488              0x31E8\n#define WM8995_WRITE_SEQUENCER_489              0x31E9\n#define WM8995_WRITE_SEQUENCER_490              0x31EA\n#define WM8995_WRITE_SEQUENCER_491              0x31EB\n#define WM8995_WRITE_SEQUENCER_492              0x31EC\n#define WM8995_WRITE_SEQUENCER_493              0x31ED\n#define WM8995_WRITE_SEQUENCER_494              0x31EE\n#define WM8995_WRITE_SEQUENCER_495              0x31EF\n#define WM8995_WRITE_SEQUENCER_496              0x31F0\n#define WM8995_WRITE_SEQUENCER_497              0x31F1\n#define WM8995_WRITE_SEQUENCER_498              0x31F2\n#define WM8995_WRITE_SEQUENCER_499              0x31F3\n#define WM8995_WRITE_SEQUENCER_500              0x31F4\n#define WM8995_WRITE_SEQUENCER_501              0x31F5\n#define WM8995_WRITE_SEQUENCER_502              0x31F6\n#define WM8995_WRITE_SEQUENCER_503              0x31F7\n#define WM8995_WRITE_SEQUENCER_504              0x31F8\n#define WM8995_WRITE_SEQUENCER_505              0x31F9\n#define WM8995_WRITE_SEQUENCER_506              0x31FA\n#define WM8995_WRITE_SEQUENCER_507              0x31FB\n#define WM8995_WRITE_SEQUENCER_508              0x31FC\n#define WM8995_WRITE_SEQUENCER_509              0x31FD\n#define WM8995_WRITE_SEQUENCER_510              0x31FE\n#define WM8995_WRITE_SEQUENCER_511              0x31FF\n\n#define WM8995_REGISTER_COUNT                   725\n#define WM8995_MAX_REGISTER                     0x31FF\n\n#define WM8995_MAX_CACHED_REGISTER\t\tWM8995_MAX_REGISTER\n\n \n\n \n#define WM8995_SW_RESET_MASK                    0xFFFF\t \n#define WM8995_SW_RESET_SHIFT                        0\t \n#define WM8995_SW_RESET_WIDTH                       16\t \n\n \n#define WM8995_MICB2_ENA                        0x0200\t \n#define WM8995_MICB2_ENA_MASK                   0x0200\t \n#define WM8995_MICB2_ENA_SHIFT                       9\t \n#define WM8995_MICB2_ENA_WIDTH                       1\t \n#define WM8995_MICB1_ENA                        0x0100\t \n#define WM8995_MICB1_ENA_MASK                   0x0100\t \n#define WM8995_MICB1_ENA_SHIFT                       8\t \n#define WM8995_MICB1_ENA_WIDTH                       1\t \n#define WM8995_HPOUT2L_ENA                      0x0080\t \n#define WM8995_HPOUT2L_ENA_MASK                 0x0080\t \n#define WM8995_HPOUT2L_ENA_SHIFT                     7\t \n#define WM8995_HPOUT2L_ENA_WIDTH                     1\t \n#define WM8995_HPOUT2R_ENA                      0x0040\t \n#define WM8995_HPOUT2R_ENA_MASK                 0x0040\t \n#define WM8995_HPOUT2R_ENA_SHIFT                     6\t \n#define WM8995_HPOUT2R_ENA_WIDTH                     1\t \n#define WM8995_HPOUT1L_ENA                      0x0020\t \n#define WM8995_HPOUT1L_ENA_MASK                 0x0020\t \n#define WM8995_HPOUT1L_ENA_SHIFT                     5\t \n#define WM8995_HPOUT1L_ENA_WIDTH                     1\t \n#define WM8995_HPOUT1R_ENA                      0x0010\t \n#define WM8995_HPOUT1R_ENA_MASK                 0x0010\t \n#define WM8995_HPOUT1R_ENA_SHIFT                     4\t \n#define WM8995_HPOUT1R_ENA_WIDTH                     1\t \n#define WM8995_BG_ENA                           0x0001\t \n#define WM8995_BG_ENA_MASK                      0x0001\t \n#define WM8995_BG_ENA_SHIFT                          0\t \n#define WM8995_BG_ENA_WIDTH                          1\t \n\n \n#define WM8995_OPCLK_ENA                        0x0800\t \n#define WM8995_OPCLK_ENA_MASK                   0x0800\t \n#define WM8995_OPCLK_ENA_SHIFT                      11\t \n#define WM8995_OPCLK_ENA_WIDTH                       1\t \n#define WM8995_IN1L_ENA                         0x0020\t \n#define WM8995_IN1L_ENA_MASK                    0x0020\t \n#define WM8995_IN1L_ENA_SHIFT                        5\t \n#define WM8995_IN1L_ENA_WIDTH                        1\t \n#define WM8995_IN1R_ENA                         0x0010\t \n#define WM8995_IN1R_ENA_MASK                    0x0010\t \n#define WM8995_IN1R_ENA_SHIFT                        4\t \n#define WM8995_IN1R_ENA_WIDTH                        1\t \n#define WM8995_LDO2_ENA                         0x0002\t \n#define WM8995_LDO2_ENA_MASK                    0x0002\t \n#define WM8995_LDO2_ENA_SHIFT                        1\t \n#define WM8995_LDO2_ENA_WIDTH                        1\t \n\n \n#define WM8995_AIF2ADCL_ENA                     0x2000\t \n#define WM8995_AIF2ADCL_ENA_MASK                0x2000\t \n#define WM8995_AIF2ADCL_ENA_SHIFT                   13\t \n#define WM8995_AIF2ADCL_ENA_WIDTH                    1\t \n#define WM8995_AIF2ADCR_ENA                     0x1000\t \n#define WM8995_AIF2ADCR_ENA_MASK                0x1000\t \n#define WM8995_AIF2ADCR_ENA_SHIFT                   12\t \n#define WM8995_AIF2ADCR_ENA_WIDTH                    1\t \n#define WM8995_AIF1ADC2L_ENA                    0x0800\t \n#define WM8995_AIF1ADC2L_ENA_MASK               0x0800\t \n#define WM8995_AIF1ADC2L_ENA_SHIFT                  11\t \n#define WM8995_AIF1ADC2L_ENA_WIDTH                   1\t \n#define WM8995_AIF1ADC2R_ENA                    0x0400\t \n#define WM8995_AIF1ADC2R_ENA_MASK               0x0400\t \n#define WM8995_AIF1ADC2R_ENA_SHIFT                  10\t \n#define WM8995_AIF1ADC2R_ENA_WIDTH                   1\t \n#define WM8995_AIF1ADC1L_ENA                    0x0200\t \n#define WM8995_AIF1ADC1L_ENA_MASK               0x0200\t \n#define WM8995_AIF1ADC1L_ENA_SHIFT                   9\t \n#define WM8995_AIF1ADC1L_ENA_WIDTH                   1\t \n#define WM8995_AIF1ADC1R_ENA                    0x0100\t \n#define WM8995_AIF1ADC1R_ENA_MASK               0x0100\t \n#define WM8995_AIF1ADC1R_ENA_SHIFT                   8\t \n#define WM8995_AIF1ADC1R_ENA_WIDTH                   1\t \n#define WM8995_DMIC3L_ENA                       0x0080\t \n#define WM8995_DMIC3L_ENA_MASK                  0x0080\t \n#define WM8995_DMIC3L_ENA_SHIFT                      7\t \n#define WM8995_DMIC3L_ENA_WIDTH                      1\t \n#define WM8995_DMIC3R_ENA                       0x0040\t \n#define WM8995_DMIC3R_ENA_MASK                  0x0040\t \n#define WM8995_DMIC3R_ENA_SHIFT                      6\t \n#define WM8995_DMIC3R_ENA_WIDTH                      1\t \n#define WM8995_DMIC2L_ENA                       0x0020\t \n#define WM8995_DMIC2L_ENA_MASK                  0x0020\t \n#define WM8995_DMIC2L_ENA_SHIFT                      5\t \n#define WM8995_DMIC2L_ENA_WIDTH                      1\t \n#define WM8995_DMIC2R_ENA                       0x0010\t \n#define WM8995_DMIC2R_ENA_MASK                  0x0010\t \n#define WM8995_DMIC2R_ENA_SHIFT                      4\t \n#define WM8995_DMIC2R_ENA_WIDTH                      1\t \n#define WM8995_DMIC1L_ENA                       0x0008\t \n#define WM8995_DMIC1L_ENA_MASK                  0x0008\t \n#define WM8995_DMIC1L_ENA_SHIFT                      3\t \n#define WM8995_DMIC1L_ENA_WIDTH                      1\t \n#define WM8995_DMIC1R_ENA                       0x0004\t \n#define WM8995_DMIC1R_ENA_MASK                  0x0004\t \n#define WM8995_DMIC1R_ENA_SHIFT                      2\t \n#define WM8995_DMIC1R_ENA_WIDTH                      1\t \n#define WM8995_ADCL_ENA                         0x0002\t \n#define WM8995_ADCL_ENA_MASK                    0x0002\t \n#define WM8995_ADCL_ENA_SHIFT                        1\t \n#define WM8995_ADCL_ENA_WIDTH                        1\t \n#define WM8995_ADCR_ENA                         0x0001\t \n#define WM8995_ADCR_ENA_MASK                    0x0001\t \n#define WM8995_ADCR_ENA_SHIFT                        0\t \n#define WM8995_ADCR_ENA_WIDTH                        1\t \n\n \n#define WM8995_AIF2DACL_ENA                     0x2000\t \n#define WM8995_AIF2DACL_ENA_MASK                0x2000\t \n#define WM8995_AIF2DACL_ENA_SHIFT                   13\t \n#define WM8995_AIF2DACL_ENA_WIDTH                    1\t \n#define WM8995_AIF2DACR_ENA                     0x1000\t \n#define WM8995_AIF2DACR_ENA_MASK                0x1000\t \n#define WM8995_AIF2DACR_ENA_SHIFT                   12\t \n#define WM8995_AIF2DACR_ENA_WIDTH                    1\t \n#define WM8995_AIF1DAC2L_ENA                    0x0800\t \n#define WM8995_AIF1DAC2L_ENA_MASK               0x0800\t \n#define WM8995_AIF1DAC2L_ENA_SHIFT                  11\t \n#define WM8995_AIF1DAC2L_ENA_WIDTH                   1\t \n#define WM8995_AIF1DAC2R_ENA                    0x0400\t \n#define WM8995_AIF1DAC2R_ENA_MASK               0x0400\t \n#define WM8995_AIF1DAC2R_ENA_SHIFT                  10\t \n#define WM8995_AIF1DAC2R_ENA_WIDTH                   1\t \n#define WM8995_AIF1DAC1L_ENA                    0x0200\t \n#define WM8995_AIF1DAC1L_ENA_MASK               0x0200\t \n#define WM8995_AIF1DAC1L_ENA_SHIFT                   9\t \n#define WM8995_AIF1DAC1L_ENA_WIDTH                   1\t \n#define WM8995_AIF1DAC1R_ENA                    0x0100\t \n#define WM8995_AIF1DAC1R_ENA_MASK               0x0100\t \n#define WM8995_AIF1DAC1R_ENA_SHIFT                   8\t \n#define WM8995_AIF1DAC1R_ENA_WIDTH                   1\t \n#define WM8995_DAC2L_ENA                        0x0008\t \n#define WM8995_DAC2L_ENA_MASK                   0x0008\t \n#define WM8995_DAC2L_ENA_SHIFT                       3\t \n#define WM8995_DAC2L_ENA_WIDTH                       1\t \n#define WM8995_DAC2R_ENA                        0x0004\t \n#define WM8995_DAC2R_ENA_MASK                   0x0004\t \n#define WM8995_DAC2R_ENA_SHIFT                       2\t \n#define WM8995_DAC2R_ENA_WIDTH                       1\t \n#define WM8995_DAC1L_ENA                        0x0002\t \n#define WM8995_DAC1L_ENA_MASK                   0x0002\t \n#define WM8995_DAC1L_ENA_SHIFT                       1\t \n#define WM8995_DAC1L_ENA_WIDTH                       1\t \n#define WM8995_DAC1R_ENA                        0x0001\t \n#define WM8995_DAC1R_ENA_MASK                   0x0001\t \n#define WM8995_DAC1R_ENA_SHIFT                       0\t \n#define WM8995_DAC1R_ENA_WIDTH                       1\t \n\n \n#define WM8995_DMIC_SRC2_MASK                   0x0300\t \n#define WM8995_DMIC_SRC2_SHIFT                       8\t \n#define WM8995_DMIC_SRC2_WIDTH                       2\t \n#define WM8995_DMIC_SRC1_MASK                   0x00C0\t \n#define WM8995_DMIC_SRC1_SHIFT                       6\t \n#define WM8995_DMIC_SRC1_WIDTH                       2\t \n#define WM8995_AIF3_TRI                         0x0020\t \n#define WM8995_AIF3_TRI_MASK                    0x0020\t \n#define WM8995_AIF3_TRI_SHIFT                        5\t \n#define WM8995_AIF3_TRI_WIDTH                        1\t \n#define WM8995_AIF3_ADCDAT_SRC_MASK             0x0018\t \n#define WM8995_AIF3_ADCDAT_SRC_SHIFT                 3\t \n#define WM8995_AIF3_ADCDAT_SRC_WIDTH                 2\t \n#define WM8995_AIF2_ADCDAT_SRC                  0x0004\t \n#define WM8995_AIF2_ADCDAT_SRC_MASK             0x0004\t \n#define WM8995_AIF2_ADCDAT_SRC_SHIFT                 2\t \n#define WM8995_AIF2_ADCDAT_SRC_WIDTH                 1\t \n#define WM8995_AIF2_DACDAT_SRC                  0x0002\t \n#define WM8995_AIF2_DACDAT_SRC_MASK             0x0002\t \n#define WM8995_AIF2_DACDAT_SRC_SHIFT                 1\t \n#define WM8995_AIF2_DACDAT_SRC_WIDTH                 1\t \n#define WM8995_AIF1_DACDAT_SRC                  0x0001\t \n#define WM8995_AIF1_DACDAT_SRC_MASK             0x0001\t \n#define WM8995_AIF1_DACDAT_SRC_SHIFT                 0\t \n#define WM8995_AIF1_DACDAT_SRC_WIDTH                 1\t \n\n \n#define WM8995_IN1_VU                           0x0080\t \n#define WM8995_IN1_VU_MASK                      0x0080\t \n#define WM8995_IN1_VU_SHIFT                          7\t \n#define WM8995_IN1_VU_WIDTH                          1\t \n#define WM8995_IN1L_ZC                          0x0020\t \n#define WM8995_IN1L_ZC_MASK                     0x0020\t \n#define WM8995_IN1L_ZC_SHIFT                         5\t \n#define WM8995_IN1L_ZC_WIDTH                         1\t \n#define WM8995_IN1L_VOL_MASK                    0x001F\t \n#define WM8995_IN1L_VOL_SHIFT                        0\t \n#define WM8995_IN1L_VOL_WIDTH                        5\t \n\n \n#define WM8995_IN1_VU                           0x0080\t \n#define WM8995_IN1_VU_MASK                      0x0080\t \n#define WM8995_IN1_VU_SHIFT                          7\t \n#define WM8995_IN1_VU_WIDTH                          1\t \n#define WM8995_IN1R_ZC                          0x0020\t \n#define WM8995_IN1R_ZC_MASK                     0x0020\t \n#define WM8995_IN1R_ZC_SHIFT                         5\t \n#define WM8995_IN1R_ZC_WIDTH                         1\t \n#define WM8995_IN1R_VOL_MASK                    0x001F\t \n#define WM8995_IN1R_VOL_SHIFT                        0\t \n#define WM8995_IN1R_VOL_WIDTH                        5\t \n\n \n#define WM8995_IN1L_BOOST_MASK                  0x0030\t \n#define WM8995_IN1L_BOOST_SHIFT                      4\t \n#define WM8995_IN1L_BOOST_WIDTH                      2\t \n#define WM8995_IN1L_MODE_MASK                   0x000C\t \n#define WM8995_IN1L_MODE_SHIFT                       2\t \n#define WM8995_IN1L_MODE_WIDTH                       2\t \n#define WM8995_IN1R_MODE_MASK                   0x0003\t \n#define WM8995_IN1R_MODE_SHIFT                       0\t \n#define WM8995_IN1R_MODE_WIDTH                       2\t \n\n \n#define WM8995_DAC1L_MUTE                       0x0200\t \n#define WM8995_DAC1L_MUTE_MASK                  0x0200\t \n#define WM8995_DAC1L_MUTE_SHIFT                      9\t \n#define WM8995_DAC1L_MUTE_WIDTH                      1\t \n#define WM8995_DAC1_VU                          0x0100\t \n#define WM8995_DAC1_VU_MASK                     0x0100\t \n#define WM8995_DAC1_VU_SHIFT                         8\t \n#define WM8995_DAC1_VU_WIDTH                         1\t \n#define WM8995_DAC1L_VOL_MASK                   0x00FF\t \n#define WM8995_DAC1L_VOL_SHIFT                       0\t \n#define WM8995_DAC1L_VOL_WIDTH                       8\t \n\n \n#define WM8995_DAC1R_MUTE                       0x0200\t \n#define WM8995_DAC1R_MUTE_MASK                  0x0200\t \n#define WM8995_DAC1R_MUTE_SHIFT                      9\t \n#define WM8995_DAC1R_MUTE_WIDTH                      1\t \n#define WM8995_DAC1_VU                          0x0100\t \n#define WM8995_DAC1_VU_MASK                     0x0100\t \n#define WM8995_DAC1_VU_SHIFT                         8\t \n#define WM8995_DAC1_VU_WIDTH                         1\t \n#define WM8995_DAC1R_VOL_MASK                   0x00FF\t \n#define WM8995_DAC1R_VOL_SHIFT                       0\t \n#define WM8995_DAC1R_VOL_WIDTH                       8\t \n\n \n#define WM8995_DAC2L_MUTE                       0x0200\t \n#define WM8995_DAC2L_MUTE_MASK                  0x0200\t \n#define WM8995_DAC2L_MUTE_SHIFT                      9\t \n#define WM8995_DAC2L_MUTE_WIDTH                      1\t \n#define WM8995_DAC2_VU                          0x0100\t \n#define WM8995_DAC2_VU_MASK                     0x0100\t \n#define WM8995_DAC2_VU_SHIFT                         8\t \n#define WM8995_DAC2_VU_WIDTH                         1\t \n#define WM8995_DAC2L_VOL_MASK                   0x00FF\t \n#define WM8995_DAC2L_VOL_SHIFT                       0\t \n#define WM8995_DAC2L_VOL_WIDTH                       8\t \n\n \n#define WM8995_DAC2R_MUTE                       0x0200\t \n#define WM8995_DAC2R_MUTE_MASK                  0x0200\t \n#define WM8995_DAC2R_MUTE_SHIFT                      9\t \n#define WM8995_DAC2R_MUTE_WIDTH                      1\t \n#define WM8995_DAC2_VU                          0x0100\t \n#define WM8995_DAC2_VU_MASK                     0x0100\t \n#define WM8995_DAC2_VU_SHIFT                         8\t \n#define WM8995_DAC2_VU_WIDTH                         1\t \n#define WM8995_DAC2R_VOL_MASK                   0x00FF\t \n#define WM8995_DAC2R_VOL_SHIFT                       0\t \n#define WM8995_DAC2R_VOL_WIDTH                       8\t \n\n \n#define WM8995_HPOUT2L_ZC                       0x0008\t \n#define WM8995_HPOUT2L_ZC_MASK                  0x0008\t \n#define WM8995_HPOUT2L_ZC_SHIFT                      3\t \n#define WM8995_HPOUT2L_ZC_WIDTH                      1\t \n#define WM8995_HPOUT2R_ZC                       0x0004\t \n#define WM8995_HPOUT2R_ZC_MASK                  0x0004\t \n#define WM8995_HPOUT2R_ZC_SHIFT                      2\t \n#define WM8995_HPOUT2R_ZC_WIDTH                      1\t \n#define WM8995_HPOUT1L_ZC                       0x0002\t \n#define WM8995_HPOUT1L_ZC_MASK                  0x0002\t \n#define WM8995_HPOUT1L_ZC_SHIFT                      1\t \n#define WM8995_HPOUT1L_ZC_WIDTH                      1\t \n#define WM8995_HPOUT1R_ZC                       0x0001\t \n#define WM8995_HPOUT1R_ZC_MASK                  0x0001\t \n#define WM8995_HPOUT1R_ZC_SHIFT                      0\t \n#define WM8995_HPOUT1R_ZC_WIDTH                      1\t \n\n \n#define WM8995_MICB1_MODE                       0x0008\t \n#define WM8995_MICB1_MODE_MASK                  0x0008\t \n#define WM8995_MICB1_MODE_SHIFT                      3\t \n#define WM8995_MICB1_MODE_WIDTH                      1\t \n#define WM8995_MICB1_LVL_MASK                   0x0006\t \n#define WM8995_MICB1_LVL_SHIFT                       1\t \n#define WM8995_MICB1_LVL_WIDTH                       2\t \n#define WM8995_MICB1_DISCH                      0x0001\t \n#define WM8995_MICB1_DISCH_MASK                 0x0001\t \n#define WM8995_MICB1_DISCH_SHIFT                     0\t \n#define WM8995_MICB1_DISCH_WIDTH                     1\t \n\n \n#define WM8995_MICB2_MODE                       0x0008\t \n#define WM8995_MICB2_MODE_MASK                  0x0008\t \n#define WM8995_MICB2_MODE_SHIFT                      3\t \n#define WM8995_MICB2_MODE_WIDTH                      1\t \n#define WM8995_MICB2_LVL_MASK                   0x0006\t \n#define WM8995_MICB2_LVL_SHIFT                       1\t \n#define WM8995_MICB2_LVL_WIDTH                       2\t \n#define WM8995_MICB2_DISCH                      0x0001\t \n#define WM8995_MICB2_DISCH_MASK                 0x0001\t \n#define WM8995_MICB2_DISCH_SHIFT                     0\t \n#define WM8995_MICB2_DISCH_WIDTH                     1\t \n\n \n#define WM8995_LDO1_MODE                        0x0020\t \n#define WM8995_LDO1_MODE_MASK                   0x0020\t \n#define WM8995_LDO1_MODE_SHIFT                       5\t \n#define WM8995_LDO1_MODE_WIDTH                       1\t \n#define WM8995_LDO1_VSEL_MASK                   0x0006\t \n#define WM8995_LDO1_VSEL_SHIFT                       1\t \n#define WM8995_LDO1_VSEL_WIDTH                       2\t \n#define WM8995_LDO1_DISCH                       0x0001\t \n#define WM8995_LDO1_DISCH_MASK                  0x0001\t \n#define WM8995_LDO1_DISCH_SHIFT                      0\t \n#define WM8995_LDO1_DISCH_WIDTH                      1\t \n\n \n#define WM8995_LDO2_MODE                        0x0020\t \n#define WM8995_LDO2_MODE_MASK                   0x0020\t \n#define WM8995_LDO2_MODE_SHIFT                       5\t \n#define WM8995_LDO2_MODE_WIDTH                       1\t \n#define WM8995_LDO2_VSEL_MASK                   0x001E\t \n#define WM8995_LDO2_VSEL_SHIFT                       1\t \n#define WM8995_LDO2_VSEL_WIDTH                       4\t \n#define WM8995_LDO2_DISCH                       0x0001\t \n#define WM8995_LDO2_DISCH_MASK                  0x0001\t \n#define WM8995_LDO2_DISCH_SHIFT                      0\t \n#define WM8995_LDO2_DISCH_WIDTH                      1\t \n\n \n#define WM8995_JD_MODE_MASK                     0x0003\t \n#define WM8995_JD_MODE_SHIFT                         0\t \n#define WM8995_JD_MODE_WIDTH                         2\t \n\n \n#define WM8995_VID_ENA                          0x0001\t \n#define WM8995_VID_ENA_MASK                     0x0001\t \n#define WM8995_VID_ENA_SHIFT                         0\t \n#define WM8995_VID_ENA_WIDTH                         1\t \n\n \n#define WM8995_HP_RAMPRATE                      0x0002\t \n#define WM8995_HP_RAMPRATE_MASK                 0x0002\t \n#define WM8995_HP_RAMPRATE_SHIFT                     1\t \n#define WM8995_HP_RAMPRATE_WIDTH                     1\t \n#define WM8995_HP_POLL                          0x0001\t \n#define WM8995_HP_POLL_MASK                     0x0001\t \n#define WM8995_HP_POLL_SHIFT                         0\t \n#define WM8995_HP_POLL_WIDTH                         1\t \n\n \n#define WM8995_HP_DONE                          0x0080\t \n#define WM8995_HP_DONE_MASK                     0x0080\t \n#define WM8995_HP_DONE_SHIFT                         7\t \n#define WM8995_HP_DONE_WIDTH                         1\t \n#define WM8995_HP_LVL_MASK                      0x007F\t \n#define WM8995_HP_LVL_SHIFT                          0\t \n#define WM8995_HP_LVL_WIDTH                          7\t \n\n \n#define WM8995_MICD_RATE_MASK                   0x7800\t \n#define WM8995_MICD_RATE_SHIFT                      11\t \n#define WM8995_MICD_RATE_WIDTH                       4\t \n#define WM8995_MICD_LVL_SEL_MASK                0x01F8\t \n#define WM8995_MICD_LVL_SEL_SHIFT                    3\t \n#define WM8995_MICD_LVL_SEL_WIDTH                    6\t \n#define WM8995_MICD_DBTIME                      0x0002\t \n#define WM8995_MICD_DBTIME_MASK                 0x0002\t \n#define WM8995_MICD_DBTIME_SHIFT                     1\t \n#define WM8995_MICD_DBTIME_WIDTH                     1\t \n#define WM8995_MICD_ENA                         0x0001\t \n#define WM8995_MICD_ENA_MASK                    0x0001\t \n#define WM8995_MICD_ENA_SHIFT                        0\t \n#define WM8995_MICD_ENA_WIDTH                        1\t \n\n \n#define WM8995_MICD_LVL_MASK                    0x01FC\t \n#define WM8995_MICD_LVL_SHIFT                        2\t \n#define WM8995_MICD_LVL_WIDTH                        7\t \n#define WM8995_MICD_VALID                       0x0002\t \n#define WM8995_MICD_VALID_MASK                  0x0002\t \n#define WM8995_MICD_VALID_SHIFT                      1\t \n#define WM8995_MICD_VALID_WIDTH                      1\t \n#define WM8995_MICD_STS                         0x0001\t \n#define WM8995_MICD_STS_MASK                    0x0001\t \n#define WM8995_MICD_STS_SHIFT                        0\t \n#define WM8995_MICD_STS_WIDTH                        1\t \n\n \n#define WM8995_CP_ENA                           0x8000\t \n#define WM8995_CP_ENA_MASK                      0x8000\t \n#define WM8995_CP_ENA_SHIFT                         15\t \n#define WM8995_CP_ENA_WIDTH                          1\t \n\n \n#define WM8995_CP_DYN_SRC_SEL_MASK              0x0300\t \n#define WM8995_CP_DYN_SRC_SEL_SHIFT                  8\t \n#define WM8995_CP_DYN_SRC_SEL_WIDTH                  2\t \n#define WM8995_CP_DYN_PWR                       0x0001\t \n#define WM8995_CP_DYN_PWR_MASK                  0x0001\t \n#define WM8995_CP_DYN_PWR_SHIFT                      0\t \n#define WM8995_CP_DYN_PWR_WIDTH                      1\t \n\n \n#define WM8995_DCS_ENA_CHAN_3                   0x0008\t \n#define WM8995_DCS_ENA_CHAN_3_MASK              0x0008\t \n#define WM8995_DCS_ENA_CHAN_3_SHIFT                  3\t \n#define WM8995_DCS_ENA_CHAN_3_WIDTH                  1\t \n#define WM8995_DCS_ENA_CHAN_2                   0x0004\t \n#define WM8995_DCS_ENA_CHAN_2_MASK              0x0004\t \n#define WM8995_DCS_ENA_CHAN_2_SHIFT                  2\t \n#define WM8995_DCS_ENA_CHAN_2_WIDTH                  1\t \n#define WM8995_DCS_ENA_CHAN_1                   0x0002\t \n#define WM8995_DCS_ENA_CHAN_1_MASK              0x0002\t \n#define WM8995_DCS_ENA_CHAN_1_SHIFT                  1\t \n#define WM8995_DCS_ENA_CHAN_1_WIDTH                  1\t \n#define WM8995_DCS_ENA_CHAN_0                   0x0001\t \n#define WM8995_DCS_ENA_CHAN_0_MASK              0x0001\t \n#define WM8995_DCS_ENA_CHAN_0_SHIFT                  0\t \n#define WM8995_DCS_ENA_CHAN_0_WIDTH                  1\t \n\n \n#define WM8995_DCS_TRIG_SINGLE_3                0x8000\t \n#define WM8995_DCS_TRIG_SINGLE_3_MASK           0x8000\t \n#define WM8995_DCS_TRIG_SINGLE_3_SHIFT              15\t \n#define WM8995_DCS_TRIG_SINGLE_3_WIDTH               1\t \n#define WM8995_DCS_TRIG_SINGLE_2                0x4000\t \n#define WM8995_DCS_TRIG_SINGLE_2_MASK           0x4000\t \n#define WM8995_DCS_TRIG_SINGLE_2_SHIFT              14\t \n#define WM8995_DCS_TRIG_SINGLE_2_WIDTH               1\t \n#define WM8995_DCS_TRIG_SINGLE_1                0x2000\t \n#define WM8995_DCS_TRIG_SINGLE_1_MASK           0x2000\t \n#define WM8995_DCS_TRIG_SINGLE_1_SHIFT              13\t \n#define WM8995_DCS_TRIG_SINGLE_1_WIDTH               1\t \n#define WM8995_DCS_TRIG_SINGLE_0                0x1000\t \n#define WM8995_DCS_TRIG_SINGLE_0_MASK           0x1000\t \n#define WM8995_DCS_TRIG_SINGLE_0_SHIFT              12\t \n#define WM8995_DCS_TRIG_SINGLE_0_WIDTH               1\t \n#define WM8995_DCS_TRIG_SERIES_3                0x0800\t \n#define WM8995_DCS_TRIG_SERIES_3_MASK           0x0800\t \n#define WM8995_DCS_TRIG_SERIES_3_SHIFT              11\t \n#define WM8995_DCS_TRIG_SERIES_3_WIDTH               1\t \n#define WM8995_DCS_TRIG_SERIES_2                0x0400\t \n#define WM8995_DCS_TRIG_SERIES_2_MASK           0x0400\t \n#define WM8995_DCS_TRIG_SERIES_2_SHIFT              10\t \n#define WM8995_DCS_TRIG_SERIES_2_WIDTH               1\t \n#define WM8995_DCS_TRIG_SERIES_1                0x0200\t \n#define WM8995_DCS_TRIG_SERIES_1_MASK           0x0200\t \n#define WM8995_DCS_TRIG_SERIES_1_SHIFT               9\t \n#define WM8995_DCS_TRIG_SERIES_1_WIDTH               1\t \n#define WM8995_DCS_TRIG_SERIES_0                0x0100\t \n#define WM8995_DCS_TRIG_SERIES_0_MASK           0x0100\t \n#define WM8995_DCS_TRIG_SERIES_0_SHIFT               8\t \n#define WM8995_DCS_TRIG_SERIES_0_WIDTH               1\t \n#define WM8995_DCS_TRIG_STARTUP_3               0x0080\t \n#define WM8995_DCS_TRIG_STARTUP_3_MASK          0x0080\t \n#define WM8995_DCS_TRIG_STARTUP_3_SHIFT              7\t \n#define WM8995_DCS_TRIG_STARTUP_3_WIDTH              1\t \n#define WM8995_DCS_TRIG_STARTUP_2               0x0040\t \n#define WM8995_DCS_TRIG_STARTUP_2_MASK          0x0040\t \n#define WM8995_DCS_TRIG_STARTUP_2_SHIFT              6\t \n#define WM8995_DCS_TRIG_STARTUP_2_WIDTH              1\t \n#define WM8995_DCS_TRIG_STARTUP_1               0x0020\t \n#define WM8995_DCS_TRIG_STARTUP_1_MASK          0x0020\t \n#define WM8995_DCS_TRIG_STARTUP_1_SHIFT              5\t \n#define WM8995_DCS_TRIG_STARTUP_1_WIDTH              1\t \n#define WM8995_DCS_TRIG_STARTUP_0               0x0010\t \n#define WM8995_DCS_TRIG_STARTUP_0_MASK          0x0010\t \n#define WM8995_DCS_TRIG_STARTUP_0_SHIFT              4\t \n#define WM8995_DCS_TRIG_STARTUP_0_WIDTH              1\t \n#define WM8995_DCS_TRIG_DAC_WR_3                0x0008\t \n#define WM8995_DCS_TRIG_DAC_WR_3_MASK           0x0008\t \n#define WM8995_DCS_TRIG_DAC_WR_3_SHIFT               3\t \n#define WM8995_DCS_TRIG_DAC_WR_3_WIDTH               1\t \n#define WM8995_DCS_TRIG_DAC_WR_2                0x0004\t \n#define WM8995_DCS_TRIG_DAC_WR_2_MASK           0x0004\t \n#define WM8995_DCS_TRIG_DAC_WR_2_SHIFT               2\t \n#define WM8995_DCS_TRIG_DAC_WR_2_WIDTH               1\t \n#define WM8995_DCS_TRIG_DAC_WR_1                0x0002\t \n#define WM8995_DCS_TRIG_DAC_WR_1_MASK           0x0002\t \n#define WM8995_DCS_TRIG_DAC_WR_1_SHIFT               1\t \n#define WM8995_DCS_TRIG_DAC_WR_1_WIDTH               1\t \n#define WM8995_DCS_TRIG_DAC_WR_0                0x0001\t \n#define WM8995_DCS_TRIG_DAC_WR_0_MASK           0x0001\t \n#define WM8995_DCS_TRIG_DAC_WR_0_SHIFT               0\t \n#define WM8995_DCS_TRIG_DAC_WR_0_WIDTH               1\t \n\n \n#define WM8995_DCS_TIMER_PERIOD_23_MASK         0x0F00\t \n#define WM8995_DCS_TIMER_PERIOD_23_SHIFT             8\t \n#define WM8995_DCS_TIMER_PERIOD_23_WIDTH             4\t \n#define WM8995_DCS_TIMER_PERIOD_01_MASK         0x000F\t \n#define WM8995_DCS_TIMER_PERIOD_01_SHIFT             0\t \n#define WM8995_DCS_TIMER_PERIOD_01_WIDTH             4\t \n\n \n#define WM8995_DCS_SERIES_NO_23_MASK            0x7F00\t \n#define WM8995_DCS_SERIES_NO_23_SHIFT                8\t \n#define WM8995_DCS_SERIES_NO_23_WIDTH                7\t \n#define WM8995_DCS_SERIES_NO_01_MASK            0x007F\t \n#define WM8995_DCS_SERIES_NO_01_SHIFT                0\t \n#define WM8995_DCS_SERIES_NO_01_WIDTH                7\t \n\n \n#define WM8995_DCS_DAC_WR_VAL_3_MASK            0xFF00\t \n#define WM8995_DCS_DAC_WR_VAL_3_SHIFT                8\t \n#define WM8995_DCS_DAC_WR_VAL_3_WIDTH                8\t \n#define WM8995_DCS_DAC_WR_VAL_2_MASK            0x00FF\t \n#define WM8995_DCS_DAC_WR_VAL_2_SHIFT                0\t \n#define WM8995_DCS_DAC_WR_VAL_2_WIDTH                8\t \n\n \n#define WM8995_DCS_DAC_WR_VAL_1_MASK            0xFF00\t \n#define WM8995_DCS_DAC_WR_VAL_1_SHIFT                8\t \n#define WM8995_DCS_DAC_WR_VAL_1_WIDTH                8\t \n#define WM8995_DCS_DAC_WR_VAL_0_MASK            0x00FF\t \n#define WM8995_DCS_DAC_WR_VAL_0_SHIFT                0\t \n#define WM8995_DCS_DAC_WR_VAL_0_WIDTH                8\t \n\n \n#define WM8995_DCS_CAL_COMPLETE_MASK            0x0F00\t \n#define WM8995_DCS_CAL_COMPLETE_SHIFT                8\t \n#define WM8995_DCS_CAL_COMPLETE_WIDTH                4\t \n#define WM8995_DCS_DAC_WR_COMPLETE_MASK         0x00F0\t \n#define WM8995_DCS_DAC_WR_COMPLETE_SHIFT             4\t \n#define WM8995_DCS_DAC_WR_COMPLETE_WIDTH             4\t \n#define WM8995_DCS_STARTUP_COMPLETE_MASK        0x000F\t \n#define WM8995_DCS_STARTUP_COMPLETE_SHIFT            0\t \n#define WM8995_DCS_STARTUP_COMPLETE_WIDTH            4\t \n\n \n#define WM8995_HPOUT1L_RMV_SHORT                0x0080\t \n#define WM8995_HPOUT1L_RMV_SHORT_MASK           0x0080\t \n#define WM8995_HPOUT1L_RMV_SHORT_SHIFT               7\t \n#define WM8995_HPOUT1L_RMV_SHORT_WIDTH               1\t \n#define WM8995_HPOUT1L_OUTP                     0x0040\t \n#define WM8995_HPOUT1L_OUTP_MASK                0x0040\t \n#define WM8995_HPOUT1L_OUTP_SHIFT                    6\t \n#define WM8995_HPOUT1L_OUTP_WIDTH                    1\t \n#define WM8995_HPOUT1L_DLY                      0x0020\t \n#define WM8995_HPOUT1L_DLY_MASK                 0x0020\t \n#define WM8995_HPOUT1L_DLY_SHIFT                     5\t \n#define WM8995_HPOUT1L_DLY_WIDTH                     1\t \n#define WM8995_HPOUT1R_RMV_SHORT                0x0008\t \n#define WM8995_HPOUT1R_RMV_SHORT_MASK           0x0008\t \n#define WM8995_HPOUT1R_RMV_SHORT_SHIFT               3\t \n#define WM8995_HPOUT1R_RMV_SHORT_WIDTH               1\t \n#define WM8995_HPOUT1R_OUTP                     0x0004\t \n#define WM8995_HPOUT1R_OUTP_MASK                0x0004\t \n#define WM8995_HPOUT1R_OUTP_SHIFT                    2\t \n#define WM8995_HPOUT1R_OUTP_WIDTH                    1\t \n#define WM8995_HPOUT1R_DLY                      0x0002\t \n#define WM8995_HPOUT1R_DLY_MASK                 0x0002\t \n#define WM8995_HPOUT1R_DLY_SHIFT                     1\t \n#define WM8995_HPOUT1R_DLY_WIDTH                     1\t \n\n \n#define WM8995_HPOUT2L_RMV_SHORT                0x0080\t \n#define WM8995_HPOUT2L_RMV_SHORT_MASK           0x0080\t \n#define WM8995_HPOUT2L_RMV_SHORT_SHIFT               7\t \n#define WM8995_HPOUT2L_RMV_SHORT_WIDTH               1\t \n#define WM8995_HPOUT2L_OUTP                     0x0040\t \n#define WM8995_HPOUT2L_OUTP_MASK                0x0040\t \n#define WM8995_HPOUT2L_OUTP_SHIFT                    6\t \n#define WM8995_HPOUT2L_OUTP_WIDTH                    1\t \n#define WM8995_HPOUT2L_DLY                      0x0020\t \n#define WM8995_HPOUT2L_DLY_MASK                 0x0020\t \n#define WM8995_HPOUT2L_DLY_SHIFT                     5\t \n#define WM8995_HPOUT2L_DLY_WIDTH                     1\t \n#define WM8995_HPOUT2R_RMV_SHORT                0x0008\t \n#define WM8995_HPOUT2R_RMV_SHORT_MASK           0x0008\t \n#define WM8995_HPOUT2R_RMV_SHORT_SHIFT               3\t \n#define WM8995_HPOUT2R_RMV_SHORT_WIDTH               1\t \n#define WM8995_HPOUT2R_OUTP                     0x0004\t \n#define WM8995_HPOUT2R_OUTP_MASK                0x0004\t \n#define WM8995_HPOUT2R_OUTP_SHIFT                    2\t \n#define WM8995_HPOUT2R_OUTP_WIDTH                    1\t \n#define WM8995_HPOUT2R_DLY                      0x0002\t \n#define WM8995_HPOUT2R_DLY_MASK                 0x0002\t \n#define WM8995_HPOUT2R_DLY_SHIFT                     1\t \n#define WM8995_HPOUT2R_DLY_WIDTH                     1\t \n\n \n#define WM8995_CHIP_REV_MASK                    0x000F\t \n#define WM8995_CHIP_REV_SHIFT                        0\t \n#define WM8995_CHIP_REV_WIDTH                        4\t \n\n \n#define WM8995_REG_SYNC                         0x8000\t \n#define WM8995_REG_SYNC_MASK                    0x8000\t \n#define WM8995_REG_SYNC_SHIFT                       15\t \n#define WM8995_REG_SYNC_WIDTH                        1\t \n#define WM8995_SPI_CONTRD                       0x0040\t \n#define WM8995_SPI_CONTRD_MASK                  0x0040\t \n#define WM8995_SPI_CONTRD_SHIFT                      6\t \n#define WM8995_SPI_CONTRD_WIDTH                      1\t \n#define WM8995_SPI_4WIRE                        0x0020\t \n#define WM8995_SPI_4WIRE_MASK                   0x0020\t \n#define WM8995_SPI_4WIRE_SHIFT                       5\t \n#define WM8995_SPI_4WIRE_WIDTH                       1\t \n#define WM8995_SPI_CFG                          0x0010\t \n#define WM8995_SPI_CFG_MASK                     0x0010\t \n#define WM8995_SPI_CFG_SHIFT                         4\t \n#define WM8995_SPI_CFG_WIDTH                         1\t \n#define WM8995_AUTO_INC                         0x0004\t \n#define WM8995_AUTO_INC_MASK                    0x0004\t \n#define WM8995_AUTO_INC_SHIFT                        2\t \n#define WM8995_AUTO_INC_WIDTH                        1\t \n\n \n#define WM8995_CTRL_IF_SRC                      0x0001\t \n#define WM8995_CTRL_IF_SRC_MASK                 0x0001\t \n#define WM8995_CTRL_IF_SRC_SHIFT                     0\t \n#define WM8995_CTRL_IF_SRC_WIDTH                     1\t \n\n \n#define WM8995_WSEQ_ENA                         0x8000\t \n#define WM8995_WSEQ_ENA_MASK                    0x8000\t \n#define WM8995_WSEQ_ENA_SHIFT                       15\t \n#define WM8995_WSEQ_ENA_WIDTH                        1\t \n#define WM8995_WSEQ_ABORT                       0x0200\t \n#define WM8995_WSEQ_ABORT_MASK                  0x0200\t \n#define WM8995_WSEQ_ABORT_SHIFT                      9\t \n#define WM8995_WSEQ_ABORT_WIDTH                      1\t \n#define WM8995_WSEQ_START                       0x0100\t \n#define WM8995_WSEQ_START_MASK                  0x0100\t \n#define WM8995_WSEQ_START_SHIFT                      8\t \n#define WM8995_WSEQ_START_WIDTH                      1\t \n#define WM8995_WSEQ_START_INDEX_MASK            0x007F\t \n#define WM8995_WSEQ_START_INDEX_SHIFT                0\t \n#define WM8995_WSEQ_START_INDEX_WIDTH                7\t \n\n \n#define WM8995_WSEQ_BUSY                        0x0100\t \n#define WM8995_WSEQ_BUSY_MASK                   0x0100\t \n#define WM8995_WSEQ_BUSY_SHIFT                       8\t \n#define WM8995_WSEQ_BUSY_WIDTH                       1\t \n#define WM8995_WSEQ_CURRENT_INDEX_MASK          0x007F\t \n#define WM8995_WSEQ_CURRENT_INDEX_SHIFT              0\t \n#define WM8995_WSEQ_CURRENT_INDEX_WIDTH              7\t \n\n \n#define WM8995_AIF1CLK_SRC_MASK                 0x0018\t \n#define WM8995_AIF1CLK_SRC_SHIFT                     3\t \n#define WM8995_AIF1CLK_SRC_WIDTH                     2\t \n#define WM8995_AIF1CLK_INV                      0x0004\t \n#define WM8995_AIF1CLK_INV_MASK                 0x0004\t \n#define WM8995_AIF1CLK_INV_SHIFT                     2\t \n#define WM8995_AIF1CLK_INV_WIDTH                     1\t \n#define WM8995_AIF1CLK_DIV                      0x0002\t \n#define WM8995_AIF1CLK_DIV_MASK                 0x0002\t \n#define WM8995_AIF1CLK_DIV_SHIFT                     1\t \n#define WM8995_AIF1CLK_DIV_WIDTH                     1\t \n#define WM8995_AIF1CLK_ENA                      0x0001\t \n#define WM8995_AIF1CLK_ENA_MASK                 0x0001\t \n#define WM8995_AIF1CLK_ENA_SHIFT                     0\t \n#define WM8995_AIF1CLK_ENA_WIDTH                     1\t \n\n \n#define WM8995_AIF1DAC_DIV_MASK                 0x0038\t \n#define WM8995_AIF1DAC_DIV_SHIFT                     3\t \n#define WM8995_AIF1DAC_DIV_WIDTH                     3\t \n#define WM8995_AIF1ADC_DIV_MASK                 0x0007\t \n#define WM8995_AIF1ADC_DIV_SHIFT                     0\t \n#define WM8995_AIF1ADC_DIV_WIDTH                     3\t \n\n \n#define WM8995_AIF2CLK_SRC_MASK                 0x0018\t \n#define WM8995_AIF2CLK_SRC_SHIFT                     3\t \n#define WM8995_AIF2CLK_SRC_WIDTH                     2\t \n#define WM8995_AIF2CLK_INV                      0x0004\t \n#define WM8995_AIF2CLK_INV_MASK                 0x0004\t \n#define WM8995_AIF2CLK_INV_SHIFT                     2\t \n#define WM8995_AIF2CLK_INV_WIDTH                     1\t \n#define WM8995_AIF2CLK_DIV                      0x0002\t \n#define WM8995_AIF2CLK_DIV_MASK                 0x0002\t \n#define WM8995_AIF2CLK_DIV_SHIFT                     1\t \n#define WM8995_AIF2CLK_DIV_WIDTH                     1\t \n#define WM8995_AIF2CLK_ENA                      0x0001\t \n#define WM8995_AIF2CLK_ENA_MASK                 0x0001\t \n#define WM8995_AIF2CLK_ENA_SHIFT                     0\t \n#define WM8995_AIF2CLK_ENA_WIDTH                     1\t \n\n \n#define WM8995_AIF2DAC_DIV_MASK                 0x0038\t \n#define WM8995_AIF2DAC_DIV_SHIFT                     3\t \n#define WM8995_AIF2DAC_DIV_WIDTH                     3\t \n#define WM8995_AIF2ADC_DIV_MASK                 0x0007\t \n#define WM8995_AIF2ADC_DIV_SHIFT                     0\t \n#define WM8995_AIF2ADC_DIV_WIDTH                     3\t \n\n \n#define WM8995_LFCLK_ENA                        0x0020\t \n#define WM8995_LFCLK_ENA_MASK                   0x0020\t \n#define WM8995_LFCLK_ENA_SHIFT                       5\t \n#define WM8995_LFCLK_ENA_WIDTH                       1\t \n#define WM8995_TOCLK_ENA                        0x0010\t \n#define WM8995_TOCLK_ENA_MASK                   0x0010\t \n#define WM8995_TOCLK_ENA_SHIFT                       4\t \n#define WM8995_TOCLK_ENA_WIDTH                       1\t \n#define WM8995_AIF1DSPCLK_ENA                   0x0008\t \n#define WM8995_AIF1DSPCLK_ENA_MASK              0x0008\t \n#define WM8995_AIF1DSPCLK_ENA_SHIFT                  3\t \n#define WM8995_AIF1DSPCLK_ENA_WIDTH                  1\t \n#define WM8995_AIF2DSPCLK_ENA                   0x0004\t \n#define WM8995_AIF2DSPCLK_ENA_MASK              0x0004\t \n#define WM8995_AIF2DSPCLK_ENA_SHIFT                  2\t \n#define WM8995_AIF2DSPCLK_ENA_WIDTH                  1\t \n#define WM8995_SYSDSPCLK_ENA                    0x0002\t \n#define WM8995_SYSDSPCLK_ENA_MASK               0x0002\t \n#define WM8995_SYSDSPCLK_ENA_SHIFT                   1\t \n#define WM8995_SYSDSPCLK_ENA_WIDTH                   1\t \n#define WM8995_SYSCLK_SRC                       0x0001\t \n#define WM8995_SYSCLK_SRC_MASK                  0x0001\t \n#define WM8995_SYSCLK_SRC_SHIFT                      0\t \n#define WM8995_SYSCLK_SRC_WIDTH                      1\t \n\n \n#define WM8995_TOCLK_DIV_MASK                   0x0700\t \n#define WM8995_TOCLK_DIV_SHIFT                       8\t \n#define WM8995_TOCLK_DIV_WIDTH                       3\t \n#define WM8995_DBCLK_DIV_MASK                   0x00F0\t \n#define WM8995_DBCLK_DIV_SHIFT                       4\t \n#define WM8995_DBCLK_DIV_WIDTH                       4\t \n#define WM8995_OPCLK_DIV_MASK                   0x0007\t \n#define WM8995_OPCLK_DIV_SHIFT                       0\t \n#define WM8995_OPCLK_DIV_WIDTH                       3\t \n\n \n#define WM8995_AIF1_SR_MASK                     0x00F0\t \n#define WM8995_AIF1_SR_SHIFT                         4\t \n#define WM8995_AIF1_SR_WIDTH                         4\t \n#define WM8995_AIF1CLK_RATE_MASK                0x000F\t \n#define WM8995_AIF1CLK_RATE_SHIFT                    0\t \n#define WM8995_AIF1CLK_RATE_WIDTH                    4\t \n\n \n#define WM8995_AIF2_SR_MASK                     0x00F0\t \n#define WM8995_AIF2_SR_SHIFT                         4\t \n#define WM8995_AIF2_SR_WIDTH                         4\t \n#define WM8995_AIF2CLK_RATE_MASK                0x000F\t \n#define WM8995_AIF2CLK_RATE_SHIFT                    0\t \n#define WM8995_AIF2CLK_RATE_WIDTH                    4\t \n\n \n#define WM8995_SR_ERROR_MASK                    0x000F\t \n#define WM8995_SR_ERROR_SHIFT                        0\t \n#define WM8995_SR_ERROR_WIDTH                        4\t \n\n \n#define WM8995_FLL1_OSC_ENA                     0x0002\t \n#define WM8995_FLL1_OSC_ENA_MASK                0x0002\t \n#define WM8995_FLL1_OSC_ENA_SHIFT                    1\t \n#define WM8995_FLL1_OSC_ENA_WIDTH                    1\t \n#define WM8995_FLL1_ENA                         0x0001\t \n#define WM8995_FLL1_ENA_MASK                    0x0001\t \n#define WM8995_FLL1_ENA_SHIFT                        0\t \n#define WM8995_FLL1_ENA_WIDTH                        1\t \n\n \n#define WM8995_FLL1_OUTDIV_MASK                 0x3F00\t \n#define WM8995_FLL1_OUTDIV_SHIFT                     8\t \n#define WM8995_FLL1_OUTDIV_WIDTH                     6\t \n#define WM8995_FLL1_CTRL_RATE_MASK              0x0070\t \n#define WM8995_FLL1_CTRL_RATE_SHIFT                  4\t \n#define WM8995_FLL1_CTRL_RATE_WIDTH                  3\t \n#define WM8995_FLL1_FRATIO_MASK                 0x0007\t \n#define WM8995_FLL1_FRATIO_SHIFT                     0\t \n#define WM8995_FLL1_FRATIO_WIDTH                     3\t \n\n \n#define WM8995_FLL1_K_MASK                      0xFFFF\t \n#define WM8995_FLL1_K_SHIFT                          0\t \n#define WM8995_FLL1_K_WIDTH                         16\t \n\n \n#define WM8995_FLL1_N_MASK                      0x7FE0\t \n#define WM8995_FLL1_N_SHIFT                          5\t \n#define WM8995_FLL1_N_WIDTH                         10\t \n#define WM8995_FLL1_LOOP_GAIN_MASK              0x000F\t \n#define WM8995_FLL1_LOOP_GAIN_SHIFT                  0\t \n#define WM8995_FLL1_LOOP_GAIN_WIDTH                  4\t \n\n \n#define WM8995_FLL1_FRC_NCO_VAL_MASK            0x1F80\t \n#define WM8995_FLL1_FRC_NCO_VAL_SHIFT                7\t \n#define WM8995_FLL1_FRC_NCO_VAL_WIDTH                6\t \n#define WM8995_FLL1_FRC_NCO                     0x0040\t \n#define WM8995_FLL1_FRC_NCO_MASK                0x0040\t \n#define WM8995_FLL1_FRC_NCO_SHIFT                    6\t \n#define WM8995_FLL1_FRC_NCO_WIDTH                    1\t \n#define WM8995_FLL1_REFCLK_DIV_MASK             0x0018\t \n#define WM8995_FLL1_REFCLK_DIV_SHIFT                 3\t \n#define WM8995_FLL1_REFCLK_DIV_WIDTH                 2\t \n#define WM8995_FLL1_REFCLK_SRC_MASK             0x0003\t \n#define WM8995_FLL1_REFCLK_SRC_SHIFT                 0\t \n#define WM8995_FLL1_REFCLK_SRC_WIDTH                 2\t \n\n \n#define WM8995_FLL2_OSC_ENA                     0x0002\t \n#define WM8995_FLL2_OSC_ENA_MASK                0x0002\t \n#define WM8995_FLL2_OSC_ENA_SHIFT                    1\t \n#define WM8995_FLL2_OSC_ENA_WIDTH                    1\t \n#define WM8995_FLL2_ENA                         0x0001\t \n#define WM8995_FLL2_ENA_MASK                    0x0001\t \n#define WM8995_FLL2_ENA_SHIFT                        0\t \n#define WM8995_FLL2_ENA_WIDTH                        1\t \n\n \n#define WM8995_FLL2_OUTDIV_MASK                 0x3F00\t \n#define WM8995_FLL2_OUTDIV_SHIFT                     8\t \n#define WM8995_FLL2_OUTDIV_WIDTH                     6\t \n#define WM8995_FLL2_CTRL_RATE_MASK              0x0070\t \n#define WM8995_FLL2_CTRL_RATE_SHIFT                  4\t \n#define WM8995_FLL2_CTRL_RATE_WIDTH                  3\t \n#define WM8995_FLL2_FRATIO_MASK                 0x0007\t \n#define WM8995_FLL2_FRATIO_SHIFT                     0\t \n#define WM8995_FLL2_FRATIO_WIDTH                     3\t \n\n \n#define WM8995_FLL2_K_MASK                      0xFFFF\t \n#define WM8995_FLL2_K_SHIFT                          0\t \n#define WM8995_FLL2_K_WIDTH                         16\t \n\n \n#define WM8995_FLL2_N_MASK                      0x7FE0\t \n#define WM8995_FLL2_N_SHIFT                          5\t \n#define WM8995_FLL2_N_WIDTH                         10\t \n#define WM8995_FLL2_LOOP_GAIN_MASK              0x000F\t \n#define WM8995_FLL2_LOOP_GAIN_SHIFT                  0\t \n#define WM8995_FLL2_LOOP_GAIN_WIDTH                  4\t \n\n \n#define WM8995_FLL2_FRC_NCO_VAL_MASK            0x1F80\t \n#define WM8995_FLL2_FRC_NCO_VAL_SHIFT                7\t \n#define WM8995_FLL2_FRC_NCO_VAL_WIDTH                6\t \n#define WM8995_FLL2_FRC_NCO                     0x0040\t \n#define WM8995_FLL2_FRC_NCO_MASK                0x0040\t \n#define WM8995_FLL2_FRC_NCO_SHIFT                    6\t \n#define WM8995_FLL2_FRC_NCO_WIDTH                    1\t \n#define WM8995_FLL2_REFCLK_DIV_MASK             0x0018\t \n#define WM8995_FLL2_REFCLK_DIV_SHIFT                 3\t \n#define WM8995_FLL2_REFCLK_DIV_WIDTH                 2\t \n#define WM8995_FLL2_REFCLK_SRC_MASK             0x0003\t \n#define WM8995_FLL2_REFCLK_SRC_SHIFT                 0\t \n#define WM8995_FLL2_REFCLK_SRC_WIDTH                 2\t \n\n \n#define WM8995_AIF1ADCL_SRC                     0x8000\t \n#define WM8995_AIF1ADCL_SRC_MASK                0x8000\t \n#define WM8995_AIF1ADCL_SRC_SHIFT                   15\t \n#define WM8995_AIF1ADCL_SRC_WIDTH                    1\t \n#define WM8995_AIF1ADCR_SRC                     0x4000\t \n#define WM8995_AIF1ADCR_SRC_MASK                0x4000\t \n#define WM8995_AIF1ADCR_SRC_SHIFT                   14\t \n#define WM8995_AIF1ADCR_SRC_WIDTH                    1\t \n#define WM8995_AIF1ADC_TDM                      0x2000\t \n#define WM8995_AIF1ADC_TDM_MASK                 0x2000\t \n#define WM8995_AIF1ADC_TDM_SHIFT                    13\t \n#define WM8995_AIF1ADC_TDM_WIDTH                     1\t \n#define WM8995_AIF1_BCLK_INV                    0x0100\t \n#define WM8995_AIF1_BCLK_INV_MASK               0x0100\t \n#define WM8995_AIF1_BCLK_INV_SHIFT                   8\t \n#define WM8995_AIF1_BCLK_INV_WIDTH                   1\t \n#define WM8995_AIF1_LRCLK_INV                   0x0080\t \n#define WM8995_AIF1_LRCLK_INV_MASK              0x0080\t \n#define WM8995_AIF1_LRCLK_INV_SHIFT                  7\t \n#define WM8995_AIF1_LRCLK_INV_WIDTH                  1\t \n#define WM8995_AIF1_WL_MASK                     0x0060\t \n#define WM8995_AIF1_WL_SHIFT                         5\t \n#define WM8995_AIF1_WL_WIDTH                         2\t \n#define WM8995_AIF1_FMT_MASK                    0x0018\t \n#define WM8995_AIF1_FMT_SHIFT                        3\t \n#define WM8995_AIF1_FMT_WIDTH                        2\t \n\n \n#define WM8995_AIF1DACL_SRC                     0x8000\t \n#define WM8995_AIF1DACL_SRC_MASK                0x8000\t \n#define WM8995_AIF1DACL_SRC_SHIFT                   15\t \n#define WM8995_AIF1DACL_SRC_WIDTH                    1\t \n#define WM8995_AIF1DACR_SRC                     0x4000\t \n#define WM8995_AIF1DACR_SRC_MASK                0x4000\t \n#define WM8995_AIF1DACR_SRC_SHIFT                   14\t \n#define WM8995_AIF1DACR_SRC_WIDTH                    1\t \n#define WM8995_AIF1DAC_BOOST_MASK               0x0C00\t \n#define WM8995_AIF1DAC_BOOST_SHIFT                  10\t \n#define WM8995_AIF1DAC_BOOST_WIDTH                   2\t \n#define WM8995_AIF1DAC_COMP                     0x0010\t \n#define WM8995_AIF1DAC_COMP_MASK                0x0010\t \n#define WM8995_AIF1DAC_COMP_SHIFT                    4\t \n#define WM8995_AIF1DAC_COMP_WIDTH                    1\t \n#define WM8995_AIF1DAC_COMPMODE                 0x0008\t \n#define WM8995_AIF1DAC_COMPMODE_MASK            0x0008\t \n#define WM8995_AIF1DAC_COMPMODE_SHIFT                3\t \n#define WM8995_AIF1DAC_COMPMODE_WIDTH                1\t \n#define WM8995_AIF1ADC_COMP                     0x0004\t \n#define WM8995_AIF1ADC_COMP_MASK                0x0004\t \n#define WM8995_AIF1ADC_COMP_SHIFT                    2\t \n#define WM8995_AIF1ADC_COMP_WIDTH                    1\t \n#define WM8995_AIF1ADC_COMPMODE                 0x0002\t \n#define WM8995_AIF1ADC_COMPMODE_MASK            0x0002\t \n#define WM8995_AIF1ADC_COMPMODE_SHIFT                1\t \n#define WM8995_AIF1ADC_COMPMODE_WIDTH                1\t \n#define WM8995_AIF1_LOOPBACK                    0x0001\t \n#define WM8995_AIF1_LOOPBACK_MASK               0x0001\t \n#define WM8995_AIF1_LOOPBACK_SHIFT                   0\t \n#define WM8995_AIF1_LOOPBACK_WIDTH                   1\t \n\n \n#define WM8995_AIF1_TRI                         0x8000\t \n#define WM8995_AIF1_TRI_MASK                    0x8000\t \n#define WM8995_AIF1_TRI_SHIFT                       15\t \n#define WM8995_AIF1_TRI_WIDTH                        1\t \n#define WM8995_AIF1_MSTR                        0x4000\t \n#define WM8995_AIF1_MSTR_MASK                   0x4000\t \n#define WM8995_AIF1_MSTR_SHIFT                      14\t \n#define WM8995_AIF1_MSTR_WIDTH                       1\t \n#define WM8995_AIF1_CLK_FRC                     0x2000\t \n#define WM8995_AIF1_CLK_FRC_MASK                0x2000\t \n#define WM8995_AIF1_CLK_FRC_SHIFT                   13\t \n#define WM8995_AIF1_CLK_FRC_WIDTH                    1\t \n#define WM8995_AIF1_LRCLK_FRC                   0x1000\t \n#define WM8995_AIF1_LRCLK_FRC_MASK              0x1000\t \n#define WM8995_AIF1_LRCLK_FRC_SHIFT                 12\t \n#define WM8995_AIF1_LRCLK_FRC_WIDTH                  1\t \n\n \n#define WM8995_AIF1_BCLK_DIV_MASK               0x00F0\t \n#define WM8995_AIF1_BCLK_DIV_SHIFT                   4\t \n#define WM8995_AIF1_BCLK_DIV_WIDTH                   4\t \n\n \n#define WM8995_AIF1ADC_LRCLK_DIR                0x0800\t \n#define WM8995_AIF1ADC_LRCLK_DIR_MASK           0x0800\t \n#define WM8995_AIF1ADC_LRCLK_DIR_SHIFT              11\t \n#define WM8995_AIF1ADC_LRCLK_DIR_WIDTH               1\t \n#define WM8995_AIF1ADC_RATE_MASK                0x07FF\t \n#define WM8995_AIF1ADC_RATE_SHIFT                    0\t \n#define WM8995_AIF1ADC_RATE_WIDTH                   11\t \n\n \n#define WM8995_AIF1DAC_LRCLK_DIR                0x0800\t \n#define WM8995_AIF1DAC_LRCLK_DIR_MASK           0x0800\t \n#define WM8995_AIF1DAC_LRCLK_DIR_SHIFT              11\t \n#define WM8995_AIF1DAC_LRCLK_DIR_WIDTH               1\t \n#define WM8995_AIF1DAC_RATE_MASK                0x07FF\t \n#define WM8995_AIF1DAC_RATE_SHIFT                    0\t \n#define WM8995_AIF1DAC_RATE_WIDTH                   11\t \n\n \n#define WM8995_AIF1DACL_DAT_INV                 0x0002\t \n#define WM8995_AIF1DACL_DAT_INV_MASK            0x0002\t \n#define WM8995_AIF1DACL_DAT_INV_SHIFT                1\t \n#define WM8995_AIF1DACL_DAT_INV_WIDTH                1\t \n#define WM8995_AIF1DACR_DAT_INV                 0x0001\t \n#define WM8995_AIF1DACR_DAT_INV_MASK            0x0001\t \n#define WM8995_AIF1DACR_DAT_INV_SHIFT                0\t \n#define WM8995_AIF1DACR_DAT_INV_WIDTH                1\t \n\n \n#define WM8995_AIF1ADCL_DAT_INV                 0x0002\t \n#define WM8995_AIF1ADCL_DAT_INV_MASK            0x0002\t \n#define WM8995_AIF1ADCL_DAT_INV_SHIFT                1\t \n#define WM8995_AIF1ADCL_DAT_INV_WIDTH                1\t \n#define WM8995_AIF1ADCR_DAT_INV                 0x0001\t \n#define WM8995_AIF1ADCR_DAT_INV_MASK            0x0001\t \n#define WM8995_AIF1ADCR_DAT_INV_SHIFT                0\t \n#define WM8995_AIF1ADCR_DAT_INV_WIDTH                1\t \n\n \n#define WM8995_AIF2ADCL_SRC                     0x8000\t \n#define WM8995_AIF2ADCL_SRC_MASK                0x8000\t \n#define WM8995_AIF2ADCL_SRC_SHIFT                   15\t \n#define WM8995_AIF2ADCL_SRC_WIDTH                    1\t \n#define WM8995_AIF2ADCR_SRC                     0x4000\t \n#define WM8995_AIF2ADCR_SRC_MASK                0x4000\t \n#define WM8995_AIF2ADCR_SRC_SHIFT                   14\t \n#define WM8995_AIF2ADCR_SRC_WIDTH                    1\t \n#define WM8995_AIF2ADC_TDM                      0x2000\t \n#define WM8995_AIF2ADC_TDM_MASK                 0x2000\t \n#define WM8995_AIF2ADC_TDM_SHIFT                    13\t \n#define WM8995_AIF2ADC_TDM_WIDTH                     1\t \n#define WM8995_AIF2ADC_TDM_CHAN                 0x1000\t \n#define WM8995_AIF2ADC_TDM_CHAN_MASK            0x1000\t \n#define WM8995_AIF2ADC_TDM_CHAN_SHIFT               12\t \n#define WM8995_AIF2ADC_TDM_CHAN_WIDTH                1\t \n#define WM8995_AIF2_BCLK_INV                    0x0100\t \n#define WM8995_AIF2_BCLK_INV_MASK               0x0100\t \n#define WM8995_AIF2_BCLK_INV_SHIFT                   8\t \n#define WM8995_AIF2_BCLK_INV_WIDTH                   1\t \n#define WM8995_AIF2_LRCLK_INV                   0x0080\t \n#define WM8995_AIF2_LRCLK_INV_MASK              0x0080\t \n#define WM8995_AIF2_LRCLK_INV_SHIFT                  7\t \n#define WM8995_AIF2_LRCLK_INV_WIDTH                  1\t \n#define WM8995_AIF2_WL_MASK                     0x0060\t \n#define WM8995_AIF2_WL_SHIFT                         5\t \n#define WM8995_AIF2_WL_WIDTH                         2\t \n#define WM8995_AIF2_FMT_MASK                    0x0018\t \n#define WM8995_AIF2_FMT_SHIFT                        3\t \n#define WM8995_AIF2_FMT_WIDTH                        2\t \n\n \n#define WM8995_AIF2DACL_SRC                     0x8000\t \n#define WM8995_AIF2DACL_SRC_MASK                0x8000\t \n#define WM8995_AIF2DACL_SRC_SHIFT                   15\t \n#define WM8995_AIF2DACL_SRC_WIDTH                    1\t \n#define WM8995_AIF2DACR_SRC                     0x4000\t \n#define WM8995_AIF2DACR_SRC_MASK                0x4000\t \n#define WM8995_AIF2DACR_SRC_SHIFT                   14\t \n#define WM8995_AIF2DACR_SRC_WIDTH                    1\t \n#define WM8995_AIF2DAC_TDM                      0x2000\t \n#define WM8995_AIF2DAC_TDM_MASK                 0x2000\t \n#define WM8995_AIF2DAC_TDM_SHIFT                    13\t \n#define WM8995_AIF2DAC_TDM_WIDTH                     1\t \n#define WM8995_AIF2DAC_TDM_CHAN                 0x1000\t \n#define WM8995_AIF2DAC_TDM_CHAN_MASK            0x1000\t \n#define WM8995_AIF2DAC_TDM_CHAN_SHIFT               12\t \n#define WM8995_AIF2DAC_TDM_CHAN_WIDTH                1\t \n#define WM8995_AIF2DAC_BOOST_MASK               0x0C00\t \n#define WM8995_AIF2DAC_BOOST_SHIFT                  10\t \n#define WM8995_AIF2DAC_BOOST_WIDTH                   2\t \n#define WM8995_AIF2DAC_COMP                     0x0010\t \n#define WM8995_AIF2DAC_COMP_MASK                0x0010\t \n#define WM8995_AIF2DAC_COMP_SHIFT                    4\t \n#define WM8995_AIF2DAC_COMP_WIDTH                    1\t \n#define WM8995_AIF2DAC_COMPMODE                 0x0008\t \n#define WM8995_AIF2DAC_COMPMODE_MASK            0x0008\t \n#define WM8995_AIF2DAC_COMPMODE_SHIFT                3\t \n#define WM8995_AIF2DAC_COMPMODE_WIDTH                1\t \n#define WM8995_AIF2ADC_COMP                     0x0004\t \n#define WM8995_AIF2ADC_COMP_MASK                0x0004\t \n#define WM8995_AIF2ADC_COMP_SHIFT                    2\t \n#define WM8995_AIF2ADC_COMP_WIDTH                    1\t \n#define WM8995_AIF2ADC_COMPMODE                 0x0002\t \n#define WM8995_AIF2ADC_COMPMODE_MASK            0x0002\t \n#define WM8995_AIF2ADC_COMPMODE_SHIFT                1\t \n#define WM8995_AIF2ADC_COMPMODE_WIDTH                1\t \n#define WM8995_AIF2_LOOPBACK                    0x0001\t \n#define WM8995_AIF2_LOOPBACK_MASK               0x0001\t \n#define WM8995_AIF2_LOOPBACK_SHIFT                   0\t \n#define WM8995_AIF2_LOOPBACK_WIDTH                   1\t \n\n \n#define WM8995_AIF2_TRI                         0x8000\t \n#define WM8995_AIF2_TRI_MASK                    0x8000\t \n#define WM8995_AIF2_TRI_SHIFT                       15\t \n#define WM8995_AIF2_TRI_WIDTH                        1\t \n#define WM8995_AIF2_MSTR                        0x4000\t \n#define WM8995_AIF2_MSTR_MASK                   0x4000\t \n#define WM8995_AIF2_MSTR_SHIFT                      14\t \n#define WM8995_AIF2_MSTR_WIDTH                       1\t \n#define WM8995_AIF2_CLK_FRC                     0x2000\t \n#define WM8995_AIF2_CLK_FRC_MASK                0x2000\t \n#define WM8995_AIF2_CLK_FRC_SHIFT                   13\t \n#define WM8995_AIF2_CLK_FRC_WIDTH                    1\t \n#define WM8995_AIF2_LRCLK_FRC                   0x1000\t \n#define WM8995_AIF2_LRCLK_FRC_MASK              0x1000\t \n#define WM8995_AIF2_LRCLK_FRC_SHIFT                 12\t \n#define WM8995_AIF2_LRCLK_FRC_WIDTH                  1\t \n\n \n#define WM8995_AIF2_BCLK_DIV_MASK               0x00F0\t \n#define WM8995_AIF2_BCLK_DIV_SHIFT                   4\t \n#define WM8995_AIF2_BCLK_DIV_WIDTH                   4\t \n\n \n#define WM8995_AIF2ADC_LRCLK_DIR                0x0800\t \n#define WM8995_AIF2ADC_LRCLK_DIR_MASK           0x0800\t \n#define WM8995_AIF2ADC_LRCLK_DIR_SHIFT              11\t \n#define WM8995_AIF2ADC_LRCLK_DIR_WIDTH               1\t \n#define WM8995_AIF2ADC_RATE_MASK                0x07FF\t \n#define WM8995_AIF2ADC_RATE_SHIFT                    0\t \n#define WM8995_AIF2ADC_RATE_WIDTH                   11\t \n\n \n#define WM8995_AIF2DAC_LRCLK_DIR                0x0800\t \n#define WM8995_AIF2DAC_LRCLK_DIR_MASK           0x0800\t \n#define WM8995_AIF2DAC_LRCLK_DIR_SHIFT              11\t \n#define WM8995_AIF2DAC_LRCLK_DIR_WIDTH               1\t \n#define WM8995_AIF2DAC_RATE_MASK                0x07FF\t \n#define WM8995_AIF2DAC_RATE_SHIFT                    0\t \n#define WM8995_AIF2DAC_RATE_WIDTH                   11\t \n\n \n#define WM8995_AIF2DACL_DAT_INV                 0x0002\t \n#define WM8995_AIF2DACL_DAT_INV_MASK            0x0002\t \n#define WM8995_AIF2DACL_DAT_INV_SHIFT                1\t \n#define WM8995_AIF2DACL_DAT_INV_WIDTH                1\t \n#define WM8995_AIF2DACR_DAT_INV                 0x0001\t \n#define WM8995_AIF2DACR_DAT_INV_MASK            0x0001\t \n#define WM8995_AIF2DACR_DAT_INV_SHIFT                0\t \n#define WM8995_AIF2DACR_DAT_INV_WIDTH                1\t \n\n \n#define WM8995_AIF2ADCL_DAT_INV                 0x0002\t \n#define WM8995_AIF2ADCL_DAT_INV_MASK            0x0002\t \n#define WM8995_AIF2ADCL_DAT_INV_SHIFT                1\t \n#define WM8995_AIF2ADCL_DAT_INV_WIDTH                1\t \n#define WM8995_AIF2ADCR_DAT_INV                 0x0001\t \n#define WM8995_AIF2ADCR_DAT_INV_MASK            0x0001\t \n#define WM8995_AIF2ADCR_DAT_INV_SHIFT                0\t \n#define WM8995_AIF2ADCR_DAT_INV_WIDTH                1\t \n\n \n#define WM8995_AIF1ADC1_VU                      0x0100\t \n#define WM8995_AIF1ADC1_VU_MASK                 0x0100\t \n#define WM8995_AIF1ADC1_VU_SHIFT                     8\t \n#define WM8995_AIF1ADC1_VU_WIDTH                     1\t \n#define WM8995_AIF1ADC1L_VOL_MASK               0x00FF\t \n#define WM8995_AIF1ADC1L_VOL_SHIFT                   0\t \n#define WM8995_AIF1ADC1L_VOL_WIDTH                   8\t \n\n \n#define WM8995_AIF1ADC1_VU                      0x0100\t \n#define WM8995_AIF1ADC1_VU_MASK                 0x0100\t \n#define WM8995_AIF1ADC1_VU_SHIFT                     8\t \n#define WM8995_AIF1ADC1_VU_WIDTH                     1\t \n#define WM8995_AIF1ADC1R_VOL_MASK               0x00FF\t \n#define WM8995_AIF1ADC1R_VOL_SHIFT                   0\t \n#define WM8995_AIF1ADC1R_VOL_WIDTH                   8\t \n\n \n#define WM8995_AIF1DAC1_VU                      0x0100\t \n#define WM8995_AIF1DAC1_VU_MASK                 0x0100\t \n#define WM8995_AIF1DAC1_VU_SHIFT                     8\t \n#define WM8995_AIF1DAC1_VU_WIDTH                     1\t \n#define WM8995_AIF1DAC1L_VOL_MASK               0x00FF\t \n#define WM8995_AIF1DAC1L_VOL_SHIFT                   0\t \n#define WM8995_AIF1DAC1L_VOL_WIDTH                   8\t \n\n \n#define WM8995_AIF1DAC1_VU                      0x0100\t \n#define WM8995_AIF1DAC1_VU_MASK                 0x0100\t \n#define WM8995_AIF1DAC1_VU_SHIFT                     8\t \n#define WM8995_AIF1DAC1_VU_WIDTH                     1\t \n#define WM8995_AIF1DAC1R_VOL_MASK               0x00FF\t \n#define WM8995_AIF1DAC1R_VOL_SHIFT                   0\t \n#define WM8995_AIF1DAC1R_VOL_WIDTH                   8\t \n\n \n#define WM8995_AIF1ADC2_VU                      0x0100\t \n#define WM8995_AIF1ADC2_VU_MASK                 0x0100\t \n#define WM8995_AIF1ADC2_VU_SHIFT                     8\t \n#define WM8995_AIF1ADC2_VU_WIDTH                     1\t \n#define WM8995_AIF1ADC2L_VOL_MASK               0x00FF\t \n#define WM8995_AIF1ADC2L_VOL_SHIFT                   0\t \n#define WM8995_AIF1ADC2L_VOL_WIDTH                   8\t \n\n \n#define WM8995_AIF1ADC2_VU                      0x0100\t \n#define WM8995_AIF1ADC2_VU_MASK                 0x0100\t \n#define WM8995_AIF1ADC2_VU_SHIFT                     8\t \n#define WM8995_AIF1ADC2_VU_WIDTH                     1\t \n#define WM8995_AIF1ADC2R_VOL_MASK               0x00FF\t \n#define WM8995_AIF1ADC2R_VOL_SHIFT                   0\t \n#define WM8995_AIF1ADC2R_VOL_WIDTH                   8\t \n\n \n#define WM8995_AIF1DAC2_VU                      0x0100\t \n#define WM8995_AIF1DAC2_VU_MASK                 0x0100\t \n#define WM8995_AIF1DAC2_VU_SHIFT                     8\t \n#define WM8995_AIF1DAC2_VU_WIDTH                     1\t \n#define WM8995_AIF1DAC2L_VOL_MASK               0x00FF\t \n#define WM8995_AIF1DAC2L_VOL_SHIFT                   0\t \n#define WM8995_AIF1DAC2L_VOL_WIDTH                   8\t \n\n \n#define WM8995_AIF1DAC2_VU                      0x0100\t \n#define WM8995_AIF1DAC2_VU_MASK                 0x0100\t \n#define WM8995_AIF1DAC2_VU_SHIFT                     8\t \n#define WM8995_AIF1DAC2_VU_WIDTH                     1\t \n#define WM8995_AIF1DAC2R_VOL_MASK               0x00FF\t \n#define WM8995_AIF1DAC2R_VOL_SHIFT                   0\t \n#define WM8995_AIF1DAC2R_VOL_WIDTH                   8\t \n\n \n#define WM8995_AIF1ADC_4FS                      0x8000\t \n#define WM8995_AIF1ADC_4FS_MASK                 0x8000\t \n#define WM8995_AIF1ADC_4FS_SHIFT                    15\t \n#define WM8995_AIF1ADC_4FS_WIDTH                     1\t \n#define WM8995_AIF1ADC1L_HPF                    0x1000\t \n#define WM8995_AIF1ADC1L_HPF_MASK               0x1000\t \n#define WM8995_AIF1ADC1L_HPF_SHIFT                  12\t \n#define WM8995_AIF1ADC1L_HPF_WIDTH                   1\t \n#define WM8995_AIF1ADC1R_HPF                    0x0800\t \n#define WM8995_AIF1ADC1R_HPF_MASK               0x0800\t \n#define WM8995_AIF1ADC1R_HPF_SHIFT                  11\t \n#define WM8995_AIF1ADC1R_HPF_WIDTH                   1\t \n#define WM8995_AIF1ADC1_HPF_MODE                0x0008\t \n#define WM8995_AIF1ADC1_HPF_MODE_MASK           0x0008\t \n#define WM8995_AIF1ADC1_HPF_MODE_SHIFT               3\t \n#define WM8995_AIF1ADC1_HPF_MODE_WIDTH               1\t \n#define WM8995_AIF1ADC1_HPF_CUT_MASK            0x0007\t \n#define WM8995_AIF1ADC1_HPF_CUT_SHIFT                0\t \n#define WM8995_AIF1ADC1_HPF_CUT_WIDTH                3\t \n\n \n#define WM8995_AIF1ADC2L_HPF                    0x1000\t \n#define WM8995_AIF1ADC2L_HPF_MASK               0x1000\t \n#define WM8995_AIF1ADC2L_HPF_SHIFT                  12\t \n#define WM8995_AIF1ADC2L_HPF_WIDTH                   1\t \n#define WM8995_AIF1ADC2R_HPF                    0x0800\t \n#define WM8995_AIF1ADC2R_HPF_MASK               0x0800\t \n#define WM8995_AIF1ADC2R_HPF_SHIFT                  11\t \n#define WM8995_AIF1ADC2R_HPF_WIDTH                   1\t \n#define WM8995_AIF1ADC2_HPF_MODE                0x0008\t \n#define WM8995_AIF1ADC2_HPF_MODE_MASK           0x0008\t \n#define WM8995_AIF1ADC2_HPF_MODE_SHIFT               3\t \n#define WM8995_AIF1ADC2_HPF_MODE_WIDTH               1\t \n#define WM8995_AIF1ADC2_HPF_CUT_MASK            0x0007\t \n#define WM8995_AIF1ADC2_HPF_CUT_SHIFT                0\t \n#define WM8995_AIF1ADC2_HPF_CUT_WIDTH                3\t \n\n \n#define WM8995_AIF1DAC1_MUTE                    0x0200\t \n#define WM8995_AIF1DAC1_MUTE_MASK               0x0200\t \n#define WM8995_AIF1DAC1_MUTE_SHIFT                   9\t \n#define WM8995_AIF1DAC1_MUTE_WIDTH                   1\t \n#define WM8995_AIF1DAC1_MONO                    0x0080\t \n#define WM8995_AIF1DAC1_MONO_MASK               0x0080\t \n#define WM8995_AIF1DAC1_MONO_SHIFT                   7\t \n#define WM8995_AIF1DAC1_MONO_WIDTH                   1\t \n#define WM8995_AIF1DAC1_MUTERATE                0x0020\t \n#define WM8995_AIF1DAC1_MUTERATE_MASK           0x0020\t \n#define WM8995_AIF1DAC1_MUTERATE_SHIFT               5\t \n#define WM8995_AIF1DAC1_MUTERATE_WIDTH               1\t \n#define WM8995_AIF1DAC1_UNMUTE_RAMP             0x0010\t \n#define WM8995_AIF1DAC1_UNMUTE_RAMP_MASK        0x0010\t \n#define WM8995_AIF1DAC1_UNMUTE_RAMP_SHIFT            4\t \n#define WM8995_AIF1DAC1_UNMUTE_RAMP_WIDTH            1\t \n#define WM8995_AIF1DAC1_DEEMP_MASK              0x0006\t \n#define WM8995_AIF1DAC1_DEEMP_SHIFT                  1\t \n#define WM8995_AIF1DAC1_DEEMP_WIDTH                  2\t \n\n \n#define WM8995_AIF1DAC1_3D_GAIN_MASK            0x3E00\t \n#define WM8995_AIF1DAC1_3D_GAIN_SHIFT                9\t \n#define WM8995_AIF1DAC1_3D_GAIN_WIDTH                5\t \n#define WM8995_AIF1DAC1_3D_ENA                  0x0100\t \n#define WM8995_AIF1DAC1_3D_ENA_MASK             0x0100\t \n#define WM8995_AIF1DAC1_3D_ENA_SHIFT                 8\t \n#define WM8995_AIF1DAC1_3D_ENA_WIDTH                 1\t \n\n \n#define WM8995_AIF1DAC2_MUTE                    0x0200\t \n#define WM8995_AIF1DAC2_MUTE_MASK               0x0200\t \n#define WM8995_AIF1DAC2_MUTE_SHIFT                   9\t \n#define WM8995_AIF1DAC2_MUTE_WIDTH                   1\t \n#define WM8995_AIF1DAC2_MONO                    0x0080\t \n#define WM8995_AIF1DAC2_MONO_MASK               0x0080\t \n#define WM8995_AIF1DAC2_MONO_SHIFT                   7\t \n#define WM8995_AIF1DAC2_MONO_WIDTH                   1\t \n#define WM8995_AIF1DAC2_MUTERATE                0x0020\t \n#define WM8995_AIF1DAC2_MUTERATE_MASK           0x0020\t \n#define WM8995_AIF1DAC2_MUTERATE_SHIFT               5\t \n#define WM8995_AIF1DAC2_MUTERATE_WIDTH               1\t \n#define WM8995_AIF1DAC2_UNMUTE_RAMP             0x0010\t \n#define WM8995_AIF1DAC2_UNMUTE_RAMP_MASK        0x0010\t \n#define WM8995_AIF1DAC2_UNMUTE_RAMP_SHIFT            4\t \n#define WM8995_AIF1DAC2_UNMUTE_RAMP_WIDTH            1\t \n#define WM8995_AIF1DAC2_DEEMP_MASK              0x0006\t \n#define WM8995_AIF1DAC2_DEEMP_SHIFT                  1\t \n#define WM8995_AIF1DAC2_DEEMP_WIDTH                  2\t \n\n \n#define WM8995_AIF1DAC2_3D_GAIN_MASK            0x3E00\t \n#define WM8995_AIF1DAC2_3D_GAIN_SHIFT                9\t \n#define WM8995_AIF1DAC2_3D_GAIN_WIDTH                5\t \n#define WM8995_AIF1DAC2_3D_ENA                  0x0100\t \n#define WM8995_AIF1DAC2_3D_ENA_MASK             0x0100\t \n#define WM8995_AIF1DAC2_3D_ENA_SHIFT                 8\t \n#define WM8995_AIF1DAC2_3D_ENA_WIDTH                 1\t \n\n \n#define WM8995_AIF1DRC1_SIG_DET_RMS_MASK        0xF800\t \n#define WM8995_AIF1DRC1_SIG_DET_RMS_SHIFT           11\t \n#define WM8995_AIF1DRC1_SIG_DET_RMS_WIDTH            5\t \n#define WM8995_AIF1DRC1_SIG_DET_PK_MASK         0x0600\t \n#define WM8995_AIF1DRC1_SIG_DET_PK_SHIFT             9\t \n#define WM8995_AIF1DRC1_SIG_DET_PK_WIDTH             2\t \n#define WM8995_AIF1DRC1_NG_ENA                  0x0100\t \n#define WM8995_AIF1DRC1_NG_ENA_MASK             0x0100\t \n#define WM8995_AIF1DRC1_NG_ENA_SHIFT                 8\t \n#define WM8995_AIF1DRC1_NG_ENA_WIDTH                 1\t \n#define WM8995_AIF1DRC1_SIG_DET_MODE            0x0080\t \n#define WM8995_AIF1DRC1_SIG_DET_MODE_MASK       0x0080\t \n#define WM8995_AIF1DRC1_SIG_DET_MODE_SHIFT           7\t \n#define WM8995_AIF1DRC1_SIG_DET_MODE_WIDTH           1\t \n#define WM8995_AIF1DRC1_SIG_DET                 0x0040\t \n#define WM8995_AIF1DRC1_SIG_DET_MASK            0x0040\t \n#define WM8995_AIF1DRC1_SIG_DET_SHIFT                6\t \n#define WM8995_AIF1DRC1_SIG_DET_WIDTH                1\t \n#define WM8995_AIF1DRC1_KNEE2_OP_ENA            0x0020\t \n#define WM8995_AIF1DRC1_KNEE2_OP_ENA_MASK       0x0020\t \n#define WM8995_AIF1DRC1_KNEE2_OP_ENA_SHIFT           5\t \n#define WM8995_AIF1DRC1_KNEE2_OP_ENA_WIDTH           1\t \n#define WM8995_AIF1DRC1_QR                      0x0010\t \n#define WM8995_AIF1DRC1_QR_MASK                 0x0010\t \n#define WM8995_AIF1DRC1_QR_SHIFT                     4\t \n#define WM8995_AIF1DRC1_QR_WIDTH                     1\t \n#define WM8995_AIF1DRC1_ANTICLIP                0x0008\t \n#define WM8995_AIF1DRC1_ANTICLIP_MASK           0x0008\t \n#define WM8995_AIF1DRC1_ANTICLIP_SHIFT               3\t \n#define WM8995_AIF1DRC1_ANTICLIP_WIDTH               1\t \n#define WM8995_AIF1DAC1_DRC_ENA                 0x0004\t \n#define WM8995_AIF1DAC1_DRC_ENA_MASK            0x0004\t \n#define WM8995_AIF1DAC1_DRC_ENA_SHIFT                2\t \n#define WM8995_AIF1DAC1_DRC_ENA_WIDTH                1\t \n#define WM8995_AIF1ADC1L_DRC_ENA                0x0002\t \n#define WM8995_AIF1ADC1L_DRC_ENA_MASK           0x0002\t \n#define WM8995_AIF1ADC1L_DRC_ENA_SHIFT               1\t \n#define WM8995_AIF1ADC1L_DRC_ENA_WIDTH               1\t \n#define WM8995_AIF1ADC1R_DRC_ENA                0x0001\t \n#define WM8995_AIF1ADC1R_DRC_ENA_MASK           0x0001\t \n#define WM8995_AIF1ADC1R_DRC_ENA_SHIFT               0\t \n#define WM8995_AIF1ADC1R_DRC_ENA_WIDTH               1\t \n\n \n#define WM8995_AIF1DRC1_ATK_MASK                0x1E00\t \n#define WM8995_AIF1DRC1_ATK_SHIFT                    9\t \n#define WM8995_AIF1DRC1_ATK_WIDTH                    4\t \n#define WM8995_AIF1DRC1_DCY_MASK                0x01E0\t \n#define WM8995_AIF1DRC1_DCY_SHIFT                    5\t \n#define WM8995_AIF1DRC1_DCY_WIDTH                    4\t \n#define WM8995_AIF1DRC1_MINGAIN_MASK            0x001C\t \n#define WM8995_AIF1DRC1_MINGAIN_SHIFT                2\t \n#define WM8995_AIF1DRC1_MINGAIN_WIDTH                3\t \n#define WM8995_AIF1DRC1_MAXGAIN_MASK            0x0003\t \n#define WM8995_AIF1DRC1_MAXGAIN_SHIFT                0\t \n#define WM8995_AIF1DRC1_MAXGAIN_WIDTH                2\t \n\n \n#define WM8995_AIF1DRC1_NG_MINGAIN_MASK         0xF000\t \n#define WM8995_AIF1DRC1_NG_MINGAIN_SHIFT            12\t \n#define WM8995_AIF1DRC1_NG_MINGAIN_WIDTH             4\t \n#define WM8995_AIF1DRC1_NG_EXP_MASK             0x0C00\t \n#define WM8995_AIF1DRC1_NG_EXP_SHIFT                10\t \n#define WM8995_AIF1DRC1_NG_EXP_WIDTH                 2\t \n#define WM8995_AIF1DRC1_QR_THR_MASK             0x0300\t \n#define WM8995_AIF1DRC1_QR_THR_SHIFT                 8\t \n#define WM8995_AIF1DRC1_QR_THR_WIDTH                 2\t \n#define WM8995_AIF1DRC1_QR_DCY_MASK             0x00C0\t \n#define WM8995_AIF1DRC1_QR_DCY_SHIFT                 6\t \n#define WM8995_AIF1DRC1_QR_DCY_WIDTH                 2\t \n#define WM8995_AIF1DRC1_HI_COMP_MASK            0x0038\t \n#define WM8995_AIF1DRC1_HI_COMP_SHIFT                3\t \n#define WM8995_AIF1DRC1_HI_COMP_WIDTH                3\t \n#define WM8995_AIF1DRC1_LO_COMP_MASK            0x0007\t \n#define WM8995_AIF1DRC1_LO_COMP_SHIFT                0\t \n#define WM8995_AIF1DRC1_LO_COMP_WIDTH                3\t \n\n \n#define WM8995_AIF1DRC1_KNEE_IP_MASK            0x07E0\t \n#define WM8995_AIF1DRC1_KNEE_IP_SHIFT                5\t \n#define WM8995_AIF1DRC1_KNEE_IP_WIDTH                6\t \n#define WM8995_AIF1DRC1_KNEE_OP_MASK            0x001F\t \n#define WM8995_AIF1DRC1_KNEE_OP_SHIFT                0\t \n#define WM8995_AIF1DRC1_KNEE_OP_WIDTH                5\t \n\n \n#define WM8995_AIF1DRC1_KNEE2_IP_MASK           0x03E0\t \n#define WM8995_AIF1DRC1_KNEE2_IP_SHIFT               5\t \n#define WM8995_AIF1DRC1_KNEE2_IP_WIDTH               5\t \n#define WM8995_AIF1DRC1_KNEE2_OP_MASK           0x001F\t \n#define WM8995_AIF1DRC1_KNEE2_OP_SHIFT               0\t \n#define WM8995_AIF1DRC1_KNEE2_OP_WIDTH               5\t \n\n \n#define WM8995_AIF1DRC2_SIG_DET_RMS_MASK        0xF800\t \n#define WM8995_AIF1DRC2_SIG_DET_RMS_SHIFT           11\t \n#define WM8995_AIF1DRC2_SIG_DET_RMS_WIDTH            5\t \n#define WM8995_AIF1DRC2_SIG_DET_PK_MASK         0x0600\t \n#define WM8995_AIF1DRC2_SIG_DET_PK_SHIFT             9\t \n#define WM8995_AIF1DRC2_SIG_DET_PK_WIDTH             2\t \n#define WM8995_AIF1DRC2_NG_ENA                  0x0100\t \n#define WM8995_AIF1DRC2_NG_ENA_MASK             0x0100\t \n#define WM8995_AIF1DRC2_NG_ENA_SHIFT                 8\t \n#define WM8995_AIF1DRC2_NG_ENA_WIDTH                 1\t \n#define WM8995_AIF1DRC2_SIG_DET_MODE            0x0080\t \n#define WM8995_AIF1DRC2_SIG_DET_MODE_MASK       0x0080\t \n#define WM8995_AIF1DRC2_SIG_DET_MODE_SHIFT           7\t \n#define WM8995_AIF1DRC2_SIG_DET_MODE_WIDTH           1\t \n#define WM8995_AIF1DRC2_SIG_DET                 0x0040\t \n#define WM8995_AIF1DRC2_SIG_DET_MASK            0x0040\t \n#define WM8995_AIF1DRC2_SIG_DET_SHIFT                6\t \n#define WM8995_AIF1DRC2_SIG_DET_WIDTH                1\t \n#define WM8995_AIF1DRC2_KNEE2_OP_ENA            0x0020\t \n#define WM8995_AIF1DRC2_KNEE2_OP_ENA_MASK       0x0020\t \n#define WM8995_AIF1DRC2_KNEE2_OP_ENA_SHIFT           5\t \n#define WM8995_AIF1DRC2_KNEE2_OP_ENA_WIDTH           1\t \n#define WM8995_AIF1DRC2_QR                      0x0010\t \n#define WM8995_AIF1DRC2_QR_MASK                 0x0010\t \n#define WM8995_AIF1DRC2_QR_SHIFT                     4\t \n#define WM8995_AIF1DRC2_QR_WIDTH                     1\t \n#define WM8995_AIF1DRC2_ANTICLIP                0x0008\t \n#define WM8995_AIF1DRC2_ANTICLIP_MASK           0x0008\t \n#define WM8995_AIF1DRC2_ANTICLIP_SHIFT               3\t \n#define WM8995_AIF1DRC2_ANTICLIP_WIDTH               1\t \n#define WM8995_AIF1DAC2_DRC_ENA                 0x0004\t \n#define WM8995_AIF1DAC2_DRC_ENA_MASK            0x0004\t \n#define WM8995_AIF1DAC2_DRC_ENA_SHIFT                2\t \n#define WM8995_AIF1DAC2_DRC_ENA_WIDTH                1\t \n#define WM8995_AIF1ADC2L_DRC_ENA                0x0002\t \n#define WM8995_AIF1ADC2L_DRC_ENA_MASK           0x0002\t \n#define WM8995_AIF1ADC2L_DRC_ENA_SHIFT               1\t \n#define WM8995_AIF1ADC2L_DRC_ENA_WIDTH               1\t \n#define WM8995_AIF1ADC2R_DRC_ENA                0x0001\t \n#define WM8995_AIF1ADC2R_DRC_ENA_MASK           0x0001\t \n#define WM8995_AIF1ADC2R_DRC_ENA_SHIFT               0\t \n#define WM8995_AIF1ADC2R_DRC_ENA_WIDTH               1\t \n\n \n#define WM8995_AIF1DRC2_ATK_MASK                0x1E00\t \n#define WM8995_AIF1DRC2_ATK_SHIFT                    9\t \n#define WM8995_AIF1DRC2_ATK_WIDTH                    4\t \n#define WM8995_AIF1DRC2_DCY_MASK                0x01E0\t \n#define WM8995_AIF1DRC2_DCY_SHIFT                    5\t \n#define WM8995_AIF1DRC2_DCY_WIDTH                    4\t \n#define WM8995_AIF1DRC2_MINGAIN_MASK            0x001C\t \n#define WM8995_AIF1DRC2_MINGAIN_SHIFT                2\t \n#define WM8995_AIF1DRC2_MINGAIN_WIDTH                3\t \n#define WM8995_AIF1DRC2_MAXGAIN_MASK            0x0003\t \n#define WM8995_AIF1DRC2_MAXGAIN_SHIFT                0\t \n#define WM8995_AIF1DRC2_MAXGAIN_WIDTH                2\t \n\n \n#define WM8995_AIF1DRC2_NG_MINGAIN_MASK         0xF000\t \n#define WM8995_AIF1DRC2_NG_MINGAIN_SHIFT            12\t \n#define WM8995_AIF1DRC2_NG_MINGAIN_WIDTH             4\t \n#define WM8995_AIF1DRC2_NG_EXP_MASK             0x0C00\t \n#define WM8995_AIF1DRC2_NG_EXP_SHIFT                10\t \n#define WM8995_AIF1DRC2_NG_EXP_WIDTH                 2\t \n#define WM8995_AIF1DRC2_QR_THR_MASK             0x0300\t \n#define WM8995_AIF1DRC2_QR_THR_SHIFT                 8\t \n#define WM8995_AIF1DRC2_QR_THR_WIDTH                 2\t \n#define WM8995_AIF1DRC2_QR_DCY_MASK             0x00C0\t \n#define WM8995_AIF1DRC2_QR_DCY_SHIFT                 6\t \n#define WM8995_AIF1DRC2_QR_DCY_WIDTH                 2\t \n#define WM8995_AIF1DRC2_HI_COMP_MASK            0x0038\t \n#define WM8995_AIF1DRC2_HI_COMP_SHIFT                3\t \n#define WM8995_AIF1DRC2_HI_COMP_WIDTH                3\t \n#define WM8995_AIF1DRC2_LO_COMP_MASK            0x0007\t \n#define WM8995_AIF1DRC2_LO_COMP_SHIFT                0\t \n#define WM8995_AIF1DRC2_LO_COMP_WIDTH                3\t \n\n \n#define WM8995_AIF1DRC2_KNEE_IP_MASK            0x07E0\t \n#define WM8995_AIF1DRC2_KNEE_IP_SHIFT                5\t \n#define WM8995_AIF1DRC2_KNEE_IP_WIDTH                6\t \n#define WM8995_AIF1DRC2_KNEE_OP_MASK            0x001F\t \n#define WM8995_AIF1DRC2_KNEE_OP_SHIFT                0\t \n#define WM8995_AIF1DRC2_KNEE_OP_WIDTH                5\t \n\n \n#define WM8995_AIF1DRC2_KNEE2_IP_MASK           0x03E0\t \n#define WM8995_AIF1DRC2_KNEE2_IP_SHIFT               5\t \n#define WM8995_AIF1DRC2_KNEE2_IP_WIDTH               5\t \n#define WM8995_AIF1DRC2_KNEE2_OP_MASK           0x001F\t \n#define WM8995_AIF1DRC2_KNEE2_OP_SHIFT               0\t \n#define WM8995_AIF1DRC2_KNEE2_OP_WIDTH               5\t \n\n \n#define WM8995_AIF1DAC1_EQ_B1_GAIN_MASK         0xF800\t \n#define WM8995_AIF1DAC1_EQ_B1_GAIN_SHIFT            11\t \n#define WM8995_AIF1DAC1_EQ_B1_GAIN_WIDTH             5\t \n#define WM8995_AIF1DAC1_EQ_B2_GAIN_MASK         0x07C0\t \n#define WM8995_AIF1DAC1_EQ_B2_GAIN_SHIFT             6\t \n#define WM8995_AIF1DAC1_EQ_B2_GAIN_WIDTH             5\t \n#define WM8995_AIF1DAC1_EQ_B3_GAIN_MASK         0x003E\t \n#define WM8995_AIF1DAC1_EQ_B3_GAIN_SHIFT             1\t \n#define WM8995_AIF1DAC1_EQ_B3_GAIN_WIDTH             5\t \n#define WM8995_AIF1DAC1_EQ_ENA                  0x0001\t \n#define WM8995_AIF1DAC1_EQ_ENA_MASK             0x0001\t \n#define WM8995_AIF1DAC1_EQ_ENA_SHIFT                 0\t \n#define WM8995_AIF1DAC1_EQ_ENA_WIDTH                 1\t \n\n \n#define WM8995_AIF1DAC1_EQ_B4_GAIN_MASK         0xF800\t \n#define WM8995_AIF1DAC1_EQ_B4_GAIN_SHIFT            11\t \n#define WM8995_AIF1DAC1_EQ_B4_GAIN_WIDTH             5\t \n#define WM8995_AIF1DAC1_EQ_B5_GAIN_MASK         0x07C0\t \n#define WM8995_AIF1DAC1_EQ_B5_GAIN_SHIFT             6\t \n#define WM8995_AIF1DAC1_EQ_B5_GAIN_WIDTH             5\t \n\n \n#define WM8995_AIF1DAC1_EQ_B1_A_MASK            0xFFFF\t \n#define WM8995_AIF1DAC1_EQ_B1_A_SHIFT                0\t \n#define WM8995_AIF1DAC1_EQ_B1_A_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC1_EQ_B1_B_MASK            0xFFFF\t \n#define WM8995_AIF1DAC1_EQ_B1_B_SHIFT                0\t \n#define WM8995_AIF1DAC1_EQ_B1_B_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC1_EQ_B1_PG_MASK           0xFFFF\t \n#define WM8995_AIF1DAC1_EQ_B1_PG_SHIFT               0\t \n#define WM8995_AIF1DAC1_EQ_B1_PG_WIDTH              16\t \n\n \n#define WM8995_AIF1DAC1_EQ_B2_A_MASK            0xFFFF\t \n#define WM8995_AIF1DAC1_EQ_B2_A_SHIFT                0\t \n#define WM8995_AIF1DAC1_EQ_B2_A_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC1_EQ_B2_B_MASK            0xFFFF\t \n#define WM8995_AIF1DAC1_EQ_B2_B_SHIFT                0\t \n#define WM8995_AIF1DAC1_EQ_B2_B_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC1_EQ_B2_C_MASK            0xFFFF\t \n#define WM8995_AIF1DAC1_EQ_B2_C_SHIFT                0\t \n#define WM8995_AIF1DAC1_EQ_B2_C_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC1_EQ_B2_PG_MASK           0xFFFF\t \n#define WM8995_AIF1DAC1_EQ_B2_PG_SHIFT               0\t \n#define WM8995_AIF1DAC1_EQ_B2_PG_WIDTH              16\t \n\n \n#define WM8995_AIF1DAC1_EQ_B3_A_MASK            0xFFFF\t \n#define WM8995_AIF1DAC1_EQ_B3_A_SHIFT                0\t \n#define WM8995_AIF1DAC1_EQ_B3_A_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC1_EQ_B3_B_MASK            0xFFFF\t \n#define WM8995_AIF1DAC1_EQ_B3_B_SHIFT                0\t \n#define WM8995_AIF1DAC1_EQ_B3_B_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC1_EQ_B3_C_MASK            0xFFFF\t \n#define WM8995_AIF1DAC1_EQ_B3_C_SHIFT                0\t \n#define WM8995_AIF1DAC1_EQ_B3_C_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC1_EQ_B3_PG_MASK           0xFFFF\t \n#define WM8995_AIF1DAC1_EQ_B3_PG_SHIFT               0\t \n#define WM8995_AIF1DAC1_EQ_B3_PG_WIDTH              16\t \n\n \n#define WM8995_AIF1DAC1_EQ_B4_A_MASK            0xFFFF\t \n#define WM8995_AIF1DAC1_EQ_B4_A_SHIFT                0\t \n#define WM8995_AIF1DAC1_EQ_B4_A_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC1_EQ_B4_B_MASK            0xFFFF\t \n#define WM8995_AIF1DAC1_EQ_B4_B_SHIFT                0\t \n#define WM8995_AIF1DAC1_EQ_B4_B_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC1_EQ_B4_C_MASK            0xFFFF\t \n#define WM8995_AIF1DAC1_EQ_B4_C_SHIFT                0\t \n#define WM8995_AIF1DAC1_EQ_B4_C_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC1_EQ_B4_PG_MASK           0xFFFF\t \n#define WM8995_AIF1DAC1_EQ_B4_PG_SHIFT               0\t \n#define WM8995_AIF1DAC1_EQ_B4_PG_WIDTH              16\t \n\n \n#define WM8995_AIF1DAC1_EQ_B5_A_MASK            0xFFFF\t \n#define WM8995_AIF1DAC1_EQ_B5_A_SHIFT                0\t \n#define WM8995_AIF1DAC1_EQ_B5_A_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC1_EQ_B5_B_MASK            0xFFFF\t \n#define WM8995_AIF1DAC1_EQ_B5_B_SHIFT                0\t \n#define WM8995_AIF1DAC1_EQ_B5_B_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC1_EQ_B5_PG_MASK           0xFFFF\t \n#define WM8995_AIF1DAC1_EQ_B5_PG_SHIFT               0\t \n#define WM8995_AIF1DAC1_EQ_B5_PG_WIDTH              16\t \n\n \n#define WM8995_AIF1DAC2_EQ_B1_GAIN_MASK         0xF800\t \n#define WM8995_AIF1DAC2_EQ_B1_GAIN_SHIFT            11\t \n#define WM8995_AIF1DAC2_EQ_B1_GAIN_WIDTH             5\t \n#define WM8995_AIF1DAC2_EQ_B2_GAIN_MASK         0x07C0\t \n#define WM8995_AIF1DAC2_EQ_B2_GAIN_SHIFT             6\t \n#define WM8995_AIF1DAC2_EQ_B2_GAIN_WIDTH             5\t \n#define WM8995_AIF1DAC2_EQ_B3_GAIN_MASK         0x003E\t \n#define WM8995_AIF1DAC2_EQ_B3_GAIN_SHIFT             1\t \n#define WM8995_AIF1DAC2_EQ_B3_GAIN_WIDTH             5\t \n#define WM8995_AIF1DAC2_EQ_ENA                  0x0001\t \n#define WM8995_AIF1DAC2_EQ_ENA_MASK             0x0001\t \n#define WM8995_AIF1DAC2_EQ_ENA_SHIFT                 0\t \n#define WM8995_AIF1DAC2_EQ_ENA_WIDTH                 1\t \n\n \n#define WM8995_AIF1DAC2_EQ_B4_GAIN_MASK         0xF800\t \n#define WM8995_AIF1DAC2_EQ_B4_GAIN_SHIFT            11\t \n#define WM8995_AIF1DAC2_EQ_B4_GAIN_WIDTH             5\t \n#define WM8995_AIF1DAC2_EQ_B5_GAIN_MASK         0x07C0\t \n#define WM8995_AIF1DAC2_EQ_B5_GAIN_SHIFT             6\t \n#define WM8995_AIF1DAC2_EQ_B5_GAIN_WIDTH             5\t \n\n \n#define WM8995_AIF1DAC2_EQ_B1_A_MASK            0xFFFF\t \n#define WM8995_AIF1DAC2_EQ_B1_A_SHIFT                0\t \n#define WM8995_AIF1DAC2_EQ_B1_A_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC2_EQ_B1_B_MASK            0xFFFF\t \n#define WM8995_AIF1DAC2_EQ_B1_B_SHIFT                0\t \n#define WM8995_AIF1DAC2_EQ_B1_B_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC2_EQ_B1_PG_MASK           0xFFFF\t \n#define WM8995_AIF1DAC2_EQ_B1_PG_SHIFT               0\t \n#define WM8995_AIF1DAC2_EQ_B1_PG_WIDTH              16\t \n\n \n#define WM8995_AIF1DAC2_EQ_B2_A_MASK            0xFFFF\t \n#define WM8995_AIF1DAC2_EQ_B2_A_SHIFT                0\t \n#define WM8995_AIF1DAC2_EQ_B2_A_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC2_EQ_B2_B_MASK            0xFFFF\t \n#define WM8995_AIF1DAC2_EQ_B2_B_SHIFT                0\t \n#define WM8995_AIF1DAC2_EQ_B2_B_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC2_EQ_B2_C_MASK            0xFFFF\t \n#define WM8995_AIF1DAC2_EQ_B2_C_SHIFT                0\t \n#define WM8995_AIF1DAC2_EQ_B2_C_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC2_EQ_B2_PG_MASK           0xFFFF\t \n#define WM8995_AIF1DAC2_EQ_B2_PG_SHIFT               0\t \n#define WM8995_AIF1DAC2_EQ_B2_PG_WIDTH              16\t \n\n \n#define WM8995_AIF1DAC2_EQ_B3_A_MASK            0xFFFF\t \n#define WM8995_AIF1DAC2_EQ_B3_A_SHIFT                0\t \n#define WM8995_AIF1DAC2_EQ_B3_A_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC2_EQ_B3_B_MASK            0xFFFF\t \n#define WM8995_AIF1DAC2_EQ_B3_B_SHIFT                0\t \n#define WM8995_AIF1DAC2_EQ_B3_B_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC2_EQ_B3_C_MASK            0xFFFF\t \n#define WM8995_AIF1DAC2_EQ_B3_C_SHIFT                0\t \n#define WM8995_AIF1DAC2_EQ_B3_C_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC2_EQ_B3_PG_MASK           0xFFFF\t \n#define WM8995_AIF1DAC2_EQ_B3_PG_SHIFT               0\t \n#define WM8995_AIF1DAC2_EQ_B3_PG_WIDTH              16\t \n\n \n#define WM8995_AIF1DAC2_EQ_B4_A_MASK            0xFFFF\t \n#define WM8995_AIF1DAC2_EQ_B4_A_SHIFT                0\t \n#define WM8995_AIF1DAC2_EQ_B4_A_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC2_EQ_B4_B_MASK            0xFFFF\t \n#define WM8995_AIF1DAC2_EQ_B4_B_SHIFT                0\t \n#define WM8995_AIF1DAC2_EQ_B4_B_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC2_EQ_B4_C_MASK            0xFFFF\t \n#define WM8995_AIF1DAC2_EQ_B4_C_SHIFT                0\t \n#define WM8995_AIF1DAC2_EQ_B4_C_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC2_EQ_B4_PG_MASK           0xFFFF\t \n#define WM8995_AIF1DAC2_EQ_B4_PG_SHIFT               0\t \n#define WM8995_AIF1DAC2_EQ_B4_PG_WIDTH              16\t \n\n \n#define WM8995_AIF1DAC2_EQ_B5_A_MASK            0xFFFF\t \n#define WM8995_AIF1DAC2_EQ_B5_A_SHIFT                0\t \n#define WM8995_AIF1DAC2_EQ_B5_A_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC2_EQ_B5_B_MASK            0xFFFF\t \n#define WM8995_AIF1DAC2_EQ_B5_B_SHIFT                0\t \n#define WM8995_AIF1DAC2_EQ_B5_B_WIDTH               16\t \n\n \n#define WM8995_AIF1DAC2_EQ_B5_PG_MASK           0xFFFF\t \n#define WM8995_AIF1DAC2_EQ_B5_PG_SHIFT               0\t \n#define WM8995_AIF1DAC2_EQ_B5_PG_WIDTH              16\t \n\n \n#define WM8995_AIF2ADC_VU                       0x0100\t \n#define WM8995_AIF2ADC_VU_MASK                  0x0100\t \n#define WM8995_AIF2ADC_VU_SHIFT                      8\t \n#define WM8995_AIF2ADC_VU_WIDTH                      1\t \n#define WM8995_AIF2ADCL_VOL_MASK                0x00FF\t \n#define WM8995_AIF2ADCL_VOL_SHIFT                    0\t \n#define WM8995_AIF2ADCL_VOL_WIDTH                    8\t \n\n \n#define WM8995_AIF2ADC_VU                       0x0100\t \n#define WM8995_AIF2ADC_VU_MASK                  0x0100\t \n#define WM8995_AIF2ADC_VU_SHIFT                      8\t \n#define WM8995_AIF2ADC_VU_WIDTH                      1\t \n#define WM8995_AIF2ADCR_VOL_MASK                0x00FF\t \n#define WM8995_AIF2ADCR_VOL_SHIFT                    0\t \n#define WM8995_AIF2ADCR_VOL_WIDTH                    8\t \n\n \n#define WM8995_AIF2DAC_VU                       0x0100\t \n#define WM8995_AIF2DAC_VU_MASK                  0x0100\t \n#define WM8995_AIF2DAC_VU_SHIFT                      8\t \n#define WM8995_AIF2DAC_VU_WIDTH                      1\t \n#define WM8995_AIF2DACL_VOL_MASK                0x00FF\t \n#define WM8995_AIF2DACL_VOL_SHIFT                    0\t \n#define WM8995_AIF2DACL_VOL_WIDTH                    8\t \n\n \n#define WM8995_AIF2DAC_VU                       0x0100\t \n#define WM8995_AIF2DAC_VU_MASK                  0x0100\t \n#define WM8995_AIF2DAC_VU_SHIFT                      8\t \n#define WM8995_AIF2DAC_VU_WIDTH                      1\t \n#define WM8995_AIF2DACR_VOL_MASK                0x00FF\t \n#define WM8995_AIF2DACR_VOL_SHIFT                    0\t \n#define WM8995_AIF2DACR_VOL_WIDTH                    8\t \n\n \n#define WM8995_AIF2ADC_4FS                      0x8000\t \n#define WM8995_AIF2ADC_4FS_MASK                 0x8000\t \n#define WM8995_AIF2ADC_4FS_SHIFT                    15\t \n#define WM8995_AIF2ADC_4FS_WIDTH                     1\t \n#define WM8995_AIF2ADCL_HPF                     0x1000\t \n#define WM8995_AIF2ADCL_HPF_MASK                0x1000\t \n#define WM8995_AIF2ADCL_HPF_SHIFT                   12\t \n#define WM8995_AIF2ADCL_HPF_WIDTH                    1\t \n#define WM8995_AIF2ADCR_HPF                     0x0800\t \n#define WM8995_AIF2ADCR_HPF_MASK                0x0800\t \n#define WM8995_AIF2ADCR_HPF_SHIFT                   11\t \n#define WM8995_AIF2ADCR_HPF_WIDTH                    1\t \n#define WM8995_AIF2ADC_HPF_MODE                 0x0008\t \n#define WM8995_AIF2ADC_HPF_MODE_MASK            0x0008\t \n#define WM8995_AIF2ADC_HPF_MODE_SHIFT                3\t \n#define WM8995_AIF2ADC_HPF_MODE_WIDTH                1\t \n#define WM8995_AIF2ADC_HPF_CUT_MASK             0x0007\t \n#define WM8995_AIF2ADC_HPF_CUT_SHIFT                 0\t \n#define WM8995_AIF2ADC_HPF_CUT_WIDTH                 3\t \n\n \n#define WM8995_AIF2DAC_MUTE                     0x0200\t \n#define WM8995_AIF2DAC_MUTE_MASK                0x0200\t \n#define WM8995_AIF2DAC_MUTE_SHIFT                    9\t \n#define WM8995_AIF2DAC_MUTE_WIDTH                    1\t \n#define WM8995_AIF2DAC_MONO                     0x0080\t \n#define WM8995_AIF2DAC_MONO_MASK                0x0080\t \n#define WM8995_AIF2DAC_MONO_SHIFT                    7\t \n#define WM8995_AIF2DAC_MONO_WIDTH                    1\t \n#define WM8995_AIF2DAC_MUTERATE                 0x0020\t \n#define WM8995_AIF2DAC_MUTERATE_MASK            0x0020\t \n#define WM8995_AIF2DAC_MUTERATE_SHIFT                5\t \n#define WM8995_AIF2DAC_MUTERATE_WIDTH                1\t \n#define WM8995_AIF2DAC_UNMUTE_RAMP              0x0010\t \n#define WM8995_AIF2DAC_UNMUTE_RAMP_MASK         0x0010\t \n#define WM8995_AIF2DAC_UNMUTE_RAMP_SHIFT             4\t \n#define WM8995_AIF2DAC_UNMUTE_RAMP_WIDTH             1\t \n#define WM8995_AIF2DAC_DEEMP_MASK               0x0006\t \n#define WM8995_AIF2DAC_DEEMP_SHIFT                   1\t \n#define WM8995_AIF2DAC_DEEMP_WIDTH                   2\t \n\n \n#define WM8995_AIF2DAC_3D_GAIN_MASK             0x3E00\t \n#define WM8995_AIF2DAC_3D_GAIN_SHIFT                 9\t \n#define WM8995_AIF2DAC_3D_GAIN_WIDTH                 5\t \n#define WM8995_AIF2DAC_3D_ENA                   0x0100\t \n#define WM8995_AIF2DAC_3D_ENA_MASK              0x0100\t \n#define WM8995_AIF2DAC_3D_ENA_SHIFT                  8\t \n#define WM8995_AIF2DAC_3D_ENA_WIDTH                  1\t \n\n \n#define WM8995_AIF2DRC_SIG_DET_RMS_MASK         0xF800\t \n#define WM8995_AIF2DRC_SIG_DET_RMS_SHIFT            11\t \n#define WM8995_AIF2DRC_SIG_DET_RMS_WIDTH             5\t \n#define WM8995_AIF2DRC_SIG_DET_PK_MASK          0x0600\t \n#define WM8995_AIF2DRC_SIG_DET_PK_SHIFT              9\t \n#define WM8995_AIF2DRC_SIG_DET_PK_WIDTH              2\t \n#define WM8995_AIF2DRC_NG_ENA                   0x0100\t \n#define WM8995_AIF2DRC_NG_ENA_MASK              0x0100\t \n#define WM8995_AIF2DRC_NG_ENA_SHIFT                  8\t \n#define WM8995_AIF2DRC_NG_ENA_WIDTH                  1\t \n#define WM8995_AIF2DRC_SIG_DET_MODE             0x0080\t \n#define WM8995_AIF2DRC_SIG_DET_MODE_MASK        0x0080\t \n#define WM8995_AIF2DRC_SIG_DET_MODE_SHIFT            7\t \n#define WM8995_AIF2DRC_SIG_DET_MODE_WIDTH            1\t \n#define WM8995_AIF2DRC_SIG_DET                  0x0040\t \n#define WM8995_AIF2DRC_SIG_DET_MASK             0x0040\t \n#define WM8995_AIF2DRC_SIG_DET_SHIFT                 6\t \n#define WM8995_AIF2DRC_SIG_DET_WIDTH                 1\t \n#define WM8995_AIF2DRC_KNEE2_OP_ENA             0x0020\t \n#define WM8995_AIF2DRC_KNEE2_OP_ENA_MASK        0x0020\t \n#define WM8995_AIF2DRC_KNEE2_OP_ENA_SHIFT            5\t \n#define WM8995_AIF2DRC_KNEE2_OP_ENA_WIDTH            1\t \n#define WM8995_AIF2DRC_QR                       0x0010\t \n#define WM8995_AIF2DRC_QR_MASK                  0x0010\t \n#define WM8995_AIF2DRC_QR_SHIFT                      4\t \n#define WM8995_AIF2DRC_QR_WIDTH                      1\t \n#define WM8995_AIF2DRC_ANTICLIP                 0x0008\t \n#define WM8995_AIF2DRC_ANTICLIP_MASK            0x0008\t \n#define WM8995_AIF2DRC_ANTICLIP_SHIFT                3\t \n#define WM8995_AIF2DRC_ANTICLIP_WIDTH                1\t \n#define WM8995_AIF2DAC_DRC_ENA                  0x0004\t \n#define WM8995_AIF2DAC_DRC_ENA_MASK             0x0004\t \n#define WM8995_AIF2DAC_DRC_ENA_SHIFT                 2\t \n#define WM8995_AIF2DAC_DRC_ENA_WIDTH                 1\t \n#define WM8995_AIF2ADCL_DRC_ENA                 0x0002\t \n#define WM8995_AIF2ADCL_DRC_ENA_MASK            0x0002\t \n#define WM8995_AIF2ADCL_DRC_ENA_SHIFT                1\t \n#define WM8995_AIF2ADCL_DRC_ENA_WIDTH                1\t \n#define WM8995_AIF2ADCR_DRC_ENA                 0x0001\t \n#define WM8995_AIF2ADCR_DRC_ENA_MASK            0x0001\t \n#define WM8995_AIF2ADCR_DRC_ENA_SHIFT                0\t \n#define WM8995_AIF2ADCR_DRC_ENA_WIDTH                1\t \n\n \n#define WM8995_AIF2DRC_ATK_MASK                 0x1E00\t \n#define WM8995_AIF2DRC_ATK_SHIFT                     9\t \n#define WM8995_AIF2DRC_ATK_WIDTH                     4\t \n#define WM8995_AIF2DRC_DCY_MASK                 0x01E0\t \n#define WM8995_AIF2DRC_DCY_SHIFT                     5\t \n#define WM8995_AIF2DRC_DCY_WIDTH                     4\t \n#define WM8995_AIF2DRC_MINGAIN_MASK             0x001C\t \n#define WM8995_AIF2DRC_MINGAIN_SHIFT                 2\t \n#define WM8995_AIF2DRC_MINGAIN_WIDTH                 3\t \n#define WM8995_AIF2DRC_MAXGAIN_MASK             0x0003\t \n#define WM8995_AIF2DRC_MAXGAIN_SHIFT                 0\t \n#define WM8995_AIF2DRC_MAXGAIN_WIDTH                 2\t \n\n \n#define WM8995_AIF2DRC_NG_MINGAIN_MASK          0xF000\t \n#define WM8995_AIF2DRC_NG_MINGAIN_SHIFT             12\t \n#define WM8995_AIF2DRC_NG_MINGAIN_WIDTH              4\t \n#define WM8995_AIF2DRC_NG_EXP_MASK              0x0C00\t \n#define WM8995_AIF2DRC_NG_EXP_SHIFT                 10\t \n#define WM8995_AIF2DRC_NG_EXP_WIDTH                  2\t \n#define WM8995_AIF2DRC_QR_THR_MASK              0x0300\t \n#define WM8995_AIF2DRC_QR_THR_SHIFT                  8\t \n#define WM8995_AIF2DRC_QR_THR_WIDTH                  2\t \n#define WM8995_AIF2DRC_QR_DCY_MASK              0x00C0\t \n#define WM8995_AIF2DRC_QR_DCY_SHIFT                  6\t \n#define WM8995_AIF2DRC_QR_DCY_WIDTH                  2\t \n#define WM8995_AIF2DRC_HI_COMP_MASK             0x0038\t \n#define WM8995_AIF2DRC_HI_COMP_SHIFT                 3\t \n#define WM8995_AIF2DRC_HI_COMP_WIDTH                 3\t \n#define WM8995_AIF2DRC_LO_COMP_MASK             0x0007\t \n#define WM8995_AIF2DRC_LO_COMP_SHIFT                 0\t \n#define WM8995_AIF2DRC_LO_COMP_WIDTH                 3\t \n\n \n#define WM8995_AIF2DRC_KNEE_IP_MASK             0x07E0\t \n#define WM8995_AIF2DRC_KNEE_IP_SHIFT                 5\t \n#define WM8995_AIF2DRC_KNEE_IP_WIDTH                 6\t \n#define WM8995_AIF2DRC_KNEE_OP_MASK             0x001F\t \n#define WM8995_AIF2DRC_KNEE_OP_SHIFT                 0\t \n#define WM8995_AIF2DRC_KNEE_OP_WIDTH                 5\t \n\n \n#define WM8995_AIF2DRC_KNEE2_IP_MASK            0x03E0\t \n#define WM8995_AIF2DRC_KNEE2_IP_SHIFT                5\t \n#define WM8995_AIF2DRC_KNEE2_IP_WIDTH                5\t \n#define WM8995_AIF2DRC_KNEE2_OP_MASK            0x001F\t \n#define WM8995_AIF2DRC_KNEE2_OP_SHIFT                0\t \n#define WM8995_AIF2DRC_KNEE2_OP_WIDTH                5\t \n\n \n#define WM8995_AIF2DAC_EQ_B1_GAIN_MASK          0xF800\t \n#define WM8995_AIF2DAC_EQ_B1_GAIN_SHIFT             11\t \n#define WM8995_AIF2DAC_EQ_B1_GAIN_WIDTH              5\t \n#define WM8995_AIF2DAC_EQ_B2_GAIN_MASK          0x07C0\t \n#define WM8995_AIF2DAC_EQ_B2_GAIN_SHIFT              6\t \n#define WM8995_AIF2DAC_EQ_B2_GAIN_WIDTH              5\t \n#define WM8995_AIF2DAC_EQ_B3_GAIN_MASK          0x003E\t \n#define WM8995_AIF2DAC_EQ_B3_GAIN_SHIFT              1\t \n#define WM8995_AIF2DAC_EQ_B3_GAIN_WIDTH              5\t \n#define WM8995_AIF2DAC_EQ_ENA                   0x0001\t \n#define WM8995_AIF2DAC_EQ_ENA_MASK              0x0001\t \n#define WM8995_AIF2DAC_EQ_ENA_SHIFT                  0\t \n#define WM8995_AIF2DAC_EQ_ENA_WIDTH                  1\t \n\n \n#define WM8995_AIF2DAC_EQ_B4_GAIN_MASK          0xF800\t \n#define WM8995_AIF2DAC_EQ_B4_GAIN_SHIFT             11\t \n#define WM8995_AIF2DAC_EQ_B4_GAIN_WIDTH              5\t \n#define WM8995_AIF2DAC_EQ_B5_GAIN_MASK          0x07C0\t \n#define WM8995_AIF2DAC_EQ_B5_GAIN_SHIFT              6\t \n#define WM8995_AIF2DAC_EQ_B5_GAIN_WIDTH              5\t \n\n \n#define WM8995_AIF2DAC_EQ_B1_A_MASK             0xFFFF\t \n#define WM8995_AIF2DAC_EQ_B1_A_SHIFT                 0\t \n#define WM8995_AIF2DAC_EQ_B1_A_WIDTH                16\t \n\n \n#define WM8995_AIF2DAC_EQ_B1_B_MASK             0xFFFF\t \n#define WM8995_AIF2DAC_EQ_B1_B_SHIFT                 0\t \n#define WM8995_AIF2DAC_EQ_B1_B_WIDTH                16\t \n\n \n#define WM8995_AIF2DAC_EQ_B1_PG_MASK            0xFFFF\t \n#define WM8995_AIF2DAC_EQ_B1_PG_SHIFT                0\t \n#define WM8995_AIF2DAC_EQ_B1_PG_WIDTH               16\t \n\n \n#define WM8995_AIF2DAC_EQ_B2_A_MASK             0xFFFF\t \n#define WM8995_AIF2DAC_EQ_B2_A_SHIFT                 0\t \n#define WM8995_AIF2DAC_EQ_B2_A_WIDTH                16\t \n\n \n#define WM8995_AIF2DAC_EQ_B2_B_MASK             0xFFFF\t \n#define WM8995_AIF2DAC_EQ_B2_B_SHIFT                 0\t \n#define WM8995_AIF2DAC_EQ_B2_B_WIDTH                16\t \n\n \n#define WM8995_AIF2DAC_EQ_B2_C_MASK             0xFFFF\t \n#define WM8995_AIF2DAC_EQ_B2_C_SHIFT                 0\t \n#define WM8995_AIF2DAC_EQ_B2_C_WIDTH                16\t \n\n \n#define WM8995_AIF2DAC_EQ_B2_PG_MASK            0xFFFF\t \n#define WM8995_AIF2DAC_EQ_B2_PG_SHIFT                0\t \n#define WM8995_AIF2DAC_EQ_B2_PG_WIDTH               16\t \n\n \n#define WM8995_AIF2DAC_EQ_B3_A_MASK             0xFFFF\t \n#define WM8995_AIF2DAC_EQ_B3_A_SHIFT                 0\t \n#define WM8995_AIF2DAC_EQ_B3_A_WIDTH                16\t \n\n \n#define WM8995_AIF2DAC_EQ_B3_B_MASK             0xFFFF\t \n#define WM8995_AIF2DAC_EQ_B3_B_SHIFT                 0\t \n#define WM8995_AIF2DAC_EQ_B3_B_WIDTH                16\t \n\n \n#define WM8995_AIF2DAC_EQ_B3_C_MASK             0xFFFF\t \n#define WM8995_AIF2DAC_EQ_B3_C_SHIFT                 0\t \n#define WM8995_AIF2DAC_EQ_B3_C_WIDTH                16\t \n\n \n#define WM8995_AIF2DAC_EQ_B3_PG_MASK            0xFFFF\t \n#define WM8995_AIF2DAC_EQ_B3_PG_SHIFT                0\t \n#define WM8995_AIF2DAC_EQ_B3_PG_WIDTH               16\t \n\n \n#define WM8995_AIF2DAC_EQ_B4_A_MASK             0xFFFF\t \n#define WM8995_AIF2DAC_EQ_B4_A_SHIFT                 0\t \n#define WM8995_AIF2DAC_EQ_B4_A_WIDTH                16\t \n\n \n#define WM8995_AIF2DAC_EQ_B4_B_MASK             0xFFFF\t \n#define WM8995_AIF2DAC_EQ_B4_B_SHIFT                 0\t \n#define WM8995_AIF2DAC_EQ_B4_B_WIDTH                16\t \n\n \n#define WM8995_AIF2DAC_EQ_B4_C_MASK             0xFFFF\t \n#define WM8995_AIF2DAC_EQ_B4_C_SHIFT                 0\t \n#define WM8995_AIF2DAC_EQ_B4_C_WIDTH                16\t \n\n \n#define WM8995_AIF2DAC_EQ_B4_PG_MASK            0xFFFF\t \n#define WM8995_AIF2DAC_EQ_B4_PG_SHIFT                0\t \n#define WM8995_AIF2DAC_EQ_B4_PG_WIDTH               16\t \n\n \n#define WM8995_AIF2DAC_EQ_B5_A_MASK             0xFFFF\t \n#define WM8995_AIF2DAC_EQ_B5_A_SHIFT                 0\t \n#define WM8995_AIF2DAC_EQ_B5_A_WIDTH                16\t \n\n \n#define WM8995_AIF2DAC_EQ_B5_B_MASK             0xFFFF\t \n#define WM8995_AIF2DAC_EQ_B5_B_SHIFT                 0\t \n#define WM8995_AIF2DAC_EQ_B5_B_WIDTH                16\t \n\n \n#define WM8995_AIF2DAC_EQ_B5_PG_MASK            0xFFFF\t \n#define WM8995_AIF2DAC_EQ_B5_PG_SHIFT                0\t \n#define WM8995_AIF2DAC_EQ_B5_PG_WIDTH               16\t \n\n \n#define WM8995_ADCR_DAC1_VOL_MASK               0x03E0\t \n#define WM8995_ADCR_DAC1_VOL_SHIFT                   5\t \n#define WM8995_ADCR_DAC1_VOL_WIDTH                   5\t \n#define WM8995_ADCL_DAC1_VOL_MASK               0x001F\t \n#define WM8995_ADCL_DAC1_VOL_SHIFT                   0\t \n#define WM8995_ADCL_DAC1_VOL_WIDTH                   5\t \n\n \n#define WM8995_ADCR_TO_DAC1L                    0x0020\t \n#define WM8995_ADCR_TO_DAC1L_MASK               0x0020\t \n#define WM8995_ADCR_TO_DAC1L_SHIFT                   5\t \n#define WM8995_ADCR_TO_DAC1L_WIDTH                   1\t \n#define WM8995_ADCL_TO_DAC1L                    0x0010\t \n#define WM8995_ADCL_TO_DAC1L_MASK               0x0010\t \n#define WM8995_ADCL_TO_DAC1L_SHIFT                   4\t \n#define WM8995_ADCL_TO_DAC1L_WIDTH                   1\t \n#define WM8995_AIF2DACL_TO_DAC1L                0x0004\t \n#define WM8995_AIF2DACL_TO_DAC1L_MASK           0x0004\t \n#define WM8995_AIF2DACL_TO_DAC1L_SHIFT               2\t \n#define WM8995_AIF2DACL_TO_DAC1L_WIDTH               1\t \n#define WM8995_AIF1DAC2L_TO_DAC1L               0x0002\t \n#define WM8995_AIF1DAC2L_TO_DAC1L_MASK          0x0002\t \n#define WM8995_AIF1DAC2L_TO_DAC1L_SHIFT              1\t \n#define WM8995_AIF1DAC2L_TO_DAC1L_WIDTH              1\t \n#define WM8995_AIF1DAC1L_TO_DAC1L               0x0001\t \n#define WM8995_AIF1DAC1L_TO_DAC1L_MASK          0x0001\t \n#define WM8995_AIF1DAC1L_TO_DAC1L_SHIFT              0\t \n#define WM8995_AIF1DAC1L_TO_DAC1L_WIDTH              1\t \n\n \n#define WM8995_ADCR_TO_DAC1R                    0x0020\t \n#define WM8995_ADCR_TO_DAC1R_MASK               0x0020\t \n#define WM8995_ADCR_TO_DAC1R_SHIFT                   5\t \n#define WM8995_ADCR_TO_DAC1R_WIDTH                   1\t \n#define WM8995_ADCL_TO_DAC1R                    0x0010\t \n#define WM8995_ADCL_TO_DAC1R_MASK               0x0010\t \n#define WM8995_ADCL_TO_DAC1R_SHIFT                   4\t \n#define WM8995_ADCL_TO_DAC1R_WIDTH                   1\t \n#define WM8995_AIF2DACR_TO_DAC1R                0x0004\t \n#define WM8995_AIF2DACR_TO_DAC1R_MASK           0x0004\t \n#define WM8995_AIF2DACR_TO_DAC1R_SHIFT               2\t \n#define WM8995_AIF2DACR_TO_DAC1R_WIDTH               1\t \n#define WM8995_AIF1DAC2R_TO_DAC1R               0x0002\t \n#define WM8995_AIF1DAC2R_TO_DAC1R_MASK          0x0002\t \n#define WM8995_AIF1DAC2R_TO_DAC1R_SHIFT              1\t \n#define WM8995_AIF1DAC2R_TO_DAC1R_WIDTH              1\t \n#define WM8995_AIF1DAC1R_TO_DAC1R               0x0001\t \n#define WM8995_AIF1DAC1R_TO_DAC1R_MASK          0x0001\t \n#define WM8995_AIF1DAC1R_TO_DAC1R_SHIFT              0\t \n#define WM8995_AIF1DAC1R_TO_DAC1R_WIDTH              1\t \n\n \n#define WM8995_ADCR_DAC2_VOL_MASK               0x03E0\t \n#define WM8995_ADCR_DAC2_VOL_SHIFT                   5\t \n#define WM8995_ADCR_DAC2_VOL_WIDTH                   5\t \n#define WM8995_ADCL_DAC2_VOL_MASK               0x001F\t \n#define WM8995_ADCL_DAC2_VOL_SHIFT                   0\t \n#define WM8995_ADCL_DAC2_VOL_WIDTH                   5\t \n\n \n#define WM8995_ADCR_TO_DAC2L                    0x0020\t \n#define WM8995_ADCR_TO_DAC2L_MASK               0x0020\t \n#define WM8995_ADCR_TO_DAC2L_SHIFT                   5\t \n#define WM8995_ADCR_TO_DAC2L_WIDTH                   1\t \n#define WM8995_ADCL_TO_DAC2L                    0x0010\t \n#define WM8995_ADCL_TO_DAC2L_MASK               0x0010\t \n#define WM8995_ADCL_TO_DAC2L_SHIFT                   4\t \n#define WM8995_ADCL_TO_DAC2L_WIDTH                   1\t \n#define WM8995_AIF2DACL_TO_DAC2L                0x0004\t \n#define WM8995_AIF2DACL_TO_DAC2L_MASK           0x0004\t \n#define WM8995_AIF2DACL_TO_DAC2L_SHIFT               2\t \n#define WM8995_AIF2DACL_TO_DAC2L_WIDTH               1\t \n#define WM8995_AIF1DAC2L_TO_DAC2L               0x0002\t \n#define WM8995_AIF1DAC2L_TO_DAC2L_MASK          0x0002\t \n#define WM8995_AIF1DAC2L_TO_DAC2L_SHIFT              1\t \n#define WM8995_AIF1DAC2L_TO_DAC2L_WIDTH              1\t \n#define WM8995_AIF1DAC1L_TO_DAC2L               0x0001\t \n#define WM8995_AIF1DAC1L_TO_DAC2L_MASK          0x0001\t \n#define WM8995_AIF1DAC1L_TO_DAC2L_SHIFT              0\t \n#define WM8995_AIF1DAC1L_TO_DAC2L_WIDTH              1\t \n\n \n#define WM8995_ADCR_TO_DAC2R                    0x0020\t \n#define WM8995_ADCR_TO_DAC2R_MASK               0x0020\t \n#define WM8995_ADCR_TO_DAC2R_SHIFT                   5\t \n#define WM8995_ADCR_TO_DAC2R_WIDTH                   1\t \n#define WM8995_ADCL_TO_DAC2R                    0x0010\t \n#define WM8995_ADCL_TO_DAC2R_MASK               0x0010\t \n#define WM8995_ADCL_TO_DAC2R_SHIFT                   4\t \n#define WM8995_ADCL_TO_DAC2R_WIDTH                   1\t \n#define WM8995_AIF2DACR_TO_DAC2R                0x0004\t \n#define WM8995_AIF2DACR_TO_DAC2R_MASK           0x0004\t \n#define WM8995_AIF2DACR_TO_DAC2R_SHIFT               2\t \n#define WM8995_AIF2DACR_TO_DAC2R_WIDTH               1\t \n#define WM8995_AIF1DAC2R_TO_DAC2R               0x0002\t \n#define WM8995_AIF1DAC2R_TO_DAC2R_MASK          0x0002\t \n#define WM8995_AIF1DAC2R_TO_DAC2R_SHIFT              1\t \n#define WM8995_AIF1DAC2R_TO_DAC2R_WIDTH              1\t \n#define WM8995_AIF1DAC1R_TO_DAC2R               0x0001\t \n#define WM8995_AIF1DAC1R_TO_DAC2R_MASK          0x0001\t \n#define WM8995_AIF1DAC1R_TO_DAC2R_SHIFT              0\t \n#define WM8995_AIF1DAC1R_TO_DAC2R_WIDTH              1\t \n\n \n#define WM8995_ADC1L_TO_AIF1ADC1L               0x0002\t \n#define WM8995_ADC1L_TO_AIF1ADC1L_MASK          0x0002\t \n#define WM8995_ADC1L_TO_AIF1ADC1L_SHIFT              1\t \n#define WM8995_ADC1L_TO_AIF1ADC1L_WIDTH              1\t \n#define WM8995_AIF2DACL_TO_AIF1ADC1L            0x0001\t \n#define WM8995_AIF2DACL_TO_AIF1ADC1L_MASK       0x0001\t \n#define WM8995_AIF2DACL_TO_AIF1ADC1L_SHIFT           0\t \n#define WM8995_AIF2DACL_TO_AIF1ADC1L_WIDTH           1\t \n\n \n#define WM8995_ADC1R_TO_AIF1ADC1R               0x0002\t \n#define WM8995_ADC1R_TO_AIF1ADC1R_MASK          0x0002\t \n#define WM8995_ADC1R_TO_AIF1ADC1R_SHIFT              1\t \n#define WM8995_ADC1R_TO_AIF1ADC1R_WIDTH              1\t \n#define WM8995_AIF2DACR_TO_AIF1ADC1R            0x0001\t \n#define WM8995_AIF2DACR_TO_AIF1ADC1R_MASK       0x0001\t \n#define WM8995_AIF2DACR_TO_AIF1ADC1R_SHIFT           0\t \n#define WM8995_AIF2DACR_TO_AIF1ADC1R_WIDTH           1\t \n\n \n#define WM8995_ADC2L_TO_AIF1ADC2L               0x0002\t \n#define WM8995_ADC2L_TO_AIF1ADC2L_MASK          0x0002\t \n#define WM8995_ADC2L_TO_AIF1ADC2L_SHIFT              1\t \n#define WM8995_ADC2L_TO_AIF1ADC2L_WIDTH              1\t \n#define WM8995_AIF2DACL_TO_AIF1ADC2L            0x0001\t \n#define WM8995_AIF2DACL_TO_AIF1ADC2L_MASK       0x0001\t \n#define WM8995_AIF2DACL_TO_AIF1ADC2L_SHIFT           0\t \n#define WM8995_AIF2DACL_TO_AIF1ADC2L_WIDTH           1\t \n\n \n#define WM8995_ADC2R_TO_AIF1ADC2R               0x0002\t \n#define WM8995_ADC2R_TO_AIF1ADC2R_MASK          0x0002\t \n#define WM8995_ADC2R_TO_AIF1ADC2R_SHIFT              1\t \n#define WM8995_ADC2R_TO_AIF1ADC2R_WIDTH              1\t \n#define WM8995_AIF2DACR_TO_AIF1ADC2R            0x0001\t \n#define WM8995_AIF2DACR_TO_AIF1ADC2R_MASK       0x0001\t \n#define WM8995_AIF2DACR_TO_AIF1ADC2R_SHIFT           0\t \n#define WM8995_AIF2DACR_TO_AIF1ADC2R_WIDTH           1\t \n\n \n#define WM8995_DAC_SOFTMUTEMODE                 0x0002\t \n#define WM8995_DAC_SOFTMUTEMODE_MASK            0x0002\t \n#define WM8995_DAC_SOFTMUTEMODE_SHIFT                1\t \n#define WM8995_DAC_SOFTMUTEMODE_WIDTH                1\t \n#define WM8995_DAC_MUTERATE                     0x0001\t \n#define WM8995_DAC_MUTERATE_MASK                0x0001\t \n#define WM8995_DAC_MUTERATE_SHIFT                    0\t \n#define WM8995_DAC_MUTERATE_WIDTH                    1\t \n\n \n#define WM8995_ADC_OSR128                       0x0002\t \n#define WM8995_ADC_OSR128_MASK                  0x0002\t \n#define WM8995_ADC_OSR128_SHIFT                      1\t \n#define WM8995_ADC_OSR128_WIDTH                      1\t \n#define WM8995_DAC_OSR128                       0x0001\t \n#define WM8995_DAC_OSR128_MASK                  0x0001\t \n#define WM8995_DAC_OSR128_SHIFT                      0\t \n#define WM8995_DAC_OSR128_WIDTH                      1\t \n\n \n#define WM8995_ST_LPF                           0x1000\t \n#define WM8995_ST_LPF_MASK                      0x1000\t \n#define WM8995_ST_LPF_SHIFT                         12\t \n#define WM8995_ST_LPF_WIDTH                          1\t \n#define WM8995_ST_HPF_CUT_MASK                  0x0380\t \n#define WM8995_ST_HPF_CUT_SHIFT                      7\t \n#define WM8995_ST_HPF_CUT_WIDTH                      3\t \n#define WM8995_ST_HPF                           0x0040\t \n#define WM8995_ST_HPF_MASK                      0x0040\t \n#define WM8995_ST_HPF_SHIFT                          6\t \n#define WM8995_ST_HPF_WIDTH                          1\t \n#define WM8995_STR_SEL                          0x0002\t \n#define WM8995_STR_SEL_MASK                     0x0002\t \n#define WM8995_STR_SEL_SHIFT                         1\t \n#define WM8995_STR_SEL_WIDTH                         1\t \n#define WM8995_STL_SEL                          0x0001\t \n#define WM8995_STL_SEL_MASK                     0x0001\t \n#define WM8995_STL_SEL_SHIFT                         0\t \n#define WM8995_STL_SEL_WIDTH                         1\t \n\n \n#define WM8995_GP1_DIR                          0x8000\t \n#define WM8995_GP1_DIR_MASK                     0x8000\t \n#define WM8995_GP1_DIR_SHIFT                        15\t \n#define WM8995_GP1_DIR_WIDTH                         1\t \n#define WM8995_GP1_PU                           0x4000\t \n#define WM8995_GP1_PU_MASK                      0x4000\t \n#define WM8995_GP1_PU_SHIFT                         14\t \n#define WM8995_GP1_PU_WIDTH                          1\t \n#define WM8995_GP1_PD                           0x2000\t \n#define WM8995_GP1_PD_MASK                      0x2000\t \n#define WM8995_GP1_PD_SHIFT                         13\t \n#define WM8995_GP1_PD_WIDTH                          1\t \n#define WM8995_GP1_POL                          0x0400\t \n#define WM8995_GP1_POL_MASK                     0x0400\t \n#define WM8995_GP1_POL_SHIFT                        10\t \n#define WM8995_GP1_POL_WIDTH                         1\t \n#define WM8995_GP1_OP_CFG                       0x0200\t \n#define WM8995_GP1_OP_CFG_MASK                  0x0200\t \n#define WM8995_GP1_OP_CFG_SHIFT                      9\t \n#define WM8995_GP1_OP_CFG_WIDTH                      1\t \n#define WM8995_GP1_DB                           0x0100\t \n#define WM8995_GP1_DB_MASK                      0x0100\t \n#define WM8995_GP1_DB_SHIFT                          8\t \n#define WM8995_GP1_DB_WIDTH                          1\t \n#define WM8995_GP1_LVL                          0x0040\t \n#define WM8995_GP1_LVL_MASK                     0x0040\t \n#define WM8995_GP1_LVL_SHIFT                         6\t \n#define WM8995_GP1_LVL_WIDTH                         1\t \n#define WM8995_GP1_FN_MASK                      0x001F\t \n#define WM8995_GP1_FN_SHIFT                          0\t \n#define WM8995_GP1_FN_WIDTH                          5\t \n\n \n#define WM8995_GP2_DIR                          0x8000\t \n#define WM8995_GP2_DIR_MASK                     0x8000\t \n#define WM8995_GP2_DIR_SHIFT                        15\t \n#define WM8995_GP2_DIR_WIDTH                         1\t \n#define WM8995_GP2_PU                           0x4000\t \n#define WM8995_GP2_PU_MASK                      0x4000\t \n#define WM8995_GP2_PU_SHIFT                         14\t \n#define WM8995_GP2_PU_WIDTH                          1\t \n#define WM8995_GP2_PD                           0x2000\t \n#define WM8995_GP2_PD_MASK                      0x2000\t \n#define WM8995_GP2_PD_SHIFT                         13\t \n#define WM8995_GP2_PD_WIDTH                          1\t \n#define WM8995_GP2_POL                          0x0400\t \n#define WM8995_GP2_POL_MASK                     0x0400\t \n#define WM8995_GP2_POL_SHIFT                        10\t \n#define WM8995_GP2_POL_WIDTH                         1\t \n#define WM8995_GP2_OP_CFG                       0x0200\t \n#define WM8995_GP2_OP_CFG_MASK                  0x0200\t \n#define WM8995_GP2_OP_CFG_SHIFT                      9\t \n#define WM8995_GP2_OP_CFG_WIDTH                      1\t \n#define WM8995_GP2_DB                           0x0100\t \n#define WM8995_GP2_DB_MASK                      0x0100\t \n#define WM8995_GP2_DB_SHIFT                          8\t \n#define WM8995_GP2_DB_WIDTH                          1\t \n#define WM8995_GP2_LVL                          0x0040\t \n#define WM8995_GP2_LVL_MASK                     0x0040\t \n#define WM8995_GP2_LVL_SHIFT                         6\t \n#define WM8995_GP2_LVL_WIDTH                         1\t \n#define WM8995_GP2_FN_MASK                      0x001F\t \n#define WM8995_GP2_FN_SHIFT                          0\t \n#define WM8995_GP2_FN_WIDTH                          5\t \n\n \n#define WM8995_GP3_DIR                          0x8000\t \n#define WM8995_GP3_DIR_MASK                     0x8000\t \n#define WM8995_GP3_DIR_SHIFT                        15\t \n#define WM8995_GP3_DIR_WIDTH                         1\t \n#define WM8995_GP3_PU                           0x4000\t \n#define WM8995_GP3_PU_MASK                      0x4000\t \n#define WM8995_GP3_PU_SHIFT                         14\t \n#define WM8995_GP3_PU_WIDTH                          1\t \n#define WM8995_GP3_PD                           0x2000\t \n#define WM8995_GP3_PD_MASK                      0x2000\t \n#define WM8995_GP3_PD_SHIFT                         13\t \n#define WM8995_GP3_PD_WIDTH                          1\t \n#define WM8995_GP3_POL                          0x0400\t \n#define WM8995_GP3_POL_MASK                     0x0400\t \n#define WM8995_GP3_POL_SHIFT                        10\t \n#define WM8995_GP3_POL_WIDTH                         1\t \n#define WM8995_GP3_OP_CFG                       0x0200\t \n#define WM8995_GP3_OP_CFG_MASK                  0x0200\t \n#define WM8995_GP3_OP_CFG_SHIFT                      9\t \n#define WM8995_GP3_OP_CFG_WIDTH                      1\t \n#define WM8995_GP3_DB                           0x0100\t \n#define WM8995_GP3_DB_MASK                      0x0100\t \n#define WM8995_GP3_DB_SHIFT                          8\t \n#define WM8995_GP3_DB_WIDTH                          1\t \n#define WM8995_GP3_LVL                          0x0040\t \n#define WM8995_GP3_LVL_MASK                     0x0040\t \n#define WM8995_GP3_LVL_SHIFT                         6\t \n#define WM8995_GP3_LVL_WIDTH                         1\t \n#define WM8995_GP3_FN_MASK                      0x001F\t \n#define WM8995_GP3_FN_SHIFT                          0\t \n#define WM8995_GP3_FN_WIDTH                          5\t \n\n \n#define WM8995_GP4_DIR                          0x8000\t \n#define WM8995_GP4_DIR_MASK                     0x8000\t \n#define WM8995_GP4_DIR_SHIFT                        15\t \n#define WM8995_GP4_DIR_WIDTH                         1\t \n#define WM8995_GP4_PU                           0x4000\t \n#define WM8995_GP4_PU_MASK                      0x4000\t \n#define WM8995_GP4_PU_SHIFT                         14\t \n#define WM8995_GP4_PU_WIDTH                          1\t \n#define WM8995_GP4_PD                           0x2000\t \n#define WM8995_GP4_PD_MASK                      0x2000\t \n#define WM8995_GP4_PD_SHIFT                         13\t \n#define WM8995_GP4_PD_WIDTH                          1\t \n#define WM8995_GP4_POL                          0x0400\t \n#define WM8995_GP4_POL_MASK                     0x0400\t \n#define WM8995_GP4_POL_SHIFT                        10\t \n#define WM8995_GP4_POL_WIDTH                         1\t \n#define WM8995_GP4_OP_CFG                       0x0200\t \n#define WM8995_GP4_OP_CFG_MASK                  0x0200\t \n#define WM8995_GP4_OP_CFG_SHIFT                      9\t \n#define WM8995_GP4_OP_CFG_WIDTH                      1\t \n#define WM8995_GP4_DB                           0x0100\t \n#define WM8995_GP4_DB_MASK                      0x0100\t \n#define WM8995_GP4_DB_SHIFT                          8\t \n#define WM8995_GP4_DB_WIDTH                          1\t \n#define WM8995_GP4_LVL                          0x0040\t \n#define WM8995_GP4_LVL_MASK                     0x0040\t \n#define WM8995_GP4_LVL_SHIFT                         6\t \n#define WM8995_GP4_LVL_WIDTH                         1\t \n#define WM8995_GP4_FN_MASK                      0x001F\t \n#define WM8995_GP4_FN_SHIFT                          0\t \n#define WM8995_GP4_FN_WIDTH                          5\t \n\n \n#define WM8995_GP5_DIR                          0x8000\t \n#define WM8995_GP5_DIR_MASK                     0x8000\t \n#define WM8995_GP5_DIR_SHIFT                        15\t \n#define WM8995_GP5_DIR_WIDTH                         1\t \n#define WM8995_GP5_PU                           0x4000\t \n#define WM8995_GP5_PU_MASK                      0x4000\t \n#define WM8995_GP5_PU_SHIFT                         14\t \n#define WM8995_GP5_PU_WIDTH                          1\t \n#define WM8995_GP5_PD                           0x2000\t \n#define WM8995_GP5_PD_MASK                      0x2000\t \n#define WM8995_GP5_PD_SHIFT                         13\t \n#define WM8995_GP5_PD_WIDTH                          1\t \n#define WM8995_GP5_POL                          0x0400\t \n#define WM8995_GP5_POL_MASK                     0x0400\t \n#define WM8995_GP5_POL_SHIFT                        10\t \n#define WM8995_GP5_POL_WIDTH                         1\t \n#define WM8995_GP5_OP_CFG                       0x0200\t \n#define WM8995_GP5_OP_CFG_MASK                  0x0200\t \n#define WM8995_GP5_OP_CFG_SHIFT                      9\t \n#define WM8995_GP5_OP_CFG_WIDTH                      1\t \n#define WM8995_GP5_DB                           0x0100\t \n#define WM8995_GP5_DB_MASK                      0x0100\t \n#define WM8995_GP5_DB_SHIFT                          8\t \n#define WM8995_GP5_DB_WIDTH                          1\t \n#define WM8995_GP5_LVL                          0x0040\t \n#define WM8995_GP5_LVL_MASK                     0x0040\t \n#define WM8995_GP5_LVL_SHIFT                         6\t \n#define WM8995_GP5_LVL_WIDTH                         1\t \n#define WM8995_GP5_FN_MASK                      0x001F\t \n#define WM8995_GP5_FN_SHIFT                          0\t \n#define WM8995_GP5_FN_WIDTH                          5\t \n\n \n#define WM8995_GP6_DIR                          0x8000\t \n#define WM8995_GP6_DIR_MASK                     0x8000\t \n#define WM8995_GP6_DIR_SHIFT                        15\t \n#define WM8995_GP6_DIR_WIDTH                         1\t \n#define WM8995_GP6_PU                           0x4000\t \n#define WM8995_GP6_PU_MASK                      0x4000\t \n#define WM8995_GP6_PU_SHIFT                         14\t \n#define WM8995_GP6_PU_WIDTH                          1\t \n#define WM8995_GP6_PD                           0x2000\t \n#define WM8995_GP6_PD_MASK                      0x2000\t \n#define WM8995_GP6_PD_SHIFT                         13\t \n#define WM8995_GP6_PD_WIDTH                          1\t \n#define WM8995_GP6_POL                          0x0400\t \n#define WM8995_GP6_POL_MASK                     0x0400\t \n#define WM8995_GP6_POL_SHIFT                        10\t \n#define WM8995_GP6_POL_WIDTH                         1\t \n#define WM8995_GP6_OP_CFG                       0x0200\t \n#define WM8995_GP6_OP_CFG_MASK                  0x0200\t \n#define WM8995_GP6_OP_CFG_SHIFT                      9\t \n#define WM8995_GP6_OP_CFG_WIDTH                      1\t \n#define WM8995_GP6_DB                           0x0100\t \n#define WM8995_GP6_DB_MASK                      0x0100\t \n#define WM8995_GP6_DB_SHIFT                          8\t \n#define WM8995_GP6_DB_WIDTH                          1\t \n#define WM8995_GP6_LVL                          0x0040\t \n#define WM8995_GP6_LVL_MASK                     0x0040\t \n#define WM8995_GP6_LVL_SHIFT                         6\t \n#define WM8995_GP6_LVL_WIDTH                         1\t \n#define WM8995_GP6_FN_MASK                      0x001F\t \n#define WM8995_GP6_FN_SHIFT                          0\t \n#define WM8995_GP6_FN_WIDTH                          5\t \n\n \n#define WM8995_GP7_DIR                          0x8000\t \n#define WM8995_GP7_DIR_MASK                     0x8000\t \n#define WM8995_GP7_DIR_SHIFT                        15\t \n#define WM8995_GP7_DIR_WIDTH                         1\t \n#define WM8995_GP7_PU                           0x4000\t \n#define WM8995_GP7_PU_MASK                      0x4000\t \n#define WM8995_GP7_PU_SHIFT                         14\t \n#define WM8995_GP7_PU_WIDTH                          1\t \n#define WM8995_GP7_PD                           0x2000\t \n#define WM8995_GP7_PD_MASK                      0x2000\t \n#define WM8995_GP7_PD_SHIFT                         13\t \n#define WM8995_GP7_PD_WIDTH                          1\t \n#define WM8995_GP7_POL                          0x0400\t \n#define WM8995_GP7_POL_MASK                     0x0400\t \n#define WM8995_GP7_POL_SHIFT                        10\t \n#define WM8995_GP7_POL_WIDTH                         1\t \n#define WM8995_GP7_OP_CFG                       0x0200\t \n#define WM8995_GP7_OP_CFG_MASK                  0x0200\t \n#define WM8995_GP7_OP_CFG_SHIFT                      9\t \n#define WM8995_GP7_OP_CFG_WIDTH                      1\t \n#define WM8995_GP7_DB                           0x0100\t \n#define WM8995_GP7_DB_MASK                      0x0100\t \n#define WM8995_GP7_DB_SHIFT                          8\t \n#define WM8995_GP7_DB_WIDTH                          1\t \n#define WM8995_GP7_LVL                          0x0040\t \n#define WM8995_GP7_LVL_MASK                     0x0040\t \n#define WM8995_GP7_LVL_SHIFT                         6\t \n#define WM8995_GP7_LVL_WIDTH                         1\t \n#define WM8995_GP7_FN_MASK                      0x001F\t \n#define WM8995_GP7_FN_SHIFT                          0\t \n#define WM8995_GP7_FN_WIDTH                          5\t \n\n \n#define WM8995_GP8_DIR                          0x8000\t \n#define WM8995_GP8_DIR_MASK                     0x8000\t \n#define WM8995_GP8_DIR_SHIFT                        15\t \n#define WM8995_GP8_DIR_WIDTH                         1\t \n#define WM8995_GP8_PU                           0x4000\t \n#define WM8995_GP8_PU_MASK                      0x4000\t \n#define WM8995_GP8_PU_SHIFT                         14\t \n#define WM8995_GP8_PU_WIDTH                          1\t \n#define WM8995_GP8_PD                           0x2000\t \n#define WM8995_GP8_PD_MASK                      0x2000\t \n#define WM8995_GP8_PD_SHIFT                         13\t \n#define WM8995_GP8_PD_WIDTH                          1\t \n#define WM8995_GP8_POL                          0x0400\t \n#define WM8995_GP8_POL_MASK                     0x0400\t \n#define WM8995_GP8_POL_SHIFT                        10\t \n#define WM8995_GP8_POL_WIDTH                         1\t \n#define WM8995_GP8_OP_CFG                       0x0200\t \n#define WM8995_GP8_OP_CFG_MASK                  0x0200\t \n#define WM8995_GP8_OP_CFG_SHIFT                      9\t \n#define WM8995_GP8_OP_CFG_WIDTH                      1\t \n#define WM8995_GP8_DB                           0x0100\t \n#define WM8995_GP8_DB_MASK                      0x0100\t \n#define WM8995_GP8_DB_SHIFT                          8\t \n#define WM8995_GP8_DB_WIDTH                          1\t \n#define WM8995_GP8_LVL                          0x0040\t \n#define WM8995_GP8_LVL_MASK                     0x0040\t \n#define WM8995_GP8_LVL_SHIFT                         6\t \n#define WM8995_GP8_LVL_WIDTH                         1\t \n#define WM8995_GP8_FN_MASK                      0x001F\t \n#define WM8995_GP8_FN_SHIFT                          0\t \n#define WM8995_GP8_FN_WIDTH                          5\t \n\n \n#define WM8995_GP9_DIR                          0x8000\t \n#define WM8995_GP9_DIR_MASK                     0x8000\t \n#define WM8995_GP9_DIR_SHIFT                        15\t \n#define WM8995_GP9_DIR_WIDTH                         1\t \n#define WM8995_GP9_PU                           0x4000\t \n#define WM8995_GP9_PU_MASK                      0x4000\t \n#define WM8995_GP9_PU_SHIFT                         14\t \n#define WM8995_GP9_PU_WIDTH                          1\t \n#define WM8995_GP9_PD                           0x2000\t \n#define WM8995_GP9_PD_MASK                      0x2000\t \n#define WM8995_GP9_PD_SHIFT                         13\t \n#define WM8995_GP9_PD_WIDTH                          1\t \n#define WM8995_GP9_POL                          0x0400\t \n#define WM8995_GP9_POL_MASK                     0x0400\t \n#define WM8995_GP9_POL_SHIFT                        10\t \n#define WM8995_GP9_POL_WIDTH                         1\t \n#define WM8995_GP9_OP_CFG                       0x0200\t \n#define WM8995_GP9_OP_CFG_MASK                  0x0200\t \n#define WM8995_GP9_OP_CFG_SHIFT                      9\t \n#define WM8995_GP9_OP_CFG_WIDTH                      1\t \n#define WM8995_GP9_DB                           0x0100\t \n#define WM8995_GP9_DB_MASK                      0x0100\t \n#define WM8995_GP9_DB_SHIFT                          8\t \n#define WM8995_GP9_DB_WIDTH                          1\t \n#define WM8995_GP9_LVL                          0x0040\t \n#define WM8995_GP9_LVL_MASK                     0x0040\t \n#define WM8995_GP9_LVL_SHIFT                         6\t \n#define WM8995_GP9_LVL_WIDTH                         1\t \n#define WM8995_GP9_FN_MASK                      0x001F\t \n#define WM8995_GP9_FN_SHIFT                          0\t \n#define WM8995_GP9_FN_WIDTH                          5\t \n\n \n#define WM8995_GP10_DIR                         0x8000\t \n#define WM8995_GP10_DIR_MASK                    0x8000\t \n#define WM8995_GP10_DIR_SHIFT                       15\t \n#define WM8995_GP10_DIR_WIDTH                        1\t \n#define WM8995_GP10_PU                          0x4000\t \n#define WM8995_GP10_PU_MASK                     0x4000\t \n#define WM8995_GP10_PU_SHIFT                        14\t \n#define WM8995_GP10_PU_WIDTH                         1\t \n#define WM8995_GP10_PD                          0x2000\t \n#define WM8995_GP10_PD_MASK                     0x2000\t \n#define WM8995_GP10_PD_SHIFT                        13\t \n#define WM8995_GP10_PD_WIDTH                         1\t \n#define WM8995_GP10_POL                         0x0400\t \n#define WM8995_GP10_POL_MASK                    0x0400\t \n#define WM8995_GP10_POL_SHIFT                       10\t \n#define WM8995_GP10_POL_WIDTH                        1\t \n#define WM8995_GP10_OP_CFG                      0x0200\t \n#define WM8995_GP10_OP_CFG_MASK                 0x0200\t \n#define WM8995_GP10_OP_CFG_SHIFT                     9\t \n#define WM8995_GP10_OP_CFG_WIDTH                     1\t \n#define WM8995_GP10_DB                          0x0100\t \n#define WM8995_GP10_DB_MASK                     0x0100\t \n#define WM8995_GP10_DB_SHIFT                         8\t \n#define WM8995_GP10_DB_WIDTH                         1\t \n#define WM8995_GP10_LVL                         0x0040\t \n#define WM8995_GP10_LVL_MASK                    0x0040\t \n#define WM8995_GP10_LVL_SHIFT                        6\t \n#define WM8995_GP10_LVL_WIDTH                        1\t \n#define WM8995_GP10_FN_MASK                     0x001F\t \n#define WM8995_GP10_FN_SHIFT                         0\t \n#define WM8995_GP10_FN_WIDTH                         5\t \n\n \n#define WM8995_GP11_DIR                         0x8000\t \n#define WM8995_GP11_DIR_MASK                    0x8000\t \n#define WM8995_GP11_DIR_SHIFT                       15\t \n#define WM8995_GP11_DIR_WIDTH                        1\t \n#define WM8995_GP11_PU                          0x4000\t \n#define WM8995_GP11_PU_MASK                     0x4000\t \n#define WM8995_GP11_PU_SHIFT                        14\t \n#define WM8995_GP11_PU_WIDTH                         1\t \n#define WM8995_GP11_PD                          0x2000\t \n#define WM8995_GP11_PD_MASK                     0x2000\t \n#define WM8995_GP11_PD_SHIFT                        13\t \n#define WM8995_GP11_PD_WIDTH                         1\t \n#define WM8995_GP11_POL                         0x0400\t \n#define WM8995_GP11_POL_MASK                    0x0400\t \n#define WM8995_GP11_POL_SHIFT                       10\t \n#define WM8995_GP11_POL_WIDTH                        1\t \n#define WM8995_GP11_OP_CFG                      0x0200\t \n#define WM8995_GP11_OP_CFG_MASK                 0x0200\t \n#define WM8995_GP11_OP_CFG_SHIFT                     9\t \n#define WM8995_GP11_OP_CFG_WIDTH                     1\t \n#define WM8995_GP11_DB                          0x0100\t \n#define WM8995_GP11_DB_MASK                     0x0100\t \n#define WM8995_GP11_DB_SHIFT                         8\t \n#define WM8995_GP11_DB_WIDTH                         1\t \n#define WM8995_GP11_LVL                         0x0040\t \n#define WM8995_GP11_LVL_MASK                    0x0040\t \n#define WM8995_GP11_LVL_SHIFT                        6\t \n#define WM8995_GP11_LVL_WIDTH                        1\t \n#define WM8995_GP11_FN_MASK                     0x001F\t \n#define WM8995_GP11_FN_SHIFT                         0\t \n#define WM8995_GP11_FN_WIDTH                         5\t \n\n \n#define WM8995_GP12_DIR                         0x8000\t \n#define WM8995_GP12_DIR_MASK                    0x8000\t \n#define WM8995_GP12_DIR_SHIFT                       15\t \n#define WM8995_GP12_DIR_WIDTH                        1\t \n#define WM8995_GP12_PU                          0x4000\t \n#define WM8995_GP12_PU_MASK                     0x4000\t \n#define WM8995_GP12_PU_SHIFT                        14\t \n#define WM8995_GP12_PU_WIDTH                         1\t \n#define WM8995_GP12_PD                          0x2000\t \n#define WM8995_GP12_PD_MASK                     0x2000\t \n#define WM8995_GP12_PD_SHIFT                        13\t \n#define WM8995_GP12_PD_WIDTH                         1\t \n#define WM8995_GP12_POL                         0x0400\t \n#define WM8995_GP12_POL_MASK                    0x0400\t \n#define WM8995_GP12_POL_SHIFT                       10\t \n#define WM8995_GP12_POL_WIDTH                        1\t \n#define WM8995_GP12_OP_CFG                      0x0200\t \n#define WM8995_GP12_OP_CFG_MASK                 0x0200\t \n#define WM8995_GP12_OP_CFG_SHIFT                     9\t \n#define WM8995_GP12_OP_CFG_WIDTH                     1\t \n#define WM8995_GP12_DB                          0x0100\t \n#define WM8995_GP12_DB_MASK                     0x0100\t \n#define WM8995_GP12_DB_SHIFT                         8\t \n#define WM8995_GP12_DB_WIDTH                         1\t \n#define WM8995_GP12_LVL                         0x0040\t \n#define WM8995_GP12_LVL_MASK                    0x0040\t \n#define WM8995_GP12_LVL_SHIFT                        6\t \n#define WM8995_GP12_LVL_WIDTH                        1\t \n#define WM8995_GP12_FN_MASK                     0x001F\t \n#define WM8995_GP12_FN_SHIFT                         0\t \n#define WM8995_GP12_FN_WIDTH                         5\t \n\n \n#define WM8995_GP13_DIR                         0x8000\t \n#define WM8995_GP13_DIR_MASK                    0x8000\t \n#define WM8995_GP13_DIR_SHIFT                       15\t \n#define WM8995_GP13_DIR_WIDTH                        1\t \n#define WM8995_GP13_PU                          0x4000\t \n#define WM8995_GP13_PU_MASK                     0x4000\t \n#define WM8995_GP13_PU_SHIFT                        14\t \n#define WM8995_GP13_PU_WIDTH                         1\t \n#define WM8995_GP13_PD                          0x2000\t \n#define WM8995_GP13_PD_MASK                     0x2000\t \n#define WM8995_GP13_PD_SHIFT                        13\t \n#define WM8995_GP13_PD_WIDTH                         1\t \n#define WM8995_GP13_POL                         0x0400\t \n#define WM8995_GP13_POL_MASK                    0x0400\t \n#define WM8995_GP13_POL_SHIFT                       10\t \n#define WM8995_GP13_POL_WIDTH                        1\t \n#define WM8995_GP13_OP_CFG                      0x0200\t \n#define WM8995_GP13_OP_CFG_MASK                 0x0200\t \n#define WM8995_GP13_OP_CFG_SHIFT                     9\t \n#define WM8995_GP13_OP_CFG_WIDTH                     1\t \n#define WM8995_GP13_DB                          0x0100\t \n#define WM8995_GP13_DB_MASK                     0x0100\t \n#define WM8995_GP13_DB_SHIFT                         8\t \n#define WM8995_GP13_DB_WIDTH                         1\t \n#define WM8995_GP13_LVL                         0x0040\t \n#define WM8995_GP13_LVL_MASK                    0x0040\t \n#define WM8995_GP13_LVL_SHIFT                        6\t \n#define WM8995_GP13_LVL_WIDTH                        1\t \n#define WM8995_GP13_FN_MASK                     0x001F\t \n#define WM8995_GP13_FN_SHIFT                         0\t \n#define WM8995_GP13_FN_WIDTH                         5\t \n\n \n#define WM8995_GP14_DIR                         0x8000\t \n#define WM8995_GP14_DIR_MASK                    0x8000\t \n#define WM8995_GP14_DIR_SHIFT                       15\t \n#define WM8995_GP14_DIR_WIDTH                        1\t \n#define WM8995_GP14_PU                          0x4000\t \n#define WM8995_GP14_PU_MASK                     0x4000\t \n#define WM8995_GP14_PU_SHIFT                        14\t \n#define WM8995_GP14_PU_WIDTH                         1\t \n#define WM8995_GP14_PD                          0x2000\t \n#define WM8995_GP14_PD_MASK                     0x2000\t \n#define WM8995_GP14_PD_SHIFT                        13\t \n#define WM8995_GP14_PD_WIDTH                         1\t \n#define WM8995_GP14_POL                         0x0400\t \n#define WM8995_GP14_POL_MASK                    0x0400\t \n#define WM8995_GP14_POL_SHIFT                       10\t \n#define WM8995_GP14_POL_WIDTH                        1\t \n#define WM8995_GP14_OP_CFG                      0x0200\t \n#define WM8995_GP14_OP_CFG_MASK                 0x0200\t \n#define WM8995_GP14_OP_CFG_SHIFT                     9\t \n#define WM8995_GP14_OP_CFG_WIDTH                     1\t \n#define WM8995_GP14_DB                          0x0100\t \n#define WM8995_GP14_DB_MASK                     0x0100\t \n#define WM8995_GP14_DB_SHIFT                         8\t \n#define WM8995_GP14_DB_WIDTH                         1\t \n#define WM8995_GP14_LVL                         0x0040\t \n#define WM8995_GP14_LVL_MASK                    0x0040\t \n#define WM8995_GP14_LVL_SHIFT                        6\t \n#define WM8995_GP14_LVL_WIDTH                        1\t \n#define WM8995_GP14_FN_MASK                     0x001F\t \n#define WM8995_GP14_FN_SHIFT                         0\t \n#define WM8995_GP14_FN_WIDTH                         5\t \n\n \n#define WM8995_DMICDAT3_PD                      0x4000\t \n#define WM8995_DMICDAT3_PD_MASK                 0x4000\t \n#define WM8995_DMICDAT3_PD_SHIFT                    14\t \n#define WM8995_DMICDAT3_PD_WIDTH                     1\t \n#define WM8995_DMICDAT2_PD                      0x1000\t \n#define WM8995_DMICDAT2_PD_MASK                 0x1000\t \n#define WM8995_DMICDAT2_PD_SHIFT                    12\t \n#define WM8995_DMICDAT2_PD_WIDTH                     1\t \n#define WM8995_DMICDAT1_PD                      0x0400\t \n#define WM8995_DMICDAT1_PD_MASK                 0x0400\t \n#define WM8995_DMICDAT1_PD_SHIFT                    10\t \n#define WM8995_DMICDAT1_PD_WIDTH                     1\t \n#define WM8995_MCLK2_PU                         0x0200\t \n#define WM8995_MCLK2_PU_MASK                    0x0200\t \n#define WM8995_MCLK2_PU_SHIFT                        9\t \n#define WM8995_MCLK2_PU_WIDTH                        1\t \n#define WM8995_MCLK2_PD                         0x0100\t \n#define WM8995_MCLK2_PD_MASK                    0x0100\t \n#define WM8995_MCLK2_PD_SHIFT                        8\t \n#define WM8995_MCLK2_PD_WIDTH                        1\t \n#define WM8995_MCLK1_PU                         0x0080\t \n#define WM8995_MCLK1_PU_MASK                    0x0080\t \n#define WM8995_MCLK1_PU_SHIFT                        7\t \n#define WM8995_MCLK1_PU_WIDTH                        1\t \n#define WM8995_MCLK1_PD                         0x0040\t \n#define WM8995_MCLK1_PD_MASK                    0x0040\t \n#define WM8995_MCLK1_PD_SHIFT                        6\t \n#define WM8995_MCLK1_PD_WIDTH                        1\t \n#define WM8995_DACDAT1_PU                       0x0020\t \n#define WM8995_DACDAT1_PU_MASK                  0x0020\t \n#define WM8995_DACDAT1_PU_SHIFT                      5\t \n#define WM8995_DACDAT1_PU_WIDTH                      1\t \n#define WM8995_DACDAT1_PD                       0x0010\t \n#define WM8995_DACDAT1_PD_MASK                  0x0010\t \n#define WM8995_DACDAT1_PD_SHIFT                      4\t \n#define WM8995_DACDAT1_PD_WIDTH                      1\t \n#define WM8995_DACLRCLK1_PU                     0x0008\t \n#define WM8995_DACLRCLK1_PU_MASK                0x0008\t \n#define WM8995_DACLRCLK1_PU_SHIFT                    3\t \n#define WM8995_DACLRCLK1_PU_WIDTH                    1\t \n#define WM8995_DACLRCLK1_PD                     0x0004\t \n#define WM8995_DACLRCLK1_PD_MASK                0x0004\t \n#define WM8995_DACLRCLK1_PD_SHIFT                    2\t \n#define WM8995_DACLRCLK1_PD_WIDTH                    1\t \n#define WM8995_BCLK1_PU                         0x0002\t \n#define WM8995_BCLK1_PU_MASK                    0x0002\t \n#define WM8995_BCLK1_PU_SHIFT                        1\t \n#define WM8995_BCLK1_PU_WIDTH                        1\t \n#define WM8995_BCLK1_PD                         0x0001\t \n#define WM8995_BCLK1_PD_MASK                    0x0001\t \n#define WM8995_BCLK1_PD_SHIFT                        0\t \n#define WM8995_BCLK1_PD_WIDTH                        1\t \n\n \n#define WM8995_LDO1ENA_PD                       0x0010\t \n#define WM8995_LDO1ENA_PD_MASK                  0x0010\t \n#define WM8995_LDO1ENA_PD_SHIFT                      4\t \n#define WM8995_LDO1ENA_PD_WIDTH                      1\t \n#define WM8995_MODE_PD                          0x0004\t \n#define WM8995_MODE_PD_MASK                     0x0004\t \n#define WM8995_MODE_PD_SHIFT                         2\t \n#define WM8995_MODE_PD_WIDTH                         1\t \n#define WM8995_CSNADDR_PD                       0x0001\t \n#define WM8995_CSNADDR_PD_MASK                  0x0001\t \n#define WM8995_CSNADDR_PD_SHIFT                      0\t \n#define WM8995_CSNADDR_PD_WIDTH                      1\t \n\n \n#define WM8995_GP14_EINT                        0x2000\t \n#define WM8995_GP14_EINT_MASK                   0x2000\t \n#define WM8995_GP14_EINT_SHIFT                      13\t \n#define WM8995_GP14_EINT_WIDTH                       1\t \n#define WM8995_GP13_EINT                        0x1000\t \n#define WM8995_GP13_EINT_MASK                   0x1000\t \n#define WM8995_GP13_EINT_SHIFT                      12\t \n#define WM8995_GP13_EINT_WIDTH                       1\t \n#define WM8995_GP12_EINT                        0x0800\t \n#define WM8995_GP12_EINT_MASK                   0x0800\t \n#define WM8995_GP12_EINT_SHIFT                      11\t \n#define WM8995_GP12_EINT_WIDTH                       1\t \n#define WM8995_GP11_EINT                        0x0400\t \n#define WM8995_GP11_EINT_MASK                   0x0400\t \n#define WM8995_GP11_EINT_SHIFT                      10\t \n#define WM8995_GP11_EINT_WIDTH                       1\t \n#define WM8995_GP10_EINT                        0x0200\t \n#define WM8995_GP10_EINT_MASK                   0x0200\t \n#define WM8995_GP10_EINT_SHIFT                       9\t \n#define WM8995_GP10_EINT_WIDTH                       1\t \n#define WM8995_GP9_EINT                         0x0100\t \n#define WM8995_GP9_EINT_MASK                    0x0100\t \n#define WM8995_GP9_EINT_SHIFT                        8\t \n#define WM8995_GP9_EINT_WIDTH                        1\t \n#define WM8995_GP8_EINT                         0x0080\t \n#define WM8995_GP8_EINT_MASK                    0x0080\t \n#define WM8995_GP8_EINT_SHIFT                        7\t \n#define WM8995_GP8_EINT_WIDTH                        1\t \n#define WM8995_GP7_EINT                         0x0040\t \n#define WM8995_GP7_EINT_MASK                    0x0040\t \n#define WM8995_GP7_EINT_SHIFT                        6\t \n#define WM8995_GP7_EINT_WIDTH                        1\t \n#define WM8995_GP6_EINT                         0x0020\t \n#define WM8995_GP6_EINT_MASK                    0x0020\t \n#define WM8995_GP6_EINT_SHIFT                        5\t \n#define WM8995_GP6_EINT_WIDTH                        1\t \n#define WM8995_GP5_EINT                         0x0010\t \n#define WM8995_GP5_EINT_MASK                    0x0010\t \n#define WM8995_GP5_EINT_SHIFT                        4\t \n#define WM8995_GP5_EINT_WIDTH                        1\t \n#define WM8995_GP4_EINT                         0x0008\t \n#define WM8995_GP4_EINT_MASK                    0x0008\t \n#define WM8995_GP4_EINT_SHIFT                        3\t \n#define WM8995_GP4_EINT_WIDTH                        1\t \n#define WM8995_GP3_EINT                         0x0004\t \n#define WM8995_GP3_EINT_MASK                    0x0004\t \n#define WM8995_GP3_EINT_SHIFT                        2\t \n#define WM8995_GP3_EINT_WIDTH                        1\t \n#define WM8995_GP2_EINT                         0x0002\t \n#define WM8995_GP2_EINT_MASK                    0x0002\t \n#define WM8995_GP2_EINT_SHIFT                        1\t \n#define WM8995_GP2_EINT_WIDTH                        1\t \n#define WM8995_GP1_EINT                         0x0001\t \n#define WM8995_GP1_EINT_MASK                    0x0001\t \n#define WM8995_GP1_EINT_SHIFT                        0\t \n#define WM8995_GP1_EINT_WIDTH                        1\t \n\n \n#define WM8995_DCS_DONE_23_EINT                 0x1000\t \n#define WM8995_DCS_DONE_23_EINT_MASK            0x1000\t \n#define WM8995_DCS_DONE_23_EINT_SHIFT               12\t \n#define WM8995_DCS_DONE_23_EINT_WIDTH                1\t \n#define WM8995_DCS_DONE_01_EINT                 0x0800\t \n#define WM8995_DCS_DONE_01_EINT_MASK            0x0800\t \n#define WM8995_DCS_DONE_01_EINT_SHIFT               11\t \n#define WM8995_DCS_DONE_01_EINT_WIDTH                1\t \n#define WM8995_WSEQ_DONE_EINT                   0x0400\t \n#define WM8995_WSEQ_DONE_EINT_MASK              0x0400\t \n#define WM8995_WSEQ_DONE_EINT_SHIFT                 10\t \n#define WM8995_WSEQ_DONE_EINT_WIDTH                  1\t \n#define WM8995_FIFOS_ERR_EINT                   0x0200\t \n#define WM8995_FIFOS_ERR_EINT_MASK              0x0200\t \n#define WM8995_FIFOS_ERR_EINT_SHIFT                  9\t \n#define WM8995_FIFOS_ERR_EINT_WIDTH                  1\t \n#define WM8995_AIF2DRC_SIG_DET_EINT             0x0100\t \n#define WM8995_AIF2DRC_SIG_DET_EINT_MASK        0x0100\t \n#define WM8995_AIF2DRC_SIG_DET_EINT_SHIFT            8\t \n#define WM8995_AIF2DRC_SIG_DET_EINT_WIDTH            1\t \n#define WM8995_AIF1DRC2_SIG_DET_EINT            0x0080\t \n#define WM8995_AIF1DRC2_SIG_DET_EINT_MASK       0x0080\t \n#define WM8995_AIF1DRC2_SIG_DET_EINT_SHIFT           7\t \n#define WM8995_AIF1DRC2_SIG_DET_EINT_WIDTH           1\t \n#define WM8995_AIF1DRC1_SIG_DET_EINT            0x0040\t \n#define WM8995_AIF1DRC1_SIG_DET_EINT_MASK       0x0040\t \n#define WM8995_AIF1DRC1_SIG_DET_EINT_SHIFT           6\t \n#define WM8995_AIF1DRC1_SIG_DET_EINT_WIDTH           1\t \n#define WM8995_SRC2_LOCK_EINT                   0x0020\t \n#define WM8995_SRC2_LOCK_EINT_MASK              0x0020\t \n#define WM8995_SRC2_LOCK_EINT_SHIFT                  5\t \n#define WM8995_SRC2_LOCK_EINT_WIDTH                  1\t \n#define WM8995_SRC1_LOCK_EINT                   0x0010\t \n#define WM8995_SRC1_LOCK_EINT_MASK              0x0010\t \n#define WM8995_SRC1_LOCK_EINT_SHIFT                  4\t \n#define WM8995_SRC1_LOCK_EINT_WIDTH                  1\t \n#define WM8995_FLL2_LOCK_EINT                   0x0008\t \n#define WM8995_FLL2_LOCK_EINT_MASK              0x0008\t \n#define WM8995_FLL2_LOCK_EINT_SHIFT                  3\t \n#define WM8995_FLL2_LOCK_EINT_WIDTH                  1\t \n#define WM8995_FLL1_LOCK_EINT                   0x0004\t \n#define WM8995_FLL1_LOCK_EINT_MASK              0x0004\t \n#define WM8995_FLL1_LOCK_EINT_SHIFT                  2\t \n#define WM8995_FLL1_LOCK_EINT_WIDTH                  1\t \n#define WM8995_HP_DONE_EINT                     0x0002\t \n#define WM8995_HP_DONE_EINT_MASK                0x0002\t \n#define WM8995_HP_DONE_EINT_SHIFT                    1\t \n#define WM8995_HP_DONE_EINT_WIDTH                    1\t \n#define WM8995_MICD_EINT                        0x0001\t \n#define WM8995_MICD_EINT_MASK                   0x0001\t \n#define WM8995_MICD_EINT_SHIFT                       0\t \n#define WM8995_MICD_EINT_WIDTH                       1\t \n\n \n#define WM8995_DCS_DONE_23_STS                  0x1000\t \n#define WM8995_DCS_DONE_23_STS_MASK             0x1000\t \n#define WM8995_DCS_DONE_23_STS_SHIFT                12\t \n#define WM8995_DCS_DONE_23_STS_WIDTH                 1\t \n#define WM8995_DCS_DONE_01_STS                  0x0800\t \n#define WM8995_DCS_DONE_01_STS_MASK             0x0800\t \n#define WM8995_DCS_DONE_01_STS_SHIFT                11\t \n#define WM8995_DCS_DONE_01_STS_WIDTH                 1\t \n#define WM8995_WSEQ_DONE_STS                    0x0400\t \n#define WM8995_WSEQ_DONE_STS_MASK               0x0400\t \n#define WM8995_WSEQ_DONE_STS_SHIFT                  10\t \n#define WM8995_WSEQ_DONE_STS_WIDTH                   1\t \n#define WM8995_FIFOS_ERR_STS                    0x0200\t \n#define WM8995_FIFOS_ERR_STS_MASK               0x0200\t \n#define WM8995_FIFOS_ERR_STS_SHIFT                   9\t \n#define WM8995_FIFOS_ERR_STS_WIDTH                   1\t \n#define WM8995_AIF2DRC_SIG_DET_STS              0x0100\t \n#define WM8995_AIF2DRC_SIG_DET_STS_MASK         0x0100\t \n#define WM8995_AIF2DRC_SIG_DET_STS_SHIFT             8\t \n#define WM8995_AIF2DRC_SIG_DET_STS_WIDTH             1\t \n#define WM8995_AIF1DRC2_SIG_DET_STS             0x0080\t \n#define WM8995_AIF1DRC2_SIG_DET_STS_MASK        0x0080\t \n#define WM8995_AIF1DRC2_SIG_DET_STS_SHIFT            7\t \n#define WM8995_AIF1DRC2_SIG_DET_STS_WIDTH            1\t \n#define WM8995_AIF1DRC1_SIG_DET_STS             0x0040\t \n#define WM8995_AIF1DRC1_SIG_DET_STS_MASK        0x0040\t \n#define WM8995_AIF1DRC1_SIG_DET_STS_SHIFT            6\t \n#define WM8995_AIF1DRC1_SIG_DET_STS_WIDTH            1\t \n#define WM8995_SRC2_LOCK_STS                    0x0020\t \n#define WM8995_SRC2_LOCK_STS_MASK               0x0020\t \n#define WM8995_SRC2_LOCK_STS_SHIFT                   5\t \n#define WM8995_SRC2_LOCK_STS_WIDTH                   1\t \n#define WM8995_SRC1_LOCK_STS                    0x0010\t \n#define WM8995_SRC1_LOCK_STS_MASK               0x0010\t \n#define WM8995_SRC1_LOCK_STS_SHIFT                   4\t \n#define WM8995_SRC1_LOCK_STS_WIDTH                   1\t \n#define WM8995_FLL2_LOCK_STS                    0x0008\t \n#define WM8995_FLL2_LOCK_STS_MASK               0x0008\t \n#define WM8995_FLL2_LOCK_STS_SHIFT                   3\t \n#define WM8995_FLL2_LOCK_STS_WIDTH                   1\t \n#define WM8995_FLL1_LOCK_STS                    0x0004\t \n#define WM8995_FLL1_LOCK_STS_MASK               0x0004\t \n#define WM8995_FLL1_LOCK_STS_SHIFT                   2\t \n#define WM8995_FLL1_LOCK_STS_WIDTH                   1\t \n\n \n#define WM8995_IM_GP14_EINT                     0x2000\t \n#define WM8995_IM_GP14_EINT_MASK                0x2000\t \n#define WM8995_IM_GP14_EINT_SHIFT                   13\t \n#define WM8995_IM_GP14_EINT_WIDTH                    1\t \n#define WM8995_IM_GP13_EINT                     0x1000\t \n#define WM8995_IM_GP13_EINT_MASK                0x1000\t \n#define WM8995_IM_GP13_EINT_SHIFT                   12\t \n#define WM8995_IM_GP13_EINT_WIDTH                    1\t \n#define WM8995_IM_GP12_EINT                     0x0800\t \n#define WM8995_IM_GP12_EINT_MASK                0x0800\t \n#define WM8995_IM_GP12_EINT_SHIFT                   11\t \n#define WM8995_IM_GP12_EINT_WIDTH                    1\t \n#define WM8995_IM_GP11_EINT                     0x0400\t \n#define WM8995_IM_GP11_EINT_MASK                0x0400\t \n#define WM8995_IM_GP11_EINT_SHIFT                   10\t \n#define WM8995_IM_GP11_EINT_WIDTH                    1\t \n#define WM8995_IM_GP10_EINT                     0x0200\t \n#define WM8995_IM_GP10_EINT_MASK                0x0200\t \n#define WM8995_IM_GP10_EINT_SHIFT                    9\t \n#define WM8995_IM_GP10_EINT_WIDTH                    1\t \n#define WM8995_IM_GP9_EINT                      0x0100\t \n#define WM8995_IM_GP9_EINT_MASK                 0x0100\t \n#define WM8995_IM_GP9_EINT_SHIFT                     8\t \n#define WM8995_IM_GP9_EINT_WIDTH                     1\t \n#define WM8995_IM_GP8_EINT                      0x0080\t \n#define WM8995_IM_GP8_EINT_MASK                 0x0080\t \n#define WM8995_IM_GP8_EINT_SHIFT                     7\t \n#define WM8995_IM_GP8_EINT_WIDTH                     1\t \n#define WM8995_IM_GP7_EINT                      0x0040\t \n#define WM8995_IM_GP7_EINT_MASK                 0x0040\t \n#define WM8995_IM_GP7_EINT_SHIFT                     6\t \n#define WM8995_IM_GP7_EINT_WIDTH                     1\t \n#define WM8995_IM_GP6_EINT                      0x0020\t \n#define WM8995_IM_GP6_EINT_MASK                 0x0020\t \n#define WM8995_IM_GP6_EINT_SHIFT                     5\t \n#define WM8995_IM_GP6_EINT_WIDTH                     1\t \n#define WM8995_IM_GP5_EINT                      0x0010\t \n#define WM8995_IM_GP5_EINT_MASK                 0x0010\t \n#define WM8995_IM_GP5_EINT_SHIFT                     4\t \n#define WM8995_IM_GP5_EINT_WIDTH                     1\t \n#define WM8995_IM_GP4_EINT                      0x0008\t \n#define WM8995_IM_GP4_EINT_MASK                 0x0008\t \n#define WM8995_IM_GP4_EINT_SHIFT                     3\t \n#define WM8995_IM_GP4_EINT_WIDTH                     1\t \n#define WM8995_IM_GP3_EINT                      0x0004\t \n#define WM8995_IM_GP3_EINT_MASK                 0x0004\t \n#define WM8995_IM_GP3_EINT_SHIFT                     2\t \n#define WM8995_IM_GP3_EINT_WIDTH                     1\t \n#define WM8995_IM_GP2_EINT                      0x0002\t \n#define WM8995_IM_GP2_EINT_MASK                 0x0002\t \n#define WM8995_IM_GP2_EINT_SHIFT                     1\t \n#define WM8995_IM_GP2_EINT_WIDTH                     1\t \n#define WM8995_IM_GP1_EINT                      0x0001\t \n#define WM8995_IM_GP1_EINT_MASK                 0x0001\t \n#define WM8995_IM_GP1_EINT_SHIFT                     0\t \n#define WM8995_IM_GP1_EINT_WIDTH                     1\t \n\n \n#define WM8995_IM_DCS_DONE_23_EINT              0x1000\t \n#define WM8995_IM_DCS_DONE_23_EINT_MASK         0x1000\t \n#define WM8995_IM_DCS_DONE_23_EINT_SHIFT            12\t \n#define WM8995_IM_DCS_DONE_23_EINT_WIDTH             1\t \n#define WM8995_IM_DCS_DONE_01_EINT              0x0800\t \n#define WM8995_IM_DCS_DONE_01_EINT_MASK         0x0800\t \n#define WM8995_IM_DCS_DONE_01_EINT_SHIFT            11\t \n#define WM8995_IM_DCS_DONE_01_EINT_WIDTH             1\t \n#define WM8995_IM_WSEQ_DONE_EINT                0x0400\t \n#define WM8995_IM_WSEQ_DONE_EINT_MASK           0x0400\t \n#define WM8995_IM_WSEQ_DONE_EINT_SHIFT              10\t \n#define WM8995_IM_WSEQ_DONE_EINT_WIDTH               1\t \n#define WM8995_IM_FIFOS_ERR_EINT                0x0200\t \n#define WM8995_IM_FIFOS_ERR_EINT_MASK           0x0200\t \n#define WM8995_IM_FIFOS_ERR_EINT_SHIFT               9\t \n#define WM8995_IM_FIFOS_ERR_EINT_WIDTH               1\t \n#define WM8995_IM_AIF2DRC_SIG_DET_EINT          0x0100\t \n#define WM8995_IM_AIF2DRC_SIG_DET_EINT_MASK     0x0100\t \n#define WM8995_IM_AIF2DRC_SIG_DET_EINT_SHIFT         8\t \n#define WM8995_IM_AIF2DRC_SIG_DET_EINT_WIDTH         1\t \n#define WM8995_IM_AIF1DRC2_SIG_DET_EINT         0x0080\t \n#define WM8995_IM_AIF1DRC2_SIG_DET_EINT_MASK    0x0080\t \n#define WM8995_IM_AIF1DRC2_SIG_DET_EINT_SHIFT        7\t \n#define WM8995_IM_AIF1DRC2_SIG_DET_EINT_WIDTH        1\t \n#define WM8995_IM_AIF1DRC1_SIG_DET_EINT         0x0040\t \n#define WM8995_IM_AIF1DRC1_SIG_DET_EINT_MASK    0x0040\t \n#define WM8995_IM_AIF1DRC1_SIG_DET_EINT_SHIFT        6\t \n#define WM8995_IM_AIF1DRC1_SIG_DET_EINT_WIDTH        1\t \n#define WM8995_IM_SRC2_LOCK_EINT                0x0020\t \n#define WM8995_IM_SRC2_LOCK_EINT_MASK           0x0020\t \n#define WM8995_IM_SRC2_LOCK_EINT_SHIFT               5\t \n#define WM8995_IM_SRC2_LOCK_EINT_WIDTH               1\t \n#define WM8995_IM_SRC1_LOCK_EINT                0x0010\t \n#define WM8995_IM_SRC1_LOCK_EINT_MASK           0x0010\t \n#define WM8995_IM_SRC1_LOCK_EINT_SHIFT               4\t \n#define WM8995_IM_SRC1_LOCK_EINT_WIDTH               1\t \n#define WM8995_IM_FLL2_LOCK_EINT                0x0008\t \n#define WM8995_IM_FLL2_LOCK_EINT_MASK           0x0008\t \n#define WM8995_IM_FLL2_LOCK_EINT_SHIFT               3\t \n#define WM8995_IM_FLL2_LOCK_EINT_WIDTH               1\t \n#define WM8995_IM_FLL1_LOCK_EINT                0x0004\t \n#define WM8995_IM_FLL1_LOCK_EINT_MASK           0x0004\t \n#define WM8995_IM_FLL1_LOCK_EINT_SHIFT               2\t \n#define WM8995_IM_FLL1_LOCK_EINT_WIDTH               1\t \n#define WM8995_IM_HP_DONE_EINT                  0x0002\t \n#define WM8995_IM_HP_DONE_EINT_MASK             0x0002\t \n#define WM8995_IM_HP_DONE_EINT_SHIFT                 1\t \n#define WM8995_IM_HP_DONE_EINT_WIDTH                 1\t \n#define WM8995_IM_MICD_EINT                     0x0001\t \n#define WM8995_IM_MICD_EINT_MASK                0x0001\t \n#define WM8995_IM_MICD_EINT_SHIFT                    0\t \n#define WM8995_IM_MICD_EINT_WIDTH                    1\t \n\n \n#define WM8995_IM_IRQ                           0x0001\t \n#define WM8995_IM_IRQ_MASK                      0x0001\t \n#define WM8995_IM_IRQ_SHIFT                          0\t \n#define WM8995_IM_IRQ_WIDTH                          1\t \n\n \n#define WM8995_SPK1L_ENA                        0x0010\t \n#define WM8995_SPK1L_ENA_MASK                   0x0010\t \n#define WM8995_SPK1L_ENA_SHIFT                       4\t \n#define WM8995_SPK1L_ENA_WIDTH                       1\t \n#define WM8995_SPK1L_MUTE                       0x0008\t \n#define WM8995_SPK1L_MUTE_MASK                  0x0008\t \n#define WM8995_SPK1L_MUTE_SHIFT                      3\t \n#define WM8995_SPK1L_MUTE_WIDTH                      1\t \n#define WM8995_SPK1L_MUTE_ZC                    0x0004\t \n#define WM8995_SPK1L_MUTE_ZC_MASK               0x0004\t \n#define WM8995_SPK1L_MUTE_ZC_SHIFT                   2\t \n#define WM8995_SPK1L_MUTE_ZC_WIDTH                   1\t \n#define WM8995_SPK1L_SRC_MASK                   0x0003\t \n#define WM8995_SPK1L_SRC_SHIFT                       0\t \n#define WM8995_SPK1L_SRC_WIDTH                       2\t \n\n \n#define WM8995_SPK1R_ENA                        0x0010\t \n#define WM8995_SPK1R_ENA_MASK                   0x0010\t \n#define WM8995_SPK1R_ENA_SHIFT                       4\t \n#define WM8995_SPK1R_ENA_WIDTH                       1\t \n#define WM8995_SPK1R_MUTE                       0x0008\t \n#define WM8995_SPK1R_MUTE_MASK                  0x0008\t \n#define WM8995_SPK1R_MUTE_SHIFT                      3\t \n#define WM8995_SPK1R_MUTE_WIDTH                      1\t \n#define WM8995_SPK1R_MUTE_ZC                    0x0004\t \n#define WM8995_SPK1R_MUTE_ZC_MASK               0x0004\t \n#define WM8995_SPK1R_MUTE_ZC_SHIFT                   2\t \n#define WM8995_SPK1R_MUTE_ZC_WIDTH                   1\t \n#define WM8995_SPK1R_SRC_MASK                   0x0003\t \n#define WM8995_SPK1R_SRC_SHIFT                       0\t \n#define WM8995_SPK1R_SRC_WIDTH                       2\t \n\n \n#define WM8995_SPK1_MUTE_SEQ1_MASK              0x00FF\t \n#define WM8995_SPK1_MUTE_SEQ1_SHIFT                  0\t \n#define WM8995_SPK1_MUTE_SEQ1_WIDTH                  8\t \n\n \n#define WM8995_SPK2L_ENA                        0x0010\t \n#define WM8995_SPK2L_ENA_MASK                   0x0010\t \n#define WM8995_SPK2L_ENA_SHIFT                       4\t \n#define WM8995_SPK2L_ENA_WIDTH                       1\t \n#define WM8995_SPK2L_MUTE                       0x0008\t \n#define WM8995_SPK2L_MUTE_MASK                  0x0008\t \n#define WM8995_SPK2L_MUTE_SHIFT                      3\t \n#define WM8995_SPK2L_MUTE_WIDTH                      1\t \n#define WM8995_SPK2L_MUTE_ZC                    0x0004\t \n#define WM8995_SPK2L_MUTE_ZC_MASK               0x0004\t \n#define WM8995_SPK2L_MUTE_ZC_SHIFT                   2\t \n#define WM8995_SPK2L_MUTE_ZC_WIDTH                   1\t \n#define WM8995_SPK2L_SRC_MASK                   0x0003\t \n#define WM8995_SPK2L_SRC_SHIFT                       0\t \n#define WM8995_SPK2L_SRC_WIDTH                       2\t \n\n \n#define WM8995_SPK2R_ENA                        0x0010\t \n#define WM8995_SPK2R_ENA_MASK                   0x0010\t \n#define WM8995_SPK2R_ENA_SHIFT                       4\t \n#define WM8995_SPK2R_ENA_WIDTH                       1\t \n#define WM8995_SPK2R_MUTE                       0x0008\t \n#define WM8995_SPK2R_MUTE_MASK                  0x0008\t \n#define WM8995_SPK2R_MUTE_SHIFT                      3\t \n#define WM8995_SPK2R_MUTE_WIDTH                      1\t \n#define WM8995_SPK2R_MUTE_ZC                    0x0004\t \n#define WM8995_SPK2R_MUTE_ZC_MASK               0x0004\t \n#define WM8995_SPK2R_MUTE_ZC_SHIFT                   2\t \n#define WM8995_SPK2R_MUTE_ZC_WIDTH                   1\t \n#define WM8995_SPK2R_SRC_MASK                   0x0003\t \n#define WM8995_SPK2R_SRC_SHIFT                       0\t \n#define WM8995_SPK2R_SRC_WIDTH                       2\t \n\n \n#define WM8995_SPK2_MUTE_SEQ1_MASK              0x00FF\t \n#define WM8995_SPK2_MUTE_SEQ1_SHIFT                  0\t \n#define WM8995_SPK2_MUTE_SEQ1_WIDTH                  8\t \n\n#define WM8995_CLASS_W_SWITCH(xname, reg, shift, max, invert) \\\n\tSOC_SINGLE_EXT(xname, reg, shift, max, invert, \\\n\t\tsnd_soc_dapm_get_volsw, wm8995_put_class_w)\n\nstruct wm8995_reg_access {\n\tu16 read;\n\tu16 write;\n\tu16 vol;\n};\n\n \nenum clk_src {\n\tWM8995_SYSCLK_MCLK1 = 1,\n\tWM8995_SYSCLK_MCLK2,\n\tWM8995_SYSCLK_FLL1,\n\tWM8995_SYSCLK_FLL2,\n\tWM8995_SYSCLK_OPCLK\n};\n\n#define WM8995_FLL1 1\n#define WM8995_FLL2 2\n\n#define WM8995_FLL_SRC_MCLK1  1\n#define WM8995_FLL_SRC_MCLK2  2\n#define WM8995_FLL_SRC_LRCLK  3\n#define WM8995_FLL_SRC_BCLK   4\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}