Fitter report for top_de0_cv
Wed Feb 03 19:15:32 2016
Quartus Prime Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed Feb 03 19:15:32 2016       ;
; Quartus Prime Version           ; 15.1.1 Build 189 12/02/2015 SJ Lite Edition ;
; Revision Name                   ; top_de0_cv                                  ;
; Top-level Entity Name           ; top_de0_cv                                  ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CEBA4F23C7                                 ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 14,314 / 18,480 ( 77 % )                    ;
; Total registers                 ; 16309                                       ;
; Total pins                      ; 167 / 224 ( 75 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,127,736 / 3,153,920 ( 67 % )              ;
; Total RAM Blocks                ; 308 / 308 ( 100 % )                         ;
; Total DSP Blocks                ; 3 / 66 ( 5 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 4 ( 25 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CEBA4F23C7                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.49        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.8%      ;
;     Processor 3            ;  16.1%      ;
;     Processor 4            ;  15.1%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; VGA_HS        ; Missing drive strength and slew rate ;
; VGA_VS        ; Missing drive strength and slew rate ;
; VGA_R[0]      ; Missing drive strength and slew rate ;
; VGA_R[1]      ; Missing drive strength and slew rate ;
; VGA_R[2]      ; Missing drive strength and slew rate ;
; VGA_R[3]      ; Missing drive strength and slew rate ;
; VGA_G[0]      ; Missing drive strength and slew rate ;
; VGA_G[1]      ; Missing drive strength and slew rate ;
; VGA_G[2]      ; Missing drive strength and slew rate ;
; VGA_G[3]      ; Missing drive strength and slew rate ;
; VGA_B[0]      ; Missing drive strength and slew rate ;
; VGA_B[1]      ; Missing drive strength and slew rate ;
; VGA_B[2]      ; Missing drive strength and slew rate ;
; VGA_B[3]      ; Missing drive strength and slew rate ;
; SD_CLK        ; Missing drive strength and slew rate ;
; SD_CMD        ; Missing drive strength and slew rate ;
; DRAM_CLK      ; Missing drive strength and slew rate ;
; LEDR[0]       ; Missing drive strength and slew rate ;
; LEDR[1]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[10] ; Missing drive strength and slew rate ;
; DRAM_CAS_N    ; Missing drive strength and slew rate ;
; DRAM_CKE      ; Missing drive strength and slew rate ;
; DRAM_RAS_N    ; Missing drive strength and slew rate ;
; DRAM_WE_N     ; Missing drive strength and slew rate ;
; UART_TXD      ; Missing drive strength and slew rate ;
; LEDR[2]       ; Missing drive strength and slew rate ;
; LEDR[3]       ; Missing drive strength and slew rate ;
; LEDR[4]       ; Missing drive strength and slew rate ;
; LEDR[5]       ; Missing drive strength and slew rate ;
; LEDR[6]       ; Missing drive strength and slew rate ;
; LEDR[7]       ; Missing drive strength and slew rate ;
; LEDR[8]       ; Missing drive strength and slew rate ;
; LEDR[9]       ; Missing drive strength and slew rate ;
; HEX0[0]       ; Missing drive strength and slew rate ;
; HEX0[1]       ; Missing drive strength and slew rate ;
; HEX0[2]       ; Missing drive strength and slew rate ;
; HEX0[3]       ; Missing drive strength and slew rate ;
; HEX0[4]       ; Missing drive strength and slew rate ;
; HEX0[5]       ; Missing drive strength and slew rate ;
; HEX0[6]       ; Missing drive strength and slew rate ;
; HEX1[0]       ; Missing drive strength and slew rate ;
; HEX1[1]       ; Missing drive strength and slew rate ;
; HEX1[2]       ; Missing drive strength and slew rate ;
; HEX1[3]       ; Missing drive strength and slew rate ;
; HEX1[4]       ; Missing drive strength and slew rate ;
; HEX1[5]       ; Missing drive strength and slew rate ;
; HEX1[6]       ; Missing drive strength and slew rate ;
; HEX2[0]       ; Missing drive strength and slew rate ;
; HEX2[1]       ; Missing drive strength and slew rate ;
; HEX2[2]       ; Missing drive strength and slew rate ;
; HEX2[3]       ; Missing drive strength and slew rate ;
; HEX2[4]       ; Missing drive strength and slew rate ;
; HEX2[5]       ; Missing drive strength and slew rate ;
; HEX2[6]       ; Missing drive strength and slew rate ;
; HEX3[0]       ; Missing drive strength and slew rate ;
; HEX3[1]       ; Missing drive strength and slew rate ;
; HEX3[2]       ; Missing drive strength and slew rate ;
; HEX3[3]       ; Missing drive strength and slew rate ;
; HEX3[4]       ; Missing drive strength and slew rate ;
; HEX3[5]       ; Missing drive strength and slew rate ;
; HEX3[6]       ; Missing drive strength and slew rate ;
; HEX4[0]       ; Missing drive strength and slew rate ;
; HEX4[1]       ; Missing drive strength and slew rate ;
; HEX4[2]       ; Missing drive strength and slew rate ;
; HEX4[3]       ; Missing drive strength and slew rate ;
; HEX4[4]       ; Missing drive strength and slew rate ;
; HEX4[5]       ; Missing drive strength and slew rate ;
; HEX4[6]       ; Missing drive strength and slew rate ;
; HEX5[0]       ; Missing drive strength and slew rate ;
; HEX5[1]       ; Missing drive strength and slew rate ;
; HEX5[2]       ; Missing drive strength and slew rate ;
; HEX5[3]       ; Missing drive strength and slew rate ;
; HEX5[4]       ; Missing drive strength and slew rate ;
; HEX5[5]       ; Missing drive strength and slew rate ;
; HEX5[6]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[11] ; Missing drive strength and slew rate ;
; DRAM_ADDR[12] ; Missing drive strength and slew rate ;
; DRAM_BA[0]    ; Missing drive strength and slew rate ;
; DRAM_BA[1]    ; Missing drive strength and slew rate ;
; DRAM_CS_N     ; Missing drive strength and slew rate ;
; DRAM_LDQM     ; Missing drive strength and slew rate ;
; DRAM_UDQM     ; Missing drive strength and slew rate ;
; SD_DATA[0]    ; Missing drive strength and slew rate ;
; SD_DATA[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[0]    ; Missing drive strength and slew rate ;
; DRAM_DQ[1]    ; Missing drive strength and slew rate ;
; DRAM_DQ[2]    ; Missing drive strength and slew rate ;
; DRAM_DQ[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[4]    ; Missing drive strength and slew rate ;
; DRAM_DQ[5]    ; Missing drive strength and slew rate ;
; DRAM_DQ[6]    ; Missing drive strength and slew rate ;
; DRAM_DQ[7]    ; Missing drive strength and slew rate ;
; DRAM_DQ[8]    ; Missing drive strength and slew rate ;
; DRAM_DQ[9]    ; Missing drive strength and slew rate ;
; DRAM_DQ[10]   ; Missing drive strength and slew rate ;
; DRAM_DQ[11]   ; Missing drive strength and slew rate ;
; DRAM_DQ[12]   ; Missing drive strength and slew rate ;
; DRAM_DQ[13]   ; Missing drive strength and slew rate ;
; DRAM_DQ[14]   ; Missing drive strength and slew rate ;
; DRAM_DQ[15]   ; Missing drive strength and slew rate ;
; SD_DATA[1]    ; Missing drive strength and slew rate ;
; SD_DATA[2]    ; Missing drive strength and slew rate ;
; GPIO[0]       ; Missing drive strength and slew rate ;
; GPIO[1]       ; Missing drive strength and slew rate ;
; GPIO[2]       ; Missing drive strength and slew rate ;
; GPIO[3]       ; Missing drive strength and slew rate ;
; GPIO[4]       ; Missing drive strength and slew rate ;
; GPIO[5]       ; Missing drive strength and slew rate ;
; GPIO[6]       ; Missing drive strength and slew rate ;
; GPIO[7]       ; Missing drive strength and slew rate ;
; GPIO[8]       ; Missing drive strength and slew rate ;
; GPIO[9]       ; Missing drive strength and slew rate ;
; GPIO[10]      ; Missing drive strength and slew rate ;
; GPIO[11]      ; Missing drive strength and slew rate ;
; GPIO[12]      ; Missing drive strength and slew rate ;
; GPIO[13]      ; Missing drive strength and slew rate ;
; GPIO[14]      ; Missing drive strength and slew rate ;
; GPIO[15]      ; Missing drive strength and slew rate ;
; GPIO[16]      ; Missing drive strength and slew rate ;
; GPIO[17]      ; Missing drive strength and slew rate ;
; GPIO[18]      ; Missing drive strength and slew rate ;
; GPIO[19]      ; Missing drive strength and slew rate ;
; GPIO[20]      ; Missing drive strength and slew rate ;
; GPIO[21]      ; Missing drive strength and slew rate ;
; GPIO[22]      ; Missing drive strength and slew rate ;
; GPIO[23]      ; Missing drive strength and slew rate ;
; GPIO[24]      ; Missing drive strength and slew rate ;
; GPIO[25]      ; Missing drive strength and slew rate ;
; GPIO[26]      ; Missing drive strength and slew rate ;
; GPIO[27]      ; Missing drive strength and slew rate ;
; GPIO[28]      ; Missing drive strength and slew rate ;
; GPIO[29]      ; Missing drive strength and slew rate ;
; GPIO[30]      ; Missing drive strength and slew rate ;
; GPIO[31]      ; Missing drive strength and slew rate ;
; GPIO[32]      ; Missing drive strength and slew rate ;
; GPIO[33]      ; Missing drive strength and slew rate ;
; GPIO[34]      ; Missing drive strength and slew rate ;
; GPIO[35]      ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                              ; Action     ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                            ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                             ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                                                                                                                                       ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i|outclk_wire[3]~CLKENA0                                                                                                                                                                                                                       ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; KEY[0]~inputCLKENA0                                                                                                                                                                                                                                                                                                                               ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|out_address_reg_a[0]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|out_address_reg_a[0]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; dev_interconnect:DEV_INTERCONNECT|b_req_data[8]                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dev_interconnect:DEV_INTERCONNECT|b_req_data[8]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; dev_interconnect:DEV_INTERCONNECT|b_req_data[11]                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dev_interconnect:DEV_INTERCONNECT|b_req_data[11]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; dev_interconnect:DEV_INTERCONNECT|b_req_data[13]                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dev_interconnect:DEV_INTERCONNECT|b_req_data[13]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[8]                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[8]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; dev_interconnect:DEV_INTERCONNECT|b_req_rw                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dev_interconnect:DEV_INTERCONNECT|b_req_rw~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|b_get_counter[0]                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|b_get_counter[0]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|b_get_counter[1]                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|b_get_counter[1]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|b_get_counter[2]                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|b_get_counter[2]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|b_get_counter[8]                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|b_get_counter[8]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|b_get_counter[10]                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|b_get_counter[10]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|b_get_counter[13]                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|b_get_counter[13]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|b_get_end                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|b_get_end~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[1]                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[1]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[2]                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[2]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[4]                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[4]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[6]                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[6]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[9]                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[9]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[10]                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[10]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[11]                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[11]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[12]                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[12]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[13]                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[13]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[14]                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[14]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[18]                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[18]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[22]                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[22]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated|dffe2a[0]                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated|dffe2a[0]~DUPLICATE                                                                      ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated|dffe2a[0]                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated|dffe2a[0]~DUPLICATE                                                                          ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_qng:auto_generated|dffe2a[0]                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_qng:auto_generated|dffe2a[0]~DUPLICATE                                                                        ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_qng:auto_generated|dffe2a[1]                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_qng:auto_generated|dffe2a[1]~DUPLICATE                                                                        ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|clr_read_reg                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|clr_read_reg~DUPLICATE                                                                                                                               ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end1_cyc_reg2                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end1_cyc_reg2~DUPLICATE                                                                                                                              ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_reg                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_reg~DUPLICATE                                                                                                                                 ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_read_reg                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_read_reg~DUPLICATE                                                                                                                               ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg~DUPLICATE                                                                                                                                 ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[0]                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[0]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[1]                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[1]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[2]                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[2]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[3]                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[3]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[0]                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[0]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[1]                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[1]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[3]                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[3]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[0]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[0]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[1]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[1]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_wr_counter[0]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_wr_counter[0]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_wr_counter[2]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_wr_counter[2]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|bPs2Scancode[1]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|bPs2Scancode[1]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|bPs2Scancode[2]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|bPs2Scancode[2]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|bPs2Scancode[3]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|bPs2Scancode[3]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|bPs2Scancode[5]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|bPs2Scancode[5]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|bPs2Scancode[6]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|bPs2Scancode[6]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|bState[3]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|bState[3]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_chatta_can_50mhz_25us:PS2_CHATTA_CAN|counter[0]                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_chatta_can_50mhz_25us:PS2_CHATTA_CAN|counter[0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_chatta_can_50mhz_25us:PS2_CHATTA_CAN|counter[1]                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_chatta_can_50mhz_25us:PS2_CHATTA_CAN|counter[1]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_write_pointer[1]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_write_pointer[1]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_write_pointer[2]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_write_pointer[2]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_write_pointer[3]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_write_pointer[3]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_write_pointer[4]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_write_pointer[4]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory~0                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory~0DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_read_pointer[0]                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_read_pointer[0]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_write_pointer[1]                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_write_pointer[1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_write_pointer[2]                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_write_pointer[2]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_write_pointer[3]                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_write_pointer[3]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_read_pointer[0]                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_read_pointer[0]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_read_pointer[3]                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_read_pointer[3]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_write_pointer[0]                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_write_pointer[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[0]                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[0]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[6]                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[6]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[7]                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[7]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[11]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[11]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[17]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[17]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[18]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[18]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[21]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[21]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[23]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[23]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[25]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[25]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[26]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[26]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[27]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[27]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[29]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[29]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[30]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[30]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[33]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[33]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[36]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[36]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[38]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[38]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[40]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[40]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[41]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[41]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[44]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[44]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[49]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[49]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[51]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[51]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[53]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[53]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[55]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[55]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[58]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[58]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[63]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR|b_counter[63]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[0]                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR|b_data[0]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PPCR|b_data[19]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PPCR|b_data[19]~DUPLICATE                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[0]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[0]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[2]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[2]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[4]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[4]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[5]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[5]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[7]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[7]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[14]                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[14]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[16]                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[16]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[20]                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[20]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[21]                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[21]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[22]                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[22]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[25]                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[25]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[27]                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[27]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[28]                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[28]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[29]                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[29]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:SPR|b_data[25]                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:SPR|b_data[25]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:SPR|b_data[28]                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:SPR|b_data[28]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_cmd[3]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_cmd[3]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_ex_adder                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_ex_adder~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_ex_branch                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_ex_branch~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_ex_ldst                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_ex_ldst~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_ex_shift                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_ex_shift~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_ex_sys_ldst                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_ex_sys_ldst~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_ex_sys_reg                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_ex_sys_reg~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_pc[22]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_pc[22]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_pc[24]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_pc[24]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0_pointer[1]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0_pointer[1]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0_pointer[2]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0_pointer[2]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0_pointer[3]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0_pointer[3]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0_sysreg                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0_sysreg~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1[1]                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1[1]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1_imm                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1_imm~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1_pointer[1]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1_pointer[1]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1_pointer[2]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1_pointer[2]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1_pointer[3]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1_pointer[3]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0[2]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0[2]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0[4]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0[4]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[1]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[1]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[2]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[2]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[3]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[3]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[4]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[4]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_destination[0]                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_destination[0]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_destination[2]                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_destination[2]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_destination[3]                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_destination[3]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_destination_sysreg                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_destination_sysreg~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[0]                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[0]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[1]                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[1]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[9]                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[9]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[10]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[10]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[15]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[15]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[16]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[16]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[20]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[20]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[24]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[24]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[25]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[25]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[29]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[29]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[30]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[30]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[32]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[32]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[35]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[35]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[37]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[37]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[39]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[39]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[41]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[41]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[43]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[43]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[44]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[44]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[45]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[45]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[52]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[52]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[53]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[53]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[54]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[54]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[57]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[57]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[7]                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[7]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[9]                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[9]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[10]                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[10]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[13]                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[13]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[14]                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[14]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[15]                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[15]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[17]                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[17]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[19]                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[19]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[20]                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[20]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[27]                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[27]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[1]                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[1]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[8]                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[8]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[9]                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[9]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[10]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[10]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[15]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[15]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[18]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[18]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[19]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[19]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[20]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[20]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[22]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[22]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[23]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[23]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[26]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[26]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[30]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[30]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[0]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[0]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[19]                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[19]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[20]                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[20]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[21]                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[21]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_LOAD                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_LOAD~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_NORMAL                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_NORMAL~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_RELOAD                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_RELOAD~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_writeback                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_writeback~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG|b_sysreg_flags[2]                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG|b_sysreg_flags[2]~DUPLICATE                                                                                                                          ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[3]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[3]~DUPLICATE                                                                                                      ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[4]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[4]~DUPLICATE                                                                                                      ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[5]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[5]~DUPLICATE                                                                                                      ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[6]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[6]~DUPLICATE                                                                                                      ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[9]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[9]~DUPLICATE                                                                                                      ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[11]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[11]~DUPLICATE                                                                                                     ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[14]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[14]~DUPLICATE                                                                                                     ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[15]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[15]~DUPLICATE                                                                                                     ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[16]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[16]~DUPLICATE                                                                                                     ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[17]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[17]~DUPLICATE                                                                                                     ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[21]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[21]~DUPLICATE                                                                                                     ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[23]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[23]~DUPLICATE                                                                                                     ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_destination[1]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_destination[1]~DUPLICATE                                                                                               ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_destination[2]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_destination[2]~DUPLICATE                                                                                               ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_destination[3]                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_destination[3]~DUPLICATE                                                                                               ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_valid                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_valid~DUPLICATE                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[2]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[2]~DUPLICATE                                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[3]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[3]~DUPLICATE                                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[5]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[5]~DUPLICATE                                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[22]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[22]~DUPLICATE                                                                                                          ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[35]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[35]~DUPLICATE                                                                                                          ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[43]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[43]~DUPLICATE                                                                                                          ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[54]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[54]~DUPLICATE                                                                                                          ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[0]                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[0]~DUPLICATE                                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[2]                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[2]~DUPLICATE                                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[4]                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[4]~DUPLICATE                                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[6]                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[6]~DUPLICATE                                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[8]                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[8]~DUPLICATE                                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[14]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[14]~DUPLICATE                                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[15]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[15]~DUPLICATE                                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[18]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[18]~DUPLICATE                                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[21]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[21]~DUPLICATE                                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[27]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[27]~DUPLICATE                                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[31]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[31]~DUPLICATE                                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[17]                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[17]~DUPLICATE                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_state.PL_STT_REQ                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_state.PL_STT_REQ~DUPLICATE                                                                                                                          ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_state.PL_STT_WAIT                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_state.PL_STT_WAIT~DUPLICATE                                                                                                                         ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_fetch_addr[6]                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_fetch_addr[6]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_fetch_addr[7]                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_fetch_addr[7]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_fetch_addr[8]                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_fetch_addr[8]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_fetch_addr[25]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_fetch_addr[25]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_fetch_addr[26]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_fetch_addr[26]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_fetch_addr[27]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_fetch_addr[27]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_fetch_addr[31]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_fetch_addr[31]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_get_addr[4]                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_get_addr[4]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_lru[1][0]                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_lru[1][0]~DUPLICATE                                                                                      ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_lru[3][0]                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_lru[3][0]~DUPLICATE                                                                                      ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_lru[2][0]                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_lru[2][0]~DUPLICATE                                                                                      ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_lru[4][0]                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_lru[4][0]~DUPLICATE                                                                                      ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|rd_counter[0]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|rd_counter[0]~DUPLICATE                                                                                                          ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|rd_counter[1]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|rd_counter[1]~DUPLICATE                                                                                                          ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|rd_counter[3]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|rd_counter[3]~DUPLICATE                                                                                                          ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|wr_counter[0]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|wr_counter[0]~DUPLICATE                                                                                                          ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|wr_counter[1]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|wr_counter[1]~DUPLICATE                                                                                                          ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|wr_counter[3]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|wr_counter[3]~DUPLICATE                                                                                                          ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|wrreq_delaya[1]                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|wrreq_delaya[1]~DUPLICATE ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_hw_irq_valid                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_hw_irq_valid~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[5]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[5]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[6]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[6]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[7]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[7]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[8]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[8]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[9]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[9]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[10]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[10]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[11]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[11]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[12]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[12]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[14]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[14]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[15]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[15]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[16]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[16]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[20]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[20]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[22]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[22]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[23]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[23]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[31]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[31]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_data[11]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_data[11]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_data[12]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_data[12]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_data[24]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_data[24]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state.L_PARAM_MEMGET                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state.L_PARAM_MEMGET~DUPLICATE                                                                                                                               ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_mask[0]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_mask[0]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_mask[2]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_mask[2]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[2]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[2]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|b_lru_timer[1]                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|b_lru_timer[1]~DUPLICATE                                                                                         ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|b_lru_timer[14]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|b_lru_timer[14]~DUPLICATE                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|b_rd_addr[3]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|b_rd_addr[3]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|b_rd_addr[4]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|b_rd_addr[4]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[0][16]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[0][16]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][0]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][0]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][2]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][2]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][10]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][10]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][18]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][18]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][19]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][19]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[6][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[6][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[7][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[7][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][0]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][0]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][2]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][2]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][15]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][15]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][4]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][4]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][0]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][5]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][5]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[0][18]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[0][18]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[0][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[0][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][6]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][6]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][7]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][7]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][14]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][14]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][16]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][16]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[2][18]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[2][18]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[2][19]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[2][19]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[2][21]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[2][21]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[2][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[2][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][11]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][11]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][20]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][20]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][1]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][1]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][19]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][19]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][0]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][0]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][1]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][1]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][2]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][2]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][7]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][7]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][10]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][10]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][12]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][12]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][14]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][14]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][21]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][21]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][0]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][0]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][2]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][2]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][10]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][10]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][13]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][13]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][14]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][14]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][12]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][12]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][18]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][18]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][3]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][3]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][5]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][5]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][9]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][9]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][11]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][11]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][20]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][20]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][0]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][10]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][10]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][17]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][17]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[13][4]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[13][4]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[13][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[13][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][5]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][5]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][7]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][7]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][10]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][10]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][11]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][11]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][15]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][15]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][20]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][20]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[0][13]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[0][13]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[1][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[1][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[2][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[2][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][2]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][2]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][14]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][14]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][17]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][17]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][20]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][20]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[4][3]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[4][3]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[4][13]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[4][13]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[4][15]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[4][15]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[4][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[4][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[5][20]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[5][20]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[5][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[5][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[5][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[5][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][4]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][4]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][12]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][12]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][5]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][5]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][13]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][13]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][5]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][5]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][13]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][13]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[9][0]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[9][0]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[9][14]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[9][14]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[9][15]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[9][15]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[9][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[9][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][20]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][20]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][14]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][14]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][18]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][18]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][19]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][19]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[13][0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[13][0]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[13][13]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[13][13]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[13][19]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[13][19]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[13][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[13][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][1]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][1]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][18]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][18]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][19]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][19]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[0][9]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[0][9]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[2][3]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[2][3]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[2][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[2][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[4][3]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[4][3]~DUPLICATE                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[4][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[4][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[5][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[5][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[5][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[5][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[7][21]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[7][21]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[8][17]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[8][17]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[8][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[8][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[9][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[9][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[10][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[10][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[11][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[11][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[11][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[11][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[12][2]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[12][2]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[12][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[12][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][20]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][20]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[15][9]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[15][9]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[15][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[15][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[1]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[1]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[12]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[12]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[15]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[15]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[71]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[71]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[73]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[73]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[88]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[88]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[89]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[89]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[90]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[90]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[97]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[97]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[98]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[98]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[99]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[99]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[100]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[100]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[104]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[104]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[106]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[106]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[107]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[107]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[110]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[110]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[129]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[129]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[138]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[138]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[139]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[139]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[141]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[141]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[146]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[146]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[147]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[147]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[149]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[149]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[156]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[156]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[161]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[161]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[164]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[164]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[167]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[167]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[171]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[171]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[172]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[172]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[173]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[173]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[179]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[179]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[190]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[190]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[198]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[198]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[201]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[201]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[203]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[203]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[204]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[204]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[207]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[207]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[219]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[219]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[225]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[225]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[227]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[227]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[228]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[228]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[230]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[230]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[231]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[231]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[232]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[232]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[233]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[233]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[234]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[234]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[238]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[238]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[248]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[248]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[252]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[252]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[256]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[256]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[260]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[260]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[270]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[270]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[271]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[271]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[275]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[275]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[277]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[277]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[280]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[280]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[282]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[282]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[283]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[283]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[293]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[293]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[301]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[301]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[303]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[303]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[304]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[304]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[311]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[311]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[312]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[312]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[313]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[313]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[314]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[314]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[316]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[316]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[320]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[320]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[325]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[325]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[326]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[326]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[327]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[327]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[329]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[329]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[335]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[335]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[338]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[338]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[345]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[345]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[350]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[350]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[357]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[357]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[366]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[366]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[374]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[374]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[377]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[377]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[388]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[388]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[389]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[389]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[390]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[390]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[394]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[394]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[396]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[396]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[402]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[402]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[410]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[410]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[417]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[417]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[420]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[420]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[425]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[425]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[430]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[430]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[435]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[435]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[438]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[438]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[443]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[443]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[452]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[452]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[455]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[455]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[465]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[465]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[475]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[475]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[485]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[485]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[490]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[490]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[491]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[491]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[499]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[499]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_get_state[0]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_get_state[0]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[6]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[6]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[7]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[7]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[8]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[8]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[10]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[10]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[12]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[12]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[13]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[13]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[15]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[15]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[16]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[16]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[17]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[17]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[18]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[18]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[19]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[19]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[22]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[22]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[24]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[24]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[26]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[26]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[28]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[28]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[30]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[30]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_main_state.L_PARAM_IDLE                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_main_state.L_PARAM_IDLE~DUPLICATE                                                                                                                                 ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|b_lru_timer[15]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|b_lru_timer[15]~DUPLICATE                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|b_rd_addr[3]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|b_rd_addr[3]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|b_rd_way[1]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|b_rd_way[1]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[0][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[0][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][16]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][16]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][11]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][11]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[6][16]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[6][16]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[7][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[7][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][16]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][16]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][16]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][16]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[13][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[13][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[0][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[0][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[1][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[1][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[2][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[2][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[5][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[5][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][23]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][23]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[3][12]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[3][12]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[3][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[3][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[4][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[4][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[5][20]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[5][20]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[7][12]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[7][12]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[7][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[7][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[7][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[7][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[8][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[8][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[9][22]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[9][22]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[9][23]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[9][23]~DUPLICATE                                                                                            ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[10][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[10][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[12][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[12][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[15][22]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[15][22]~DUPLICATE                                                                                           ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_state.L_PARAM_ALU_JUMP_IRQ_CALL                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_state.L_PARAM_ALU_JUMP_IRQ_CALL~DUPLICATE                                                                                                                          ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_state.L_PARAM_IDT_SET                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_state.L_PARAM_IDT_SET~DUPLICATE                                                                                                                                    ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_pcr[19]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_pcr[19]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_get_counter[0]                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_get_counter[0]~DUPLICATE                                                                                                    ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_get_counter[2]                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_get_counter[2]~DUPLICATE                                                                                                    ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_idt_data_valid                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_idt_data_valid~DUPLICATE                                                                                                    ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_read_counter[0]                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_read_counter[0]~DUPLICATE                                                                                                   ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_read_counter[1]                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_read_counter[1]~DUPLICATE                                                                                                   ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_read_counter[3]                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_read_counter[3]~DUPLICATE                                                                                                   ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_core2mem_data[13]                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_core2mem_data[13]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_core2mem_data[19]                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_core2mem_data[19]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_core2mem_mask[0]                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_core2mem_mask[0]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_core2mem_mask[3]                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_core2mem_mask[3]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[31]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[31]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[63]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[63]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[2]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[3]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[3]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[5]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[6]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[6]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[12]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[12]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[15]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[15]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[18]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[18]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[25]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[25]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[37]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[37]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[38]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[38]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[43]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[43]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[47]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[47]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[52]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[52]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|rd_counter[3]                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|rd_counter[3]~DUPLICATE                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|peripheral_interface_controller:PIC|b_cpu_addr[8]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|peripheral_interface_controller:PIC|b_cpu_addr[8]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|peripheral_interface_controller:PIC|b_cpu_addr[22]                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|peripheral_interface_controller:PIC|b_cpu_addr[22]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|peripheral_interface_controller:PIC|b_cpu_addr[29]                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|peripheral_interface_controller:PIC|b_cpu_addr[29]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_state[1]                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_state[1]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_state[2]                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_state[2]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|bn_idle                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|bn_idle~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_addr[1]                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_addr[1]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_addr[10]                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_addr[10]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_addr[22]                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_addr[22]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD1                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD1~DUPLICATE                                                                                                                                            ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD17                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD17~DUPLICATE                                                                                                                                           ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD24                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD24~DUPLICATE                                                                                                                                           ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|b_main_count[0]                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|b_main_count[0]~DUPLICATE                                                                                                                      ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|b_main_state.PL_MAIN_STT_CMD                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|b_main_state.PL_MAIN_STT_CMD~DUPLICATE                                                                                                         ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|b_main_state.PL_MAIN_STT_RESP_GET                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|b_main_state.PL_MAIN_STT_RESP_GET~DUPLICATE                                                                                                    ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|b_main_state.PL_MAIN_STT_RESP_REQ                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|b_main_state.PL_MAIN_STT_RESP_REQ~DUPLICATE                                                                                                    ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_count[1]                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_count[1]~DUPLICATE                                                                                                                      ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_count[2]                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_count[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_state.PL_MAIN_STT_CMD                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_state.PL_MAIN_STT_CMD~DUPLICATE                                                                                                         ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_state.PL_MAIN_STT_END                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_state.PL_MAIN_STT_END~DUPLICATE                                                                                                         ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_state.PL_MAIN_STT_IDLE                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_state.PL_MAIN_STT_IDLE~DUPLICATE                                                                                                        ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_state.PL_MAIN_STT_RESP_REQ                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_state.PL_MAIN_STT_RESP_REQ~DUPLICATE                                                                                                    ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_count[0]                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_count[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_count[2]                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_count[2]~DUPLICATE                                                                                                                    ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_state.PL_MAIN_STT_CMD                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_state.PL_MAIN_STT_CMD~DUPLICATE                                                                                                       ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_state.PL_MAIN_STT_RESP_REQ                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_state.PL_MAIN_STT_RESP_REQ~DUPLICATE                                                                                                  ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_count[1]                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_count[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DATA_GET                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DATA_GET~DUPLICATE                                                                                                  ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_STBLOCK_GET                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_STBLOCK_GET~DUPLICATE                                                                                               ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_STBLOCK_REQ                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_STBLOCK_REQ~DUPLICATE                                                                                               ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_recbuff_data[18]                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_recbuff_data[18]~DUPLICATE                                                                                                                 ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_recbuff_data[19]                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_recbuff_data[19]~DUPLICATE                                                                                                                 ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_recbuff_data[20]                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_recbuff_data[20]~DUPLICATE                                                                                                                 ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_recbuff_data[23]                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_recbuff_data[23]~DUPLICATE                                                                                                                 ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_recbuff_data[28]                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_recbuff_data[28]~DUPLICATE                                                                                                                 ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_recbuff_data[29]                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_recbuff_data[29]~DUPLICATE                                                                                                                 ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[8]                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[8]~DUPLICATE                                                                                                               ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[9]                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[9]~DUPLICATE                                                                                                               ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_state.PL_RECEIVE_STT_DATA_GET                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_state.PL_RECEIVE_STT_DATA_GET~DUPLICATE                                                                                            ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_count[0]                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_count[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_count[6]                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_count[6]~DUPLICATE                                                                                                                    ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state.PL_MAIN_STT_DUMMY_GET                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state.PL_MAIN_STT_DUMMY_GET~DUPLICATE                                                                                                 ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state.PL_MAIN_STT_IDLE                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state.PL_MAIN_STT_IDLE~DUPLICATE                                                                                                      ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_count[0]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_count[0]~DUPLICATE                                                                                                                   ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_count[1]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_count[1]~DUPLICATE                                                                                                                   ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_state.PL_MAIN_STT_WORK                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_state.PL_MAIN_STT_WORK~DUPLICATE                                                                                                     ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_transfer_layer:SPI_MASTER|b_clk_counter[9]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_transfer_layer:SPI_MASTER|b_clk_counter[9]~DUPLICATE                                                                                                                       ;                  ;                       ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_transfer_layer:SPI_MASTER|b_spi_state[0]                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_transfer_layer:SPI_MASTER|b_spi_state[0]~DUPLICATE                                                                                                                         ;                  ;                       ;
; sci_top:DEVICE_SCI|b_scicfg_ten                                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|b_scicfg_ten~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; sci_top:DEVICE_SCI|b_scicfg_tire[1]                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|b_scicfg_tire[1]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[0]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[0]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[1]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[1]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[2]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[2]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[5]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[5]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[7]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[7]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[11]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[11]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[13]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[13]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[15]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[15]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_if_data[3]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_if_data[3]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_rxd_buffer[4]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_rxd_buffer[4]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_rxd_buffer[6]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_rxd_buffer[6]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_read_pointer[0]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_read_pointer[0]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_read_pointer[2]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_read_pointer[2]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_write_pointer[1]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_write_pointer[1]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_write_pointer[2]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_write_pointer[2]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_write_pointer[3]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_write_pointer[3]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_write_pointer[0]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_write_pointer[0]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_write_pointer[2]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_write_pointer[2]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_IDLE                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_IDLE~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_START                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_START~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_WORKING                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state.IF_WORKING~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_txd_ack                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_txd_ack~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_txd_counter[3]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_txd_counter[3]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; sdram_controller:SDRAMC|loop[3]                                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sdram_controller:SDRAMC|loop[3]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory~0                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory~0DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_read_pointer[0]                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_read_pointer[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_write_pointer[0]                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_write_pointer[0]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_write_pointer[2]                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_write_pointer[2]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_write_pointer[0]                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_write_pointer[0]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_write_pointer[1]                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_write_pointer[1]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_write_pointer[3]                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_write_pointer[3]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; sdram_controller:SDRAMC|sub_state[0]                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sdram_controller:SDRAMC|sub_state[0]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; sdram_controller:SDRAMC|sub_state[2]                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sdram_controller:SDRAMC|sub_state[2]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; sdram_controller:SDRAMC|top_state.011                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sdram_controller:SDRAMC|top_state.011~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; sdram_controller:SDRAMC|top_state.100                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sdram_controller:SDRAMC|top_state.100~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; sdram_controller:SDRAMC|top_state.101                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sdram_controller:SDRAMC|top_state.101~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; sdram_controller:SDRAMC|tras_count[1]                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sdram_controller:SDRAMC|tras_count[1]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|main_state.PL_STT_CLEAR                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|main_state.PL_STT_CLEAR~DUPLICATE                                                                                                                                            ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|main_state.PL_STT_IDLE                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|main_state.PL_STT_IDLE~DUPLICATE                                                                                                                                             ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|req_data[15]                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|req_data[15]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|vram_addr[18]                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|vram_addr[18]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_addr[13]                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_addr[13]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_data[1]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_data[1]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_data[3]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_data[3]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_data[15]                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_data[15]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_addr[1]                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_addr[1]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_addr[3]                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_addr[3]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_addr[11]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_addr[11]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_addr[12]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_addr[12]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_addr[15]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_addr[15]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_addr[16]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_addr[16]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_addr[17]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_addr[17]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_block_count[2]                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_block_count[2]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_timing_reset_counter[1]                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_timing_reset_counter[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_timing_state.PL_TIMING_STT_RESET_FIFO                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_timing_state.PL_TIMING_STT_RESET_FIFO~DUPLICATE                                                                                                                            ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[0]                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[0]~DUPLICATE                                                                                                       ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[1]                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[1]~DUPLICATE                                                                                                       ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[2]                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[2]~DUPLICATE                                                                                                       ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[14]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[14]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[21]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[21]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[24]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[24]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[26]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[26]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[29]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[29]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[36]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[36]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[37]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[37]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[41]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[41]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[42]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[42]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[44]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[44]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[48]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[48]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[49]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[49]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[51]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[51]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[59]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[59]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[60]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[60]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[62]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[62]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[73]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[73]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[75]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[75]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[79]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[79]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[84]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[84]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[92]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[92]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[94]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[94]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[98]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[98]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[99]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[99]~DUPLICATE                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[108]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[108]~DUPLICATE                                                                                                     ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[113]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[113]~DUPLICATE                                                                                                     ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[121]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|queue_valid[121]~DUPLICATE                                                                                                     ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|rd_counter[0]                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|rd_counter[0]~DUPLICATE                                                                                                        ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|rd_counter[1]                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|rd_counter[1]~DUPLICATE                                                                                                        ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|rd_counter[2]                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|rd_counter[2]~DUPLICATE                                                                                                        ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|rd_counter[4]                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|rd_counter[4]~DUPLICATE                                                                                                        ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|rd_counter[6]                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|rd_counter[6]~DUPLICATE                                                                                                        ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|wr_counter[1]                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|wr_counter[1]~DUPLICATE                                                                                                        ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|wr_counter[2]                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|wr_counter[2]~DUPLICATE                                                                                                        ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|wr_counter[6]                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|wr_counter[6]~DUPLICATE                                                                                                        ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]~DUPLICATE                                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[6]                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[6]~DUPLICATE                                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[2]                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[3]                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[3]~DUPLICATE                                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[4]                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[4]~DUPLICATE                                                                                                                      ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_read_pointer[1]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_read_pointer[1]~DUPLICATE                                                                                                                   ;                  ;                       ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_write_pointer[0]                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_write_pointer[0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a16~portb_address_reg0FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a16~portb_address_reg1FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a16~portb_address_reg2FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a16~portb_address_reg3FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a144~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a144~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a144~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a144~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a152~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a152~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a152~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a152~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a160~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a160~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a160~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a160~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a192~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a192~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a192~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a192~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a208~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a208~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a208~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a208~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a216~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a216~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a216~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a216~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a256~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a256~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a256~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a256~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a272~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a272~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a272~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a272~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a280~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a280~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a280~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a280~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a288~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a288~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a288~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a288~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a320~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a320~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a320~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a320~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a336~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a336~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a336~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a336~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a344~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a344~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a344~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a344~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a352~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a352~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a352~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a352~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a400~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a400~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a400~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a400~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a408~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a408~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a408~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a408~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a464~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a464~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a464~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a464~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a472~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a472~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a472~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a472~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a16~portb_address_reg0FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a16~portb_address_reg1FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a16~portb_address_reg2FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a16~portb_address_reg3FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a144~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a144~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a144~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a144~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a152~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a152~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a152~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a152~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a160~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a160~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a160~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a160~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a192~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a192~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a192~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a192~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a208~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a208~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a208~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a208~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a216~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a216~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a216~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a216~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a256~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a256~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a256~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a256~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a272~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a272~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a272~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a272~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a280~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a280~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a280~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a280~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a288~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a288~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a288~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a288~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a320~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a320~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a320~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a320~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a336~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a336~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a336~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a336~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a344~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a344~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a344~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a344~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a352~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a352~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a352~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a352~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a400~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a400~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a400~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a400~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a408~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a408~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a408~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a408~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a464~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a464~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a464~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a464~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a472~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a472~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a472~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a472~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a16~portb_address_reg0FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a16~portb_address_reg1FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a16~portb_address_reg2FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a16~portb_address_reg3FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a144~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a144~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a144~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a144~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a160~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a160~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a160~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a160~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a192~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a192~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a192~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a192~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a208~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a208~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a208~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a208~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a256~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a256~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a256~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a256~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a272~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a272~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a272~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a272~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a280~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a280~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a280~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a280~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a288~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a288~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a288~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a288~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a320~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a320~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a320~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a320~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a336~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a336~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a336~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a336~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a344~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a344~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a344~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a344~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a352~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a352~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a352~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a352~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a400~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a400~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a400~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a400~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a408~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a408~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a408~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a408~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a464~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a464~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a464~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a464~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a472~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a472~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a472~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a472~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a16~portb_address_reg0FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a16~portb_address_reg1FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a16~portb_address_reg2FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a16~portb_address_reg3FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a128~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a128~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a128~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a128~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a144~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a144~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a144~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a144~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a192~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a192~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a192~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a192~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a208~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a208~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a208~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a208~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a256~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a256~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a256~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a256~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a272~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a272~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a272~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a272~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a280~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a280~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a280~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a280~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a320~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a320~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a320~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a320~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a336~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a336~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a336~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a336~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a344~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a344~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a344~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a344~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a384~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a384~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a384~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a384~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a400~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a400~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a400~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a400~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a408~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a408~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a408~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a408~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a448~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a448~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a448~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a448~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a464~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a464~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a464~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a464~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a472~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a472~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a472~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a472~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a1~portb_address_reg0FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a1~portb_address_reg1FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a1~portb_address_reg2FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a1~portb_address_reg3FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a10~portb_address_reg0FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a10~portb_address_reg1FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a10~portb_address_reg2FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a10~portb_address_reg3FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a11~portb_address_reg0FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a11~portb_address_reg1FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a11~portb_address_reg2FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a11~portb_address_reg3FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a101~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a101~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a101~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a101~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a102~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a102~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a102~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a102~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a103~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a103~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a103~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a103~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a108~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a108~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a108~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a108~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a109~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a109~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a109~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a109~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a110~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a110~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a110~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a110~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a113~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a113~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a113~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a113~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a114~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a114~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a114~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a114~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a116~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a116~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a116~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a116~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a130~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a130~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a130~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a130~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a134~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a134~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a134~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a134~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a1~portb_address_reg0FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a1~portb_address_reg1FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a1~portb_address_reg2FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a1~portb_address_reg3FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a10~portb_address_reg0FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a10~portb_address_reg1FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a10~portb_address_reg2FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a10~portb_address_reg3FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a101~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a101~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a101~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a101~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a103~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a103~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a103~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a103~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a104~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a104~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a104~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a104~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a105~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a105~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a105~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a105~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a107~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a107~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a107~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a107~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a108~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a108~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a108~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a108~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a109~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a109~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a109~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a109~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a111~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a111~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a111~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a111~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a113~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a113~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a113~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a113~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a114~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a114~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a114~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a114~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a130~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a130~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a130~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a130~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a133~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a133~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a133~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a133~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a1~portb_address_reg0FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a1~portb_address_reg1FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a1~portb_address_reg2FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a1~portb_address_reg3FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a10~portb_address_reg0FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a10~portb_address_reg1FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a10~portb_address_reg2FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a10~portb_address_reg3FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a101~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a101~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a101~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a101~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a103~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a103~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a103~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a103~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a104~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a104~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a104~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a104~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a107~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a107~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a107~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a107~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a108~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a108~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a108~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a108~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a109~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a109~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a109~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a109~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a111~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a111~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a111~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a111~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a113~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a113~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a113~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a113~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a115~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a115~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a115~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a115~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a130~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a130~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a130~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a130~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a133~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a133~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a133~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a133~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a137~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a137~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a137~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a137~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a1~portb_address_reg0FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a1~portb_address_reg1FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a1~portb_address_reg2FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a1~portb_address_reg3FITTER_CREATED_FF   ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a10~portb_address_reg0FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a10~portb_address_reg1FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a10~portb_address_reg2FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a10~portb_address_reg3FITTER_CREATED_FF  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a100~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a101~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a101~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a101~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a101~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a103~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a103~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a103~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a103~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a104~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a104~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a104~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a104~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a107~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a107~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a107~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a107~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a108~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a108~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a108~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a108~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a109~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a109~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a109~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a109~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a111~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a111~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a111~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a111~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a112~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a113~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a113~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a113~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a113~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a115~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a115~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a115~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a115~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a130~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a130~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a130~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a130~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a133~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a133~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a133~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a133~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a137~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a137~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a137~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ram_block1a137~portb_address_reg3FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                        ;
+--------------+----------------+--------------+------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+------------+---------------+----------------+
; Location     ;                ;              ; CLOCK2_50  ; PIN_H13       ; QSF Assignment ;
; Location     ;                ;              ; CLOCK3_50  ; PIN_E10       ; QSF Assignment ;
; Location     ;                ;              ; CLOCK4_50  ; PIN_V15       ; QSF Assignment ;
; Location     ;                ;              ; PS2_CLK2   ; PIN_E2        ; QSF Assignment ;
; Location     ;                ;              ; PS2_DAT2   ; PIN_G1        ; QSF Assignment ;
; I/O Standard ; top_de0_cv     ;              ; CLOCK2_50  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top_de0_cv     ;              ; CLOCK3_50  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top_de0_cv     ;              ; CLOCK4_50  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top_de0_cv     ;              ; PS2_CLK2   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top_de0_cv     ;              ; PS2_DAT2   ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 34860 ) ; 0.00 % ( 0 / 34860 )       ; 0.00 % ( 0 / 34860 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 34860 ) ; 0.00 % ( 0 / 34860 )       ; 0.00 % ( 0 / 34860 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 34847 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/output_files/top_de0_cv.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 14,314 / 18,480       ; 77 %  ;
; ALMs needed [=A-B+C]                                        ; 14,314                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 16,145 / 18,480       ; 87 %  ;
;         [a] ALMs used for LUT logic and registers           ; 3,032                 ;       ;
;         [b] ALMs used for LUT logic                         ; 7,346                 ;       ;
;         [c] ALMs used for registers                         ; 4,247                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 1,520                 ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,097 / 18,480        ; 11 %  ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 266 / 18,480          ; 1 %   ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 37                    ;       ;
;         [c] Due to LAB input limits                         ; 229                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,762 / 1,848         ; 95 %  ;
;     -- Logic LABs                                           ; 1,610                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 152                   ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 14,916                ;       ;
;     -- 7 input functions                                    ; 1,652                 ;       ;
;     -- 6 input functions                                    ; 6,342                 ;       ;
;     -- 5 input functions                                    ; 2,168                 ;       ;
;     -- 4 input functions                                    ; 1,545                 ;       ;
;     -- <=3 input functions                                  ; 3,209                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 5,194                 ;       ;
; Memory ALUT usage                                           ; 2,688                 ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 2,688                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 16,309                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 14,556 / 36,960       ; 39 %  ;
;         -- Secondary logic registers                        ; 1,753 / 36,960        ; 5 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 15,521                ;       ;
;         -- Routing optimization registers                   ; 788                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 167 / 224             ; 75 %  ;
;     -- Clock pins                                           ; 5 / 9                 ; 56 %  ;
;     -- Dedicated input pins                                 ; 0 / 11                ; 0 %   ;
;                                                             ;                       ;       ;
; Global signals                                              ; 4                     ;       ;
; M10K blocks                                                 ; 308 / 308             ; 100 % ;
; Total MLAB memory bits                                      ; 43,008                ;       ;
; Total block memory bits                                     ; 2,127,736 / 3,153,920 ; 67 %  ;
; Total block memory implementation bits                      ; 3,153,920 / 3,153,920 ; 100 % ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 3 / 66                ; 5 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 4                 ; 25 %  ;
; Global clocks                                               ; 4 / 16                ; 25 %  ;
; Quadrant clocks                                             ; 0 / 88                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 68                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 68                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 1 / 1                 ; 100 % ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 40.9% / 40.5% / 42.2% ;       ;
; Peak interconnect usage (total/H/V)                         ; 57.2% / 54.3% / 66.2% ;       ;
; Maximum fan-out                                             ; 19026                 ;       ;
; Highest non-global fan-out                                  ; 1617                  ;       ;
; Total fan-out                                               ; 177187                ;       ;
; Average fan-out                                             ; 4.45                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                           ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 14314 / 18480 ( 77 % ) ; 0 / 18480 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 14314                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 16145 / 18480 ( 87 % ) ; 0 / 18480 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 3032                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 7346                   ; 0                              ;
;         [c] ALMs used for registers                         ; 4247                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 1520                   ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2097 / 18480 ( 11 % )  ; 0 / 18480 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 266 / 18480 ( 1 % )    ; 0 / 18480 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 37                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 229                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                            ;
;                                                             ;                        ;                                ;
; Total LABs:  partially or completely used                   ; 1762 / 1848 ( 95 % )   ; 0 / 1848 ( 0 % )               ;
;     -- Logic LABs                                           ; 1610                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 152                    ; 0                              ;
;                                                             ;                        ;                                ;
; Combinational ALUT usage for logic                          ; 17604                  ; 0                              ;
;     -- 7 input functions                                    ; 1652                   ; 0                              ;
;     -- 6 input functions                                    ; 6342                   ; 0                              ;
;     -- 5 input functions                                    ; 2168                   ; 0                              ;
;     -- 4 input functions                                    ; 1545                   ; 0                              ;
;     -- <=3 input functions                                  ; 3209                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 5194                   ; 0                              ;
; Memory ALUT usage                                           ; 2688                   ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                              ;
;     -- 32-address deep                                      ; 2688                   ; 0                              ;
;                                                             ;                        ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                              ;
;     -- By type:                                             ;                        ;                                ;
;         -- Primary logic registers                          ; 14556 / 36960 ( 39 % ) ; 0 / 36960 ( 0 % )              ;
;         -- Secondary logic registers                        ; 1753 / 36960 ( 5 % )   ; 0 / 36960 ( 0 % )              ;
;     -- By function:                                         ;                        ;                                ;
;         -- Design implementation registers                  ; 15521                  ; 0                              ;
;         -- Routing optimization registers                   ; 788                    ; 0                              ;
;                                                             ;                        ;                                ;
;                                                             ;                        ;                                ;
; Virtual pins                                                ; 0                      ; 0                              ;
; I/O pins                                                    ; 165                    ; 2                              ;
; I/O registers                                               ; 0                      ; 0                              ;
; Total block memory bits                                     ; 2127736                ; 0                              ;
; Total block memory implementation bits                      ; 3153920                ; 0                              ;
; M10K block                                                  ; 308 / 308 ( 100 % )    ; 0 / 308 ( 0 % )                ;
; DSP block                                                   ; 3 / 66 ( 4 % )         ; 0 / 66 ( 0 % )                 ;
; ASMI block                                                  ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; Clock enable block                                          ; 1 / 104 ( < 1 % )      ; 3 / 104 ( 2 % )                ;
; Fractional PLL                                              ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; PLL Output Counter                                          ; 0 / 36 ( 0 % )         ; 2 / 36 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
;                                                             ;                        ;                                ;
; Connections                                                 ;                        ;                                ;
;     -- Input Connections                                    ; 19331                  ; 4                              ;
;     -- Registered Input Connections                         ; 16531                  ; 0                              ;
;     -- Output Connections                                   ; 60                     ; 19275                          ;
;     -- Registered Output Connections                        ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Internal Connections                                        ;                        ;                                ;
;     -- Total Connections                                    ; 182123                 ; 19329                          ;
;     -- Registered Connections                               ; 82333                  ; 0                              ;
;                                                             ;                        ;                                ;
; External Connections                                        ;                        ;                                ;
;     -- Top                                                  ; 112                    ; 19279                          ;
;     -- hard_block:auto_generated_inst                       ; 19279                  ; 0                              ;
;                                                             ;                        ;                                ;
; Partition Interface                                         ;                        ;                                ;
;     -- Input Ports                                          ; 19                     ; 5                              ;
;     -- Output Ports                                         ; 92                     ; 5                              ;
;     -- Bidir Ports                                          ; 56                     ; 0                              ;
;                                                             ;                        ;                                ;
; Registered Ports                                            ;                        ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Port Connectivity                                           ;                        ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 2                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 1                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                              ;
+-------------------------------------------------------------+------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                              ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; M9    ; 3B       ; 22           ; 0            ; 0            ; 19027                 ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]   ; U7    ; 3A       ; 10           ; 0            ; 91           ; 8324                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]   ; W9    ; 3A       ; 11           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[2]   ; M7    ; 3A       ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[3]   ; M6    ; 3A       ; 14           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; PS2_CLK  ; D3    ; 2A       ; 0            ; 20           ; 3            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; PS2_DAT  ; G2    ; 2A       ; 0            ; 21           ; 3            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; RESET_N  ; P22   ; 5A       ; 54           ; 16           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]    ; U13   ; 4A       ; 33           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]    ; V13   ; 4A       ; 33           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]    ; T13   ; 4A       ; 34           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]    ; T12   ; 4A       ; 34           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[4]    ; AA15  ; 4A       ; 36           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[5]    ; AB15  ; 4A       ; 36           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[6]    ; AA14  ; 4A       ; 34           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[7]    ; AA13  ; 4A       ; 34           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[8]    ; AB13  ; 4A       ; 33           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[9]    ; AB12  ; 4A       ; 33           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; UART_RXD ; K16   ; 7A       ; 44           ; 45           ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; W8    ; 3A       ; 11           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; U8    ; 3A       ; 10           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; P6    ; 3A       ; 11           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; R7    ; 3A       ; 14           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; T8    ; 3A       ; 12           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; U11   ; 3B       ; 24           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; Y10   ; 3B       ; 23           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; N6    ; 3A       ; 11           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; AB10  ; 3B       ; 25           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; P12   ; 3B       ; 24           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; P7    ; 3A       ; 14           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; P8    ; 3B       ; 18           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; R5    ; 3A       ; 10           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; T7    ; 3A       ; 12           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; AB7   ; 3B       ; 18           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; V6    ; 3A       ; 12           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; R6    ; 3A       ; 10           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AB11  ; 3B       ; 25           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; U6    ; 3A       ; 12           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; U12   ; 3B       ; 24           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; AB6   ; 3B       ; 16           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; N8    ; 3B       ; 18           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; AB5   ; 3B       ; 16           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]       ; U21   ; 4A       ; 52           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]       ; V21   ; 4A       ; 51           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]       ; W22   ; 4A       ; 48           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]       ; W21   ; 4A       ; 50           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]       ; Y22   ; 4A       ; 48           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]       ; Y21   ; 4A       ; 50           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]       ; AA22  ; 4A       ; 46           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]       ; AA20  ; 4A       ; 44           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]       ; AB20  ; 4A       ; 40           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]       ; AA19  ; 4A       ; 44           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]       ; AA18  ; 4A       ; 43           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]       ; AB18  ; 4A       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]       ; AA17  ; 4A       ; 43           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]       ; U22   ; 4A       ; 51           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]       ; Y19   ; 4A       ; 48           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]       ; AB17  ; 4A       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]       ; AA10  ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]       ; Y14   ; 4A       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]       ; V14   ; 4A       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]       ; AB22  ; 4A       ; 46           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]       ; AB21  ; 4A       ; 40           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]       ; Y16   ; 4A       ; 40           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]       ; W16   ; 4A       ; 46           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]       ; Y17   ; 4A       ; 40           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]       ; V16   ; 4A       ; 46           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]       ; U17   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]       ; V18   ; 4A       ; 51           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]       ; V19   ; 4A       ; 51           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]       ; U20   ; 4A       ; 52           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]       ; Y20   ; 4A       ; 48           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]       ; V20   ; 4A       ; 44           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]       ; U16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]       ; U15   ; 4A       ; 43           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]       ; Y15   ; 4A       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]       ; P9    ; 3B       ; 29           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]       ; N9    ; 3B       ; 29           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]       ; M8    ; 3B       ; 22           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]       ; T14   ; 4A       ; 43           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]       ; P14   ; 4A       ; 50           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]       ; C1    ; 2A       ; 0            ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]       ; C2    ; 2A       ; 0            ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]       ; W19   ; 4A       ; 44           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]       ; AA2   ; 2A       ; 0            ; 18           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]       ; AA1   ; 2A       ; 0            ; 18           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]       ; W2    ; 2A       ; 0            ; 18           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]       ; Y3    ; 2A       ; 0            ; 18           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]       ; N2    ; 2A       ; 0            ; 19           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]       ; N1    ; 2A       ; 0            ; 19           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]       ; U2    ; 2A       ; 0            ; 19           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]       ; U1    ; 2A       ; 0            ; 19           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]       ; L2    ; 2A       ; 0            ; 20           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]       ; L1    ; 2A       ; 0            ; 20           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_CLK        ; H11   ; 7A       ; 34           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_CMD        ; B11   ; 7A       ; 32           ; 45           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; UART_TXD      ; J17   ; 7A       ; 44           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; B6    ; 8A       ; 14           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; B7    ; 8A       ; 14           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; A8    ; 8A       ; 12           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; A7    ; 8A       ; 12           ; 45           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; L7    ; 8A       ; 22           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; K7    ; 8A       ; 22           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; J7    ; 8A       ; 20           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; J8    ; 8A       ; 20           ; 45           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS        ; H8    ; 8A       ; 20           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; A9    ; 8A       ; 18           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; B10   ; 8A       ; 16           ; 45           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; C9    ; 8A       ; 16           ; 45           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; A5    ; 8A       ; 16           ; 45           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; G8    ; 8A       ; 20           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------------------------+
; DRAM_DQ[0]  ; Y9    ; 3B       ; 23           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_controller:SDRAMC|ioSDRAM_DATA~16 (inverted) ;
; DRAM_DQ[10] ; AA8   ; 3B       ; 19           ; 0            ; 51           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_controller:SDRAMC|ioSDRAM_DATA~16 (inverted) ;
; DRAM_DQ[11] ; AA7   ; 3B       ; 18           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_controller:SDRAMC|ioSDRAM_DATA~16 (inverted) ;
; DRAM_DQ[12] ; V10   ; 3B       ; 16           ; 0            ; 40           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_controller:SDRAMC|ioSDRAM_DATA~16 (inverted) ;
; DRAM_DQ[13] ; V9    ; 3B       ; 16           ; 0            ; 57           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_controller:SDRAMC|ioSDRAM_DATA~16 (inverted) ;
; DRAM_DQ[14] ; U10   ; 3B       ; 19           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_controller:SDRAMC|ioSDRAM_DATA~16 (inverted) ;
; DRAM_DQ[15] ; T9    ; 3B       ; 19           ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_controller:SDRAMC|ioSDRAM_DATA~16 (inverted) ;
; DRAM_DQ[1]  ; T10   ; 3B       ; 23           ; 0            ; 57           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_controller:SDRAMC|ioSDRAM_DATA~16 (inverted) ;
; DRAM_DQ[2]  ; R9    ; 3B       ; 23           ; 0            ; 40           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_controller:SDRAMC|ioSDRAM_DATA~16 (inverted) ;
; DRAM_DQ[3]  ; Y11   ; 3B       ; 29           ; 0            ; 51           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_controller:SDRAMC|ioSDRAM_DATA~16 (inverted) ;
; DRAM_DQ[4]  ; R10   ; 3B       ; 25           ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_controller:SDRAMC|ioSDRAM_DATA~16 (inverted) ;
; DRAM_DQ[5]  ; R11   ; 3B       ; 25           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_controller:SDRAMC|ioSDRAM_DATA~16 (inverted) ;
; DRAM_DQ[6]  ; R12   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_controller:SDRAMC|ioSDRAM_DATA~16 (inverted) ;
; DRAM_DQ[7]  ; AA12  ; 3B       ; 29           ; 0            ; 34           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_controller:SDRAMC|ioSDRAM_DATA~16 (inverted) ;
; DRAM_DQ[8]  ; AA9   ; 3B       ; 22           ; 0            ; 34           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_controller:SDRAMC|ioSDRAM_DATA~16 (inverted) ;
; DRAM_DQ[9]  ; AB8   ; 3B       ; 19           ; 0            ; 34           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_controller:SDRAMC|ioSDRAM_DATA~16 (inverted) ;
; GPIO[0]     ; N16   ; 5B       ; 54           ; 18           ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[10]    ; N21   ; 5B       ; 54           ; 18           ; 94           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[11]    ; R22   ; 5A       ; 54           ; 15           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[12]    ; R21   ; 5A       ; 54           ; 16           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[13]    ; T22   ; 5A       ; 54           ; 15           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[14]    ; N20   ; 5B       ; 54           ; 18           ; 77           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[15]    ; N19   ; 5B       ; 54           ; 19           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[16]    ; M22   ; 5B       ; 54           ; 19           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[17]    ; P19   ; 5A       ; 54           ; 17           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[18]    ; L22   ; 5B       ; 54           ; 19           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[19]    ; P17   ; 5A       ; 54           ; 17           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[1]     ; B16   ; 7A       ; 52           ; 45           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[20]    ; P16   ; 5A       ; 54           ; 17           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[21]    ; M18   ; 5B       ; 54           ; 19           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[22]    ; L18   ; 5B       ; 54           ; 21           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[23]    ; L17   ; 5B       ; 54           ; 20           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[24]    ; L19   ; 5B       ; 54           ; 21           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[25]    ; K17   ; 5B       ; 54           ; 20           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[26]    ; K19   ; 7A       ; 52           ; 45           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[27]    ; P18   ; 5A       ; 54           ; 17           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[28]    ; R15   ; 5A       ; 54           ; 15           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[29]    ; R17   ; 5A       ; 54           ; 16           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[2]     ; M16   ; 5B       ; 54           ; 18           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[30]    ; R16   ; 5A       ; 54           ; 16           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[31]    ; T20   ; 5A       ; 54           ; 14           ; 94           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[32]    ; T19   ; 5A       ; 54           ; 14           ; 77           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[33]    ; T18   ; 5A       ; 54           ; 14           ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[34]    ; T17   ; 5A       ; 54           ; 14           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[35]    ; T15   ; 5A       ; 54           ; 15           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[3]     ; C16   ; 7A       ; 52           ; 45           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[4]     ; D17   ; 7A       ; 50           ; 45           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[5]     ; K20   ; 7A       ; 52           ; 45           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[6]     ; K21   ; 5B       ; 54           ; 21           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[7]     ; K22   ; 5B       ; 54           ; 21           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[8]     ; M20   ; 5B       ; 54           ; 20           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; GPIO[9]     ; M21   ; 5B       ; 54           ; 20           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; SD_DATA[0]  ; K9    ; 7A       ; 34           ; 45           ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; SD_DATA[1]  ; D12   ; 7A       ; 32           ; 45           ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; SD_DATA[2]  ; E12   ; 7A       ; 32           ; 45           ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
; SD_DATA[3]  ; C11   ; 7A       ; 32           ; 45           ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; 2A       ; 14 / 16 ( 88 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 46 / 48 ( 96 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7A       ; 13 / 48 ( 27 % )  ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 14 / 32 ( 44 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                  ;
+----------+------------+----------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage   ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; RREF                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A2       ; 288        ; 9A       ; ^MSEL2                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; A4       ; 290        ; 9A       ; ^nCONFIG                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A5       ; 264        ; 8A       ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; A7       ; 273        ; 8A       ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; A8       ; 271        ; 8A       ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; A9       ; 262        ; 8A       ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ; 260        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A12      ; 242        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 230        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 218        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 216        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; A17      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A18      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A19      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A20      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A22      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AA1      ; 29         ; 2A       ; LEDR[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA2      ; 31         ; 2A       ; LEDR[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA5      ; 53         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA7      ; 79         ; 3B       ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA8      ; 82         ; 3B       ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA9      ; 89         ; 3B       ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA10     ; 87         ; 3B       ; HEX2[2]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA12     ; 105        ; 3B       ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA13     ; 113        ; 4A       ; SW[7]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 111        ; 4A       ; SW[6]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 116        ; 4A       ; SW[4]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AA17     ; 127        ; 4A       ; HEX1[5]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA18     ; 129        ; 4A       ; HEX1[3]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 130        ; 4A       ; HEX1[2]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 132        ; 4A       ; HEX1[0]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AA22     ; 137        ; 4A       ; HEX0[6]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB3      ; 55         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 57         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 76         ; 3B       ; DRAM_WE_N                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB6      ; 74         ; 3B       ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB7      ; 81         ; 3B       ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB8      ; 84         ; 3B       ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB9      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB10     ; 98         ; 3B       ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB11     ; 100        ; 3B       ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB12     ; 108        ; 4A       ; SW[9]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 106        ; 4A       ; SW[8]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB15     ; 114        ; 4A       ; SW[5]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AB17     ; 119        ; 4A       ; HEX2[1]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ; 121        ; 4A       ; HEX1[4]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB20     ; 122        ; 4A       ; HEX1[1]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB21     ; 124        ; 4A       ; HEX2[6]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 135        ; 4A       ; HEX2[5]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B5       ; 266        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 268        ; 8A       ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ; 270        ; 8A       ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B10      ; 263        ; 8A       ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B11      ; 250        ; 7A       ; SD_CMD                          ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 240        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 228        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B15      ; 225        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 204        ; 7A       ; GPIO[1]                         ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B18      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; B20      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B21      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B22      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; C1       ; 16         ; 2A       ; HEX5[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; C2       ; 18         ; 2A       ; HEX5[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C5       ; 292        ; 9A       ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; C6       ; 272        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; C8       ; 278        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 265        ; 8A       ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; C11      ; 248        ; 7A       ; SD_DATA[3]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; C13      ; 241        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; C15      ; 223        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 206        ; 7A       ; GPIO[3]                         ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C18      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; C19      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; C20      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; C21      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D3       ; 22         ; 2A       ; PS2_CLK                         ; input  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; D4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D6       ; 274        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 276        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; D9       ; 277        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; D12      ; 247        ; 7A       ; SD_DATA[1]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ; 239        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; D16      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; D17      ; 207        ; 7A       ; GPIO[4]                         ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; D19      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D21      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; D22      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; E1       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; E2       ; 20         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; E5       ; 289        ; 9A       ; ^MSEL3                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; E7       ; 282        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; E9       ; 275        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 267        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; E12      ; 249        ; 7A       ; SD_DATA[2]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; E14      ; 231        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 215        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 209        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; E19      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; E20      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; E21      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; E22      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F3       ; 291        ; 9A       ; ^MSEL4                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F7       ; 280        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 269        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 253        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; F12      ; 238        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F13      ; 233        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 226        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 217        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F17      ; 202        ; 7A       ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F18      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F19      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; F22      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G1       ; 17         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G2       ; 19         ; 2A       ; PS2_DAT                         ; input  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G5       ; 287        ; 9A       ; ^nCE                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G6       ; 279        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; G8       ; 258        ; 8A       ; VGA_VS                          ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G10      ; 251        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 236        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 245        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 237        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; G15      ; 224        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 210        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 208        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 211        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G20      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G21      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G22      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H5       ; 286        ; 9A       ; ^nSTATUS                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H6       ; 281        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H8       ; 256        ; 8A       ; VGA_HS                          ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ; 261        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 234        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 243        ; 7A       ; SD_CLK                          ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H13      ; 235        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 227        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 221        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 219        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; H18      ; 213        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; H20      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H22      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; J2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J6       ; 285        ; 9A       ; ^MSEL1                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J7       ; 255        ; 8A       ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ; 257        ; 8A       ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J9       ; 259        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; J11      ; 232        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; J13      ; 229        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; J17      ; 220        ; 7A       ; UART_TXD                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J18      ; 214        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 212        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J21      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J22      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; K6       ; 284        ; 9A       ; ^CONF_DONE                      ;        ;              ;           ; --           ;                 ; --       ; --           ;
; K7       ; 254        ; 8A       ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K9       ; 246        ; 7A       ; SD_DATA[0]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; K16      ; 222        ; 7A       ; UART_RXD                        ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K17      ; 178        ; 5B       ; GPIO[25]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; K19      ; 205        ; 7A       ; GPIO[26]                        ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K20      ; 203        ; 7A       ; GPIO[5]                         ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K21      ; 183        ; 5B       ; GPIO[6]                         ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; K22      ; 185        ; 5B       ; GPIO[7]                         ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; L1       ; 21         ; 2A       ; LEDR[9]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; L2       ; 23         ; 2A       ; LEDR[8]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L6       ; 283        ; 9A       ; ^MSEL0                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; L7       ; 252        ; 8A       ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; L8       ; 244        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; L9       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L17      ; 180        ; 5B       ; GPIO[23]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; L18      ; 184        ; 5B       ; GPIO[22]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; L19      ; 182        ; 5B       ; GPIO[24]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L22      ; 177        ; 5B       ; GPIO[18]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M5       ; 48         ; 3A       ; #TDO                            ; output ;              ;           ; --           ;                 ; --       ; --           ;
; M6       ; 70         ; 3A       ; KEY[3]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; M7       ; 72         ; 3A       ; KEY[2]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; M8       ; 86         ; 3B       ; HEX5[1]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; M9       ; 88         ; 3B       ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M16      ; 172        ; 5B       ; GPIO[2]                         ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; M18      ; 176        ; 5B       ; GPIO[21]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; M20      ; 179        ; 5B       ; GPIO[8]                         ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; M21      ; 181        ; 5B       ; GPIO[9]                         ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; M22      ; 175        ; 5B       ; GPIO[16]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; N1       ; 24         ; 2A       ; LEDR[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; N2       ; 26         ; 2A       ; LEDR[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N6       ; 64         ; 3A       ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N8       ; 80         ; 3B       ; DRAM_UDQM                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; N9       ; 104        ; 3B       ; HEX5[0]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N16      ; 170        ; 5B       ; GPIO[0]                         ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; N19      ; 174        ; 5B       ; GPIO[15]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; N20      ; 171        ; 5B       ; GPIO[14]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; N21      ; 173        ; 5B       ; GPIO[10]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P5       ; 50         ; 3A       ; #TMS                            ; input  ;              ;           ; --           ;                 ; --       ; --           ;
; P6       ; 62         ; 3A       ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; P7       ; 73         ; 3A       ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; P8       ; 78         ; 3B       ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; P9       ; 102        ; 3B       ; HEX4[6]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P12      ; 97         ; 3B       ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P14      ; 142        ; 4A       ; HEX5[3]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P16      ; 167        ; 5A       ; GPIO[20]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; P17      ; 169        ; 5A       ; GPIO[19]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; P18      ; 168        ; 5A       ; GPIO[27]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; P19      ; 166        ; 5A       ; GPIO[17]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; P22      ; 164        ; 5A       ; RESET_N                         ; input  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; R2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R4       ; 49         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 60         ; 3A       ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; R6       ; 58         ; 3A       ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; R7       ; 71         ; 3A       ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; R9       ; 93         ; 3B       ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; R10      ; 99         ; 3B       ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; R11      ; 101        ; 3B       ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; R12      ; 95         ; 3B       ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R14      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 161        ; 5A       ; GPIO[28]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; R16      ; 163        ; 5A       ; GPIO[30]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; R17      ; 165        ; 5A       ; GPIO[29]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; R21      ; 162        ; 5A       ; GPIO[12]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; R22      ; 160        ; 5A       ; GPIO[11]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; T4       ; 51         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; T7       ; 66         ; 3A       ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; T8       ; 68         ; 3A       ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ; 83         ; 3B       ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; T10      ; 91         ; 3B       ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; T12      ; 110        ; 4A       ; SW[3]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 112        ; 4A       ; SW[2]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ; 126        ; 4A       ; HEX5[2]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; T15      ; 159        ; 5A       ; GPIO[35]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T17      ; 157        ; 5A       ; GPIO[34]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; T18      ; 155        ; 5A       ; GPIO[33]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; T19      ; 154        ; 5A       ; GPIO[32]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; T20      ; 156        ; 5A       ; GPIO[31]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T22      ; 158        ; 5A       ; GPIO[13]                        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; U1       ; 25         ; 2A       ; LEDR[7]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; U2       ; 27         ; 2A       ; LEDR[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U6       ; 67         ; 3A       ; DRAM_CS_N                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; U7       ; 59         ; 3A       ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; U8       ; 61         ; 3A       ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U10      ; 85         ; 3B       ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 94         ; 3B       ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ; 96         ; 3B       ; DRAM_LDQM                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; U13      ; 109        ; 4A       ; SW[0]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; U15      ; 128        ; 4A       ; HEX4[4]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; U16      ; 150        ; 4A       ; HEX4[3]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; U17      ; 152        ; 4A       ; HEX3[4]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; U20      ; 153        ; 4A       ; HEX4[0]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; U21      ; 151        ; 4A       ; HEX0[0]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; U22      ; 146        ; 4A       ; HEX1[6]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V3       ; 56         ; 3A       ; ^DCLK                           ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V5       ; 52         ; 3A       ; #TCK                            ; input  ;              ;           ; --           ;                 ; --       ; --           ;
; V6       ; 69         ; 3A       ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 75         ; 3B       ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V10      ; 77         ; 3B       ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V13      ; 107        ; 4A       ; SW[1]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ; 118        ; 4A       ; HEX2[4]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V15      ; 120        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 134        ; 4A       ; HEX3[3]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V18      ; 149        ; 4A       ; HEX3[5]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ; 147        ; 4A       ; HEX3[6]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V20      ; 131        ; 4A       ; HEX4[2]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V21      ; 148        ; 4A       ; HEX0[1]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W1       ;            ; 2A       ; VREFB2AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; W2       ; 28         ; 2A       ; LEDR[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W5       ; 54         ; 3A       ; #TDI                            ; input  ;              ;           ; --           ;                 ; --       ; --           ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; W8       ; 63         ; 3A       ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ; 65         ; 3A       ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; W11      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; W12      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; W14      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; W16      ; 136        ; 4A       ; HEX3[1]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; W19      ; 133        ; 4A       ; HEX5[6]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; W21      ; 145        ; 4A       ; HEX0[3]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W22      ; 140        ; 4A       ; HEX0[2]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y3       ; 30         ; 2A       ; LEDR[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; Y9       ; 92         ; 3B       ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y10      ; 90         ; 3B       ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y11      ; 103        ; 3B       ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; Y14      ; 115        ; 4A       ; HEX2[3]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y15      ; 117        ; 4A       ; HEX4[5]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 123        ; 4A       ; HEX3[0]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 125        ; 4A       ; HEX3[2]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y19      ; 141        ; 4A       ; HEX2[0]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ; 139        ; 4A       ; HEX4[1]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y21      ; 143        ; 4A       ; HEX0[5]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y22      ; 138        ; 4A       ; HEX0[4]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
+----------+------------+----------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                                                                    ;                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                           ;
;     -- PLL Type                                                                                                                                    ; Integer PLL               ;
;     -- PLL Location                                                                                                                                ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                                     ; none                      ;
;     -- PLL Bandwidth                                                                                                                               ; Auto                      ;
;         -- PLL Bandwidth Range                                                                                                                     ; 800000 to 400000 Hz       ;
;     -- Reference Clock Frequency                                                                                                                   ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                                                                  ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                                                           ; 1275.0 MHz                ;
;     -- PLL Operation Mode                                                                                                                          ; Direct                    ;
;     -- PLL Freq Min Lock                                                                                                                           ; 23.529412 MHz             ;
;     -- PLL Freq Max Lock                                                                                                                           ; 62.745098 MHz             ;
;     -- PLL Enable                                                                                                                                  ; On                        ;
;     -- PLL Fractional Division                                                                                                                     ; N/A                       ;
;     -- M Counter                                                                                                                                   ; 51                        ;
;     -- N Counter                                                                                                                                   ; 2                         ;
;     -- PLL Refclk Select                                                                                                                           ;                           ;
;             -- PLL Refclk Select Location                                                                                                          ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                  ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                                                                  ; ref_clk1                  ;
;             -- ADJPLLIN source                                                                                                                     ; N/A                       ;
;             -- CORECLKIN source                                                                                                                    ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                                                                  ; N/A                       ;
;             -- PLLIQCLKIN source                                                                                                                   ; N/A                       ;
;             -- RXIQCLKIN source                                                                                                                    ; N/A                       ;
;             -- CLKIN(0) source                                                                                                                     ; CLOCK_50~input            ;
;             -- CLKIN(1) source                                                                                                                     ; N/A                       ;
;             -- CLKIN(2) source                                                                                                                     ; N/A                       ;
;             -- CLKIN(3) source                                                                                                                     ; N/A                       ;
;     -- PLL Output Counter                                                                                                                          ;                           ;
;         -- global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                                                              ; 25.0 MHz                  ;
;             -- Output Clock Location                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y0_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                              ; On                        ;
;             -- Duty Cycle                                                                                                                          ; 50.0000                   ;
;             -- Phase Shift                                                                                                                         ; 0.000000 degrees          ;
;             -- C Counter                                                                                                                           ; 51                        ;
;             -- C Counter PH Mux PRST                                                                                                               ; 0                         ;
;             -- C Counter PRST                                                                                                                      ; 1                         ;
;         -- global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                                                              ; 19.921875 MHz             ;
;             -- Output Clock Location                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y2_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                              ; Off                       ;
;             -- Duty Cycle                                                                                                                          ; 50.0000                   ;
;             -- Phase Shift                                                                                                                         ; 0.000000 degrees          ;
;             -- C Counter                                                                                                                           ; 64                        ;
;             -- C Counter PH Mux PRST                                                                                                               ; 0                         ;
;             -- C Counter PRST                                                                                                                      ; 1                         ;
;                                                                                                                                                    ;                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                        ; Library Name    ;
+-----------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; |top_de0_cv                                                                             ; 14314.1 (4.7)        ; 16144.0 (4.8)                    ; 2096.0 (0.2)                                      ; 266.0 (0.1)                      ; 1520.0 (0.0)         ; 14916 (10)          ; 16309 (0)                 ; 0 (0)         ; 2127736           ; 308   ; 3          ; 167  ; 0            ; |top_de0_cv                                                                                                                                                                                                                                                                                                ; work            ;
;    |altera_primitive_ram_64bit_32768word:MAIN_RAM|                                      ; 48.7 (0.0)           ; 51.0 (0.0)                       ; 4.0 (0.0)                                         ; 1.7 (0.0)                        ; 0.0 (0.0)            ; 72 (0)              ; 5 (0)                     ; 0 (0)         ; 2097152           ; 256   ; 0          ; 0    ; 0            ; |top_de0_cv|altera_primitive_ram_64bit_32768word:MAIN_RAM                                                                                                                                                                                                                                                  ; work            ;
;       |altsyncram:altsyncram_component|                                                 ; 48.7 (0.0)           ; 51.0 (0.0)                       ; 4.0 (0.0)                                         ; 1.7 (0.0)                        ; 0.0 (0.0)            ; 72 (0)              ; 5 (0)                     ; 0 (0)         ; 2097152           ; 256   ; 0          ; 0    ; 0            ; |top_de0_cv|altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                  ; work            ;
;          |altsyncram_2qm1:auto_generated|                                               ; 48.7 (0.5)           ; 51.0 (2.0)                       ; 4.0 (1.5)                                         ; 1.7 (0.0)                        ; 0.0 (0.0)            ; 72 (0)              ; 5 (5)                     ; 0 (0)         ; 2097152           ; 256   ; 0          ; 0    ; 0            ; |top_de0_cv|altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated                                                                                                                                                                                   ; work            ;
;             |decode_11a:rden_decode|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|decode_11a:rden_decode                                                                                                                                                            ; work            ;
;             |decode_8la:decode3|                                                        ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|decode_8la:decode3                                                                                                                                                                ; work            ;
;             |mux_ahb:mux2|                                                              ; 44.4 (44.4)          ; 45.7 (45.7)                      ; 3.0 (3.0)                                         ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 64 (64)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|mux_ahb:mux2                                                                                                                                                                      ; work            ;
;    |dev_interconnect:DEV_INTERCONNECT|                                                  ; 111.0 (102.6)        ; 114.3 (105.8)                    ; 5.8 (5.3)                                         ; 2.5 (2.2)                        ; 0.0 (0.0)            ; 160 (148)           ; 118 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|dev_interconnect:DEV_INTERCONNECT                                                                                                                                                                                                                                                              ; work            ;
;       |dev_interconnect_irq:IRQ_CONTROL|                                                ; 8.4 (8.4)            ; 8.5 (8.5)                        ; 0.4 (0.4)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL                                                                                                                                                                                                                             ; work            ;
;    |global_clock:GLOBAL_CLOCK|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|global_clock:GLOBAL_CLOCK                                                                                                                                                                                                                                                                      ; work            ;
;       |system_pll:VGA_PLL|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL                                                                                                                                                                                                                                                   ; system_pll      ;
;          |system_pll_0002:system_pll_inst|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst                                                                                                                                                                                                                   ; system_pll      ;
;             |altera_pll:altera_pll_i|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                           ; work            ;
;    |iboot_rom_de0_cv:IBOOT_ROM|                                                         ; 226.2 (40.5)         ; 283.4 (45.9)                     ; 59.8 (5.4)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 274 (64)            ; 498 (103)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM                                                                                                                                                                                                                                                                     ; work            ;
;       |iboot_rom_asmi_reader:FLASH_CONTROLLOR|                                          ; 185.7 (3.4)          ; 237.5 (3.4)                      ; 54.3 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 210 (6)             ; 395 (3)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR                                                                                                                                                                                                                              ; work            ;
;          |altera_asmi_rom:ASMI|                                                         ; 42.4 (0.0)           ; 49.8 (0.0)                       ; 8.5 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI                                                                                                                                                                                                         ; altera_asmi_rom ;
;             |altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|                           ; 42.4 (36.0)          ; 49.8 (42.3)                      ; 8.5 (7.3)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 70 (60)             ; 85 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0                                                                                                                                                         ; altera_asmi_rom ;
;                |a_graycounter:addbyte_cntr|                                             ; 1.8 (0.0)            ; 3.0 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr                                                                                                                              ; work            ;
;                   |a_graycounter_rng:auto_generated|                                    ; 1.8 (1.8)            ; 3.0 (3.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated                                                                                             ; work            ;
;                |a_graycounter:gen_cntr|                                                 ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr                                                                                                                                  ; work            ;
;                   |a_graycounter_rng:auto_generated|                                    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated                                                                                                 ; work            ;
;                |a_graycounter:stage_cntr|                                               ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr                                                                                                                                ; work            ;
;                   |a_graycounter_qng:auto_generated|                                    ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_qng:auto_generated                                                                                               ; work            ;
;          |iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|                                  ; 37.9 (34.4)          ; 63.2 (57.9)                      ; 25.2 (23.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 95 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE                                                                                                                                                                                  ; work            ;
;             |iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|                ; 1.7 (1.7)            ; 2.8 (2.8)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ                                                                                                                       ; work            ;
;             |iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|               ; 1.8 (1.8)            ; 2.5 (2.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE                                                                                                                      ; work            ;
;          |iboot_rom_showahead_async_fifo:REQUEST_QUEUE|                                 ; 101.2 (97.6)         ; 121.2 (115.4)                    ; 21.4 (19.3)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 81 (81)             ; 212 (196)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE                                                                                                                                                                                 ; work            ;
;             |iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|                ; 1.8 (1.8)            ; 3.2 (3.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ                                                                                                                      ; work            ;
;             |iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|               ; 1.8 (1.8)            ; 2.6 (2.6)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE                                                                                                                     ; work            ;
;    |keyboard:DEVICE_KEYBOARD|                                                           ; 40.9 (11.6)          ; 53.1 (11.9)                      ; 12.2 (0.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (25)             ; 88 (11)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|keyboard:DEVICE_KEYBOARD                                                                                                                                                                                                                                                                       ; work            ;
;       |keyboard_ps2_receiver:PS2_IF_KEYBOARD|                                           ; 11.2 (6.7)           ; 17.8 (10.5)                      ; 6.6 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (16)             ; 33 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD                                                                                                                                                                                                                                 ; work            ;
;          |keyboard_chatta_can_50mhz_25us:PS2_CHATTA_CAN|                                ; 4.5 (4.5)            ; 5.2 (5.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_chatta_can_50mhz_25us:PS2_CHATTA_CAN                                                                                                                                                                                   ; work            ;
;          |keyboard_synchronizer:PS2_SYNCHRONIZER|                                       ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_synchronizer:PS2_SYNCHRONIZER                                                                                                                                                                                          ; work            ;
;       |keyboard_sync_fifo:KEYBOARD_DATA_FIFO|                                           ; 18.2 (18.2)          ; 23.4 (23.4)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 44 (44)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO                                                                                                                                                                                                                                 ; work            ;
;          |altsyncram:b_memory_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                                       ; work            ;
;             |altsyncram_jvj1:auto_generated|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0|altsyncram_jvj1:auto_generated                                                                                                                                                                        ; work            ;
;    |memory_if:MEMIF|                                                                    ; 140.7 (6.4)          ; 168.5 (6.3)                      ; 42.4 (0.0)                                        ; 14.6 (0.1)                       ; 0.0 (0.0)            ; 180 (14)            ; 280 (2)                   ; 0 (0)         ; 1448              ; 4     ; 0          ; 0    ; 0            ; |top_de0_cv|memory_if:MEMIF                                                                                                                                                                                                                                                                                ; work            ;
;       |memory_if_sync_fifo:GET_FIFO|                                                    ; 68.0 (68.0)          ; 90.2 (90.2)                      ; 26.5 (26.5)                                       ; 4.3 (4.3)                        ; 0.0 (0.0)            ; 88 (88)             ; 153 (153)                 ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |top_de0_cv|memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO                                                                                                                                                                                                                                                   ; work            ;
;          |altsyncram:b_memory_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |top_de0_cv|memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                                                         ; work            ;
;             |altsyncram_q2k1:auto_generated|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |top_de0_cv|memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0|altsyncram_q2k1:auto_generated                                                                                                                                                                                          ; work            ;
;       |memory_if_sync_fifo:REQ_FIFO|                                                    ; 66.0 (66.0)          ; 72.0 (72.0)                      ; 16.3 (16.3)                                       ; 10.2 (10.2)                      ; 0.0 (0.0)            ; 78 (78)             ; 125 (125)                 ; 0 (0)         ; 424               ; 2     ; 0          ; 0    ; 0            ; |top_de0_cv|memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO                                                                                                                                                                                                                                                   ; work            ;
;          |altsyncram:b_memory_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 424               ; 2     ; 0          ; 0    ; 0            ; |top_de0_cv|memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                                                         ; work            ;
;             |altsyncram_lvj1:auto_generated|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 424               ; 2     ; 0          ; 0    ; 0            ; |top_de0_cv|memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|altsyncram:b_memory_rtl_0|altsyncram_lvj1:auto_generated                                                                                                                                                                                          ; work            ;
;    |mist32_mist32e_rs0:TARGET|                                                          ; 10344.5 (29.0)       ; 10955.9 (29.3)                   ; 786.6 (0.3)                                       ; 175.2 (0.0)                      ; 1520.0 (0.0)         ; 10573 (68)          ; 8324 (0)                  ; 0 (0)         ; 25600             ; 42    ; 3          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET                                                                                                                                                                                                                                                                      ; work            ;
;       |mist32e10fa:MIST32E10FA|                                                         ; 10315.5 (0.0)        ; 10926.6 (0.0)                    ; 786.3 (0.0)                                       ; 175.2 (0.0)                      ; 1520.0 (0.0)         ; 10505 (0)           ; 8324 (0)                  ; 0 (0)         ; 25600             ; 42    ; 3          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA                                                                                                                                                                                                                                              ; work            ;
;          |core:CORE|                                                                    ; 10200.5 (0.0)        ; 10804.7 (0.0)                    ; 776.7 (0.0)                                       ; 172.5 (0.0)                      ; 1520.0 (0.0)         ; 10369 (0)           ; 8070 (0)                  ; 0 (0)         ; 25600             ; 42    ; 3          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE                                                                                                                                                                                                                                    ; work            ;
;             |core_pipeline:CORE_PIPELINE|                                               ; 10200.5 (0.0)        ; 10804.7 (0.0)                    ; 776.7 (0.0)                                       ; 172.5 (0.0)                      ; 1520.0 (0.0)         ; 10369 (0)           ; 8070 (0)                  ; 0 (0)         ; 25600             ; 42    ; 3          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE                                                                                                                                                                                                        ; work            ;
;                |allocate:ALLOCATE|                                                      ; 493.8 (290.1)        ; 531.4 (317.7)                    ; 58.3 (42.2)                                       ; 20.7 (14.6)                      ; 0.0 (0.0)            ; 554 (480)           ; 680 (160)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE                                                                                                                                                                                      ; work            ;
;                   |allocate_frcr_timer:FRCR|                                            ; 32.0 (32.0)          ; 32.0 (32.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 89 (89)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR                                                                                                                                                             ; work            ;
;                   |allocate_general_register:GRF|                                       ; 47.4 (47.4)          ; 58.4 (58.4)                      ; 14.0 (14.0)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 152 (152)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF                                                                                                                                                        ; work            ;
;                      |altsyncram:b_ram0_rtl_0|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0                                                                                                                                ; work            ;
;                         |altsyncram_6ji1:auto_generated|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0|altsyncram_6ji1:auto_generated                                                                                                 ; work            ;
;                      |altsyncram:b_ram1_rtl_0|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram1_rtl_0                                                                                                                                ; work            ;
;                         |altsyncram_6ji1:auto_generated|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram1_rtl_0|altsyncram_6ji1:auto_generated                                                                                                 ; work            ;
;                   |allocate_system_register:FRCHR|                                      ; 16.5 (16.5)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FRCHR                                                                                                                                                       ; work            ;
;                   |allocate_system_register:FRCLR|                                      ; 16.4 (16.4)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FRCLR                                                                                                                                                       ; work            ;
;                   |allocate_system_register:IDTR|                                       ; 8.4 (8.4)            ; 9.1 (9.1)                        ; 0.9 (0.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR                                                                                                                                                        ; work            ;
;                   |allocate_system_register:PCR|                                        ; 16.7 (16.7)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PCR                                                                                                                                                         ; work            ;
;                   |allocate_system_register:PFLAGR|                                     ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PFLAGR                                                                                                                                                      ; work            ;
;                   |allocate_system_register:PPCR|                                       ; 17.0 (17.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PPCR                                                                                                                                                        ; work            ;
;                   |allocate_system_register:PPSR|                                       ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PPSR                                                                                                                                                        ; work            ;
;                   |allocate_system_register:PSR|                                        ; 15.6 (15.6)          ; 16.6 (16.6)                      ; 1.2 (1.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR                                                                                                                                                         ; work            ;
;                   |allocate_system_register:SPR|                                        ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:SPR                                                                                                                                                         ; work            ;
;                |decode:DECODE|                                                          ; 255.1 (77.8)         ; 260.1 (77.9)                     ; 9.3 (1.8)                                         ; 4.2 (1.7)                        ; 0.0 (0.0)            ; 400 (96)            ; 113 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE                                                                                                                                                                                          ; work            ;
;                   |decode_function:DECODE_FUNCTION|                                     ; 177.3 (177.3)        ; 182.2 (182.2)                    ; 7.4 (7.4)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 304 (304)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION                                                                                                                                                          ; work            ;
;                |execute:EXECUTE|                                                        ; 1489.8 (326.6)       ; 1528.5 (343.7)                   ; 67.4 (22.4)                                       ; 28.7 (5.3)                       ; 0.0 (0.0)            ; 2110 (424)          ; 520 (232)                 ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE                                                                                                                                                                                        ; work            ;
;                   |execute_adder:EXE_ADDER|                                             ; 109.1 (109.1)        ; 108.7 (108.7)                    ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 186 (186)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder:EXE_ADDER                                                                                                                                                                ; work            ;
;                   |execute_adder_calc:LDST_CALC_ADDR|                                   ; 141.1 (141.1)        ; 149.4 (149.4)                    ; 9.0 (9.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 288 (288)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR                                                                                                                                                      ; work            ;
;                   |execute_branch:EXE_BRANCH|                                           ; 4.1 (4.1)            ; 4.5 (4.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_branch:EXE_BRANCH                                                                                                                                                              ; work            ;
;                   |execute_flag_register:REG_FLAG|                                      ; 70.4 (70.4)          ; 72.0 (72.0)                      ; 3.1 (3.1)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 94 (94)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG                                                                                                                                                         ; work            ;
;                   |execute_forwarding:FORWARDING_RS0|                                   ; 99.1 (99.1)          ; 99.9 (99.9)                      ; 3.4 (3.4)                                         ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 160 (160)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0                                                                                                                                                      ; work            ;
;                   |execute_forwarding:FORWARDING_RS1|                                   ; 104.3 (104.3)        ; 112.5 (112.5)                    ; 9.2 (9.2)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 155 (155)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1                                                                                                                                                      ; work            ;
;                   |execute_forwarding_register:FORWARDING_REGISTER|                     ; 69.9 (69.9)          ; 76.2 (76.2)                      ; 11.7 (11.7)                                       ; 5.4 (5.4)                        ; 0.0 (0.0)            ; 35 (35)             ; 170 (170)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER                                                                                                                                        ; work            ;
;                   |execute_jump:STAGE_JUMP|                                             ; 28.5 (28.5)          ; 32.8 (32.8)                      ; 11.3 (11.3)                                       ; 7.0 (7.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP                                                                                                                                                                ; work            ;
;                   |execute_load_store:STAGE_LDST|                                       ; 113.0 (113.0)        ; 109.4 (109.4)                    ; 0.0 (0.0)                                         ; 3.6 (3.6)                        ; 0.0 (0.0)            ; 132 (132)           ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST                                                                                                                                                          ; work            ;
;                   |execute_logic:EXE_LOGIC|                                             ; 207.9 (207.9)        ; 210.7 (210.7)                    ; 3.0 (3.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 281 (281)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic:EXE_LOGIC                                                                                                                                                                ; work            ;
;                   |execute_logic_decode:EXE_LOGIC_DECODER|                              ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic_decode:EXE_LOGIC_DECODER                                                                                                                                                 ; work            ;
;                   |execute_mul:EXE_MUL|                                                 ; 39.2 (39.2)          ; 38.3 (38.3)                      ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 80 (80)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_mul:EXE_MUL                                                                                                                                                                    ; work            ;
;                   |execute_shift:EXE_SHIFT|                                             ; 166.2 (166.2)        ; 166.0 (166.0)                    ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 215 (215)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift:EXE_SHIFT                                                                                                                                                                ; work            ;
;                   |execute_shift_decode:EXE_SHIFT_DECODER|                              ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift_decode:EXE_SHIFT_DECODER                                                                                                                                                 ; work            ;
;                   |execute_sys_reg:EXE_SYS_REG|                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_sys_reg:EXE_SYS_REG                                                                                                                                                            ; work            ;
;                |fetch:FETCH|                                                            ; 1291.7 (496.7)       ; 1365.4 (489.6)                   ; 97.8 (13.8)                                       ; 24.1 (20.9)                      ; 0.0 (0.0)            ; 1536 (627)          ; 1213 (135)                ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH                                                                                                                                                                                            ; work            ;
;                   |fetch_branch_predictor:BRANCH_PREDICTOR|                             ; 759.8 (12.0)         ; 840.5 (11.5)                     ; 83.8 (0.0)                                        ; 3.2 (0.5)                        ; 0.0 (0.0)            ; 841 (1)             ; 1046 (34)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR                                                                                                                                                    ; work            ;
;                      |fetch_branch_cache:BRANCH_CACHE|                                  ; 747.8 (747.8)        ; 829.0 (829.0)                    ; 83.8 (83.8)                                       ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 840 (840)           ; 1012 (1012)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE                                                                                                                    ; work            ;
;                   |mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|              ; 35.2 (35.2)          ; 35.3 (35.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE                                                                                                                                     ; work            ;
;                |instruction_buffer:LOOPBUFFER|                                          ; 21.3 (0.7)           ; 21.5 (1.0)                       ; 0.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (2)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER                                                                                                                                                                          ; work            ;
;                   |altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER| ; 20.5 (0.0)           ; 20.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER                                                                                                      ; work            ;
;                      |scfifo:scfifo_component|                                          ; 20.5 (0.0)           ; 20.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component                                                                              ; work            ;
;                         |scfifo_2ia1:auto_generated|                                    ; 20.5 (0.0)           ; 20.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated                                                   ; work            ;
;                            |a_dpfifo_l9a1:dpfifo|                                       ; 20.5 (12.3)          ; 20.5 (12.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (22)             ; 28 (14)                   ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo                              ; work            ;
;                               |altsyncram_hhn1:FIFOram|                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram      ; work            ;
;                               |cntr_hgb:rd_ptr_msb|                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|cntr_hgb:rd_ptr_msb          ; work            ;
;                               |cntr_igb:wr_ptr|                                         ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|cntr_igb:wr_ptr              ; work            ;
;                               |cntr_ug7:usedw_counter|                                  ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|cntr_ug7:usedw_counter       ; work            ;
;                |interrupt_control:IRQ_CTRL|                                             ; 14.7 (14.7)          ; 16.8 (16.8)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL                                                                                                                                                                             ; work            ;
;                |l1_data_cache:L1_DATA_CACHE|                                            ; 3787.7 (856.2)       ; 3969.3 (854.4)                   ; 239.1 (31.9)                                      ; 57.5 (33.7)                      ; 840.0 (0.0)          ; 3525 (752)          ; 2769 (716)                ; 0 (0)         ; 11264             ; 22    ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE                                                                                                                                                                            ; work            ;
;                   |l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|              ; 2931.5 (2004.1)      ; 3114.9 (2149.3)                  ; 207.2 (167.1)                                     ; 23.8 (21.8)                      ; 840.0 (0.0)          ; 2773 (2773)         ; 2053 (1717)               ; 0 (0)         ; 11264             ; 22    ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE                                                                                                                     ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|             ; 243.6 (0.0)          ; 253.4 (0.0)                      ; 10.8 (0.0)                                        ; 1.0 (0.0)                        ; 220.0 (0.0)          ; 0 (0)               ; 88 (0)                    ; 0 (0)         ; 2560              ; 5     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0                                                                ; work            ;
;                         |altsyncram:altsyncram_component|                               ; 243.6 (0.0)          ; 253.4 (0.0)                      ; 10.8 (0.0)                                        ; 1.0 (0.0)                        ; 220.0 (0.0)          ; 0 (0)               ; 88 (0)                    ; 0 (0)         ; 2560              ; 5     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component                                ; work            ;
;                            |altsyncram_ji02:auto_generated|                             ; 243.6 (243.6)        ; 253.4 (253.4)                    ; 10.8 (10.8)                                       ; 1.0 (1.0)                        ; 220.0 (220.0)        ; 0 (0)               ; 88 (88)                   ; 0 (0)         ; 2560              ; 5     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|             ; 242.6 (0.0)          ; 252.8 (0.0)                      ; 10.3 (0.0)                                        ; 0.1 (0.0)                        ; 220.0 (0.0)          ; 0 (0)               ; 88 (0)                    ; 0 (0)         ; 2560              ; 5     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1                                                                ; work            ;
;                         |altsyncram:altsyncram_component|                               ; 242.6 (0.0)          ; 252.8 (0.0)                      ; 10.3 (0.0)                                        ; 0.1 (0.0)                        ; 220.0 (0.0)          ; 0 (0)               ; 88 (0)                    ; 0 (0)         ; 2560              ; 5     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component                                ; work            ;
;                            |altsyncram_ji02:auto_generated|                             ; 242.6 (242.6)        ; 252.8 (252.8)                    ; 10.3 (10.3)                                       ; 0.1 (0.1)                        ; 220.0 (220.0)        ; 0 (0)               ; 88 (88)                   ; 0 (0)         ; 2560              ; 5     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|             ; 220.4 (0.0)          ; 228.6 (0.0)                      ; 8.3 (0.0)                                         ; 0.2 (0.0)                        ; 200.0 (0.0)          ; 0 (0)               ; 80 (0)                    ; 0 (0)         ; 3072              ; 6     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2                                                                ; work            ;
;                         |altsyncram:altsyncram_component|                               ; 220.4 (0.0)          ; 228.6 (0.0)                      ; 8.3 (0.0)                                         ; 0.2 (0.0)                        ; 200.0 (0.0)          ; 0 (0)               ; 80 (0)                    ; 0 (0)         ; 3072              ; 6     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component                                ; work            ;
;                            |altsyncram_ji02:auto_generated|                             ; 220.4 (220.4)        ; 228.6 (228.6)                    ; 8.3 (8.3)                                         ; 0.2 (0.2)                        ; 200.0 (200.0)        ; 0 (0)               ; 80 (80)                   ; 0 (0)         ; 3072              ; 6     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|             ; 220.8 (0.0)          ; 230.8 (0.0)                      ; 10.6 (0.0)                                        ; 0.6 (0.0)                        ; 200.0 (0.0)          ; 0 (0)               ; 80 (0)                    ; 0 (0)         ; 3072              ; 6     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3                                                                ; work            ;
;                         |altsyncram:altsyncram_component|                               ; 220.8 (0.0)          ; 230.8 (0.0)                      ; 10.6 (0.0)                                        ; 0.6 (0.0)                        ; 200.0 (0.0)          ; 0 (0)               ; 80 (0)                    ; 0 (0)         ; 3072              ; 6     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component                                ; work            ;
;                            |altsyncram_ji02:auto_generated|                             ; 220.8 (220.8)        ; 230.8 (230.8)                    ; 10.6 (10.6)                                       ; 0.6 (0.6)                        ; 200.0 (200.0)        ; 0 (0)               ; 80 (80)                   ; 0 (0)         ; 3072              ; 6     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ; work            ;
;                |l1_inst_cache:L1_INST_CACHE|                                            ; 2712.1 (259.5)       ; 2965.0 (454.2)                   ; 275.2 (206.3)                                     ; 22.3 (11.6)                      ; 680.0 (0.0)          ; 1924 (275)          ; 2581 (689)                ; 0 (0)         ; 10240             ; 16    ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE                                                                                                                                                                            ; work            ;
;                   |l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|              ; 2452.6 (1704.7)      ; 2510.8 (1717.5)                  ; 68.9 (21.9)                                       ; 10.7 (9.1)                       ; 680.0 (0.0)          ; 1649 (1649)         ; 1892 (1620)               ; 0 (0)         ; 10240             ; 16    ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE                                                                                                                     ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|             ; 187.5 (0.0)          ; 198.3 (0.0)                      ; 11.2 (0.0)                                        ; 0.4 (0.0)                        ; 170.0 (0.0)          ; 0 (0)               ; 68 (0)                    ; 0 (0)         ; 2560              ; 4     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0                                                                ; work            ;
;                         |altsyncram:altsyncram_component|                               ; 187.5 (0.0)          ; 198.3 (0.0)                      ; 11.2 (0.0)                                        ; 0.4 (0.0)                        ; 170.0 (0.0)          ; 0 (0)               ; 68 (0)                    ; 0 (0)         ; 2560              ; 4     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component                                ; work            ;
;                            |altsyncram_ji02:auto_generated|                             ; 187.5 (187.5)        ; 198.3 (198.3)                    ; 11.2 (11.2)                                       ; 0.4 (0.4)                        ; 170.0 (170.0)        ; 0 (0)               ; 68 (68)                   ; 0 (0)         ; 2560              ; 4     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|             ; 186.2 (0.0)          ; 198.4 (0.0)                      ; 12.7 (0.0)                                        ; 0.5 (0.0)                        ; 170.0 (0.0)          ; 0 (0)               ; 68 (0)                    ; 0 (0)         ; 2560              ; 4     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1                                                                ; work            ;
;                         |altsyncram:altsyncram_component|                               ; 186.2 (0.0)          ; 198.4 (0.0)                      ; 12.7 (0.0)                                        ; 0.5 (0.0)                        ; 170.0 (0.0)          ; 0 (0)               ; 68 (0)                    ; 0 (0)         ; 2560              ; 4     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component                                ; work            ;
;                            |altsyncram_ji02:auto_generated|                             ; 186.2 (186.2)        ; 198.4 (198.4)                    ; 12.7 (12.7)                                       ; 0.5 (0.5)                        ; 170.0 (170.0)        ; 0 (0)               ; 68 (68)                   ; 0 (0)         ; 2560              ; 4     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|             ; 186.3 (0.0)          ; 198.8 (0.0)                      ; 12.8 (0.0)                                        ; 0.4 (0.0)                        ; 170.0 (0.0)          ; 0 (0)               ; 68 (0)                    ; 0 (0)         ; 2560              ; 4     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2                                                                ; work            ;
;                         |altsyncram:altsyncram_component|                               ; 186.3 (0.0)          ; 198.8 (0.0)                      ; 12.8 (0.0)                                        ; 0.4 (0.0)                        ; 170.0 (0.0)          ; 0 (0)               ; 68 (0)                    ; 0 (0)         ; 2560              ; 4     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component                                ; work            ;
;                            |altsyncram_ji02:auto_generated|                             ; 186.3 (186.3)        ; 198.8 (198.8)                    ; 12.8 (12.8)                                       ; 0.4 (0.4)                        ; 170.0 (170.0)        ; 0 (0)               ; 68 (68)                   ; 0 (0)         ; 2560              ; 4     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|             ; 187.8 (0.0)          ; 197.8 (0.0)                      ; 10.3 (0.0)                                        ; 0.3 (0.0)                        ; 170.0 (0.0)          ; 0 (0)               ; 68 (0)                    ; 0 (0)         ; 2560              ; 4     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3                                                                ; work            ;
;                         |altsyncram:altsyncram_component|                               ; 187.8 (0.0)          ; 197.8 (0.0)                      ; 10.3 (0.0)                                        ; 0.3 (0.0)                        ; 170.0 (0.0)          ; 0 (0)               ; 68 (0)                    ; 0 (0)         ; 2560              ; 4     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component                                ; work            ;
;                            |altsyncram_ji02:auto_generated|                             ; 187.8 (187.8)        ; 197.8 (197.8)                    ; 10.3 (10.3)                                       ; 0.3 (0.3)                        ; 170.0 (170.0)        ; 0 (0)               ; 68 (68)                   ; 0 (0)         ; 2560              ; 4     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ; work            ;
;                |load_store_pipe_arbiter:LDST_PIPE_ARBITOR|                              ; 22.2 (22.2)          ; 25.6 (25.6)                      ; 3.6 (3.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 78 (78)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|load_store_pipe_arbiter:LDST_PIPE_ARBITOR                                                                                                                                                              ; work            ;
;                |pipeline_control:PIPELINE_CTRL|                                         ; 112.2 (42.9)         ; 121.1 (55.1)                     ; 23.7 (20.9)                                       ; 14.8 (8.6)                       ; 0.0 (0.0)            ; 174 (56)            ; 146 (81)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL                                                                                                                                                                         ; work            ;
;                   |pipeline_control_idt_read:IDT_READ|                                  ; 26.7 (26.7)          ; 26.2 (26.2)                      ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 51 (51)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ                                                                                                                                      ; work            ;
;                   |pipeline_control_irq_call:IRQ_CALL|                                  ; 41.7 (1.3)           ; 38.9 (1.8)                       ; 2.7 (0.5)                                         ; 5.5 (0.0)                        ; 0.0 (0.0)            ; 66 (3)              ; 38 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_call:IRQ_CALL                                                                                                                                      ; work            ;
;                      |pipeline_control_hundler_read:HUNDLER_READ|                       ; 40.4 (40.4)          ; 37.2 (37.2)                      ; 2.2 (2.2)                                         ; 5.5 (5.5)                        ; 0.0 (0.0)            ; 63 (63)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_call:IRQ_CALL|pipeline_control_hundler_read:HUNDLER_READ                                                                                           ; work            ;
;                   |pipeline_control_irq_return:IRQ_RETURN|                              ; 1.0 (1.0)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_return:IRQ_RETURN                                                                                                                                  ; work            ;
;          |endian_controller:ENDIAN_TO_MEM|                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|endian_controller:ENDIAN_TO_MEM                                                                                                                                                                                                              ; work            ;
;          |memory_pipe_arbiter:MEM_ARBITER|                                              ; 96.3 (49.7)          ; 96.5 (50.3)                      ; 2.5 (2.8)                                         ; 2.3 (2.1)                        ; 0.0 (0.0)            ; 131 (49)            ; 182 (139)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER                                                                                                                                                                                                              ; work            ;
;             |mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|                     ; 46.3 (46.3)          ; 46.2 (46.2)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 82 (82)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE                                                                                                                                                        ; work            ;
;          |peripheral_interface_controller:PIC|                                          ; 18.3 (18.3)          ; 24.9 (24.9)                      ; 7.1 (7.1)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 4 (4)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|peripheral_interface_controller:PIC                                                                                                                                                                                                          ; work            ;
;    |mmc_top:DEVICE_MMC|                                                                 ; 2022.2 (24.6)        ; 2760.2 (28.3)                    ; 774.7 (4.6)                                       ; 36.8 (0.9)                       ; 0.0 (0.0)            ; 1816 (76)           ; 4493 (4)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC                                                                                                                                                                                                                                                                             ; work            ;
;       |mmc_top_control_layer_512:MMC_DEVICE|                                            ; 1997.6 (42.4)        ; 2731.9 (49.3)                    ; 770.1 (7.9)                                       ; 35.9 (0.9)                       ; 0.0 (0.0)            ; 1740 (63)           ; 4489 (76)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE                                                                                                                                                                                                                                        ; work            ;
;          |mmc_buffer_512b:MMC_BUFFER|                                                   ; 1774.7 (1774.7)      ; 2469.0 (2469.0)                  ; 728.1 (728.1)                                     ; 33.9 (33.9)                      ; 0.0 (0.0)            ; 1378 (1378)         ; 4096 (4096)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER                                                                                                                                                                                                             ; work            ;
;          |mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|                             ; 180.5 (55.5)         ; 213.6 (65.0)                     ; 34.1 (10.2)                                       ; 1.0 (0.7)                        ; 0.0 (0.0)            ; 299 (100)           ; 317 (52)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER                                                                                                                                                                                       ; work            ;
;             |mmc_cmd_control_layer_cmd0:CMD_CMD0|                                       ; 6.4 (6.4)            ; 6.8 (6.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0                                                                                                                                                   ; work            ;
;             |mmc_cmd_control_layer_cmd16:CMD_CMD16|                                     ; 6.7 (6.7)            ; 7.0 (7.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16                                                                                                                                                 ; work            ;
;             |mmc_cmd_control_layer_cmd17:CMD_CMD17|                                     ; 37.1 (37.1)          ; 56.1 (56.1)                      ; 19.0 (19.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 120 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17                                                                                                                                                 ; work            ;
;             |mmc_cmd_control_layer_cmd1:CMD_CMD1|                                       ; 7.8 (7.8)            ; 8.1 (8.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1                                                                                                                                                   ; work            ;
;             |mmc_cmd_control_layer_cmd24:CMD_CMD24|                                     ; 38.4 (38.4)          ; 41.0 (41.0)                      ; 2.9 (2.9)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 58 (58)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24                                                                                                                                                 ; work            ;
;             |mmc_cmd_control_layer_initial:CMD_INIT|                                    ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT                                                                                                                                                ; work            ;
;             |mmc_spi_transfer_layer:SPI_MASTER|                                         ; 22.3 (22.3)          ; 23.5 (23.5)                      ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 32 (32)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_transfer_layer:SPI_MASTER                                                                                                                                                     ; work            ;
;    |sci_top:DEVICE_SCI|                                                                 ; 99.3 (22.1)          ; 132.2 (24.3)                     ; 34.6 (2.8)                                        ; 1.7 (0.7)                        ; 0.0 (0.0)            ; 177 (43)            ; 211 (29)                  ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI                                                                                                                                                                                                                                                                             ; work            ;
;       |uart:UARTMOD|                                                                    ; 77.1 (1.3)           ; 107.9 (1.5)                      ; 31.8 (0.2)                                        ; 1.0 (0.1)                        ; 0.0 (0.0)            ; 134 (4)             ; 182 (0)                   ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD                                                                                                                                                                                                                                                                ; work            ;
;          |uart_receiver:UART_RECEIVER|                                                  ; 27.8 (28.1)          ; 38.0 (35.1)                      ; 10.2 (7.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 72 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER                                                                                                                                                                                                                                    ; work            ;
;             |uart_async2sync:ASYNC2SYNC|                                                ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_async2sync:ASYNC2SYNC                                                                                                                                                                                                         ; work            ;
;             |uart_double_flipflop:DOUBLE_FLIPFLOP|                                      ; -0.3 (-0.3)          ; 1.5 (1.5)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP                                                                                                                                                                                               ; work            ;
;             |uart_double_flipflop:RXD_DOUBLE_FLIPFLOP|                                  ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:RXD_DOUBLE_FLIPFLOP                                                                                                                                                                                           ; work            ;
;          |uart_sync_fifo:RX_FIFO|                                                       ; 15.1 (15.1)          ; 23.3 (23.3)                      ; 8.4 (8.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 25 (25)             ; 41 (41)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO                                                                                                                                                                                                                                         ; work            ;
;             |altsyncram:b_memory_rtl_0|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                                               ; work            ;
;                |altsyncram_mvj1:auto_generated|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0|altsyncram_mvj1:auto_generated                                                                                                                                                                                ; work            ;
;          |uart_sync_fifo:TX_FIFO|                                                       ; 17.4 (17.4)          ; 25.5 (25.5)                      ; 8.6 (8.6)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 31 (31)             ; 38 (38)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO                                                                                                                                                                                                                                         ; work            ;
;             |altsyncram:b_memory_rtl_0|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                                               ; work            ;
;                |altsyncram_mvj1:auto_generated|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0|altsyncram_mvj1:auto_generated                                                                                                                                                                                ; work            ;
;          |uart_transmitter:UART_TRANSMITTER|                                            ; 15.5 (14.9)          ; 19.6 (18.5)                      ; 4.3 (3.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 23 (23)             ; 31 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER                                                                                                                                                                                                                              ; work            ;
;             |uart_async2sync:ASYNC2SYNC|                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_async2sync:ASYNC2SYNC                                                                                                                                                                                                   ; work            ;
;             |uart_double_flipflop:DOUBLE_FLIPFLOP|                                      ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_double_flipflop:DOUBLE_FLIPFLOP                                                                                                                                                                                         ; work            ;
;    |sdram_controller:SDRAMC|                                                            ; 156.5 (93.1)         ; 179.2 (89.9)                     ; 29.3 (0.0)                                        ; 6.6 (3.3)                        ; 0.0 (0.0)            ; 251 (152)           ; 244 (99)                  ; 0 (0)         ; 784               ; 2     ; 0          ; 0    ; 0            ; |top_de0_cv|sdram_controller:SDRAMC                                                                                                                                                                                                                                                                        ; work            ;
;       |sdram_sync_fifo:IN_FIFO|                                                         ; 41.9 (41.9)          ; 60.8 (60.8)                      ; 22.3 (22.3)                                       ; 3.4 (3.4)                        ; 0.0 (0.0)            ; 63 (63)             ; 98 (98)                   ; 0 (0)         ; 592               ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO                                                                                                                                                                                                                                                ; work            ;
;          |altsyncram:b_memory_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 592               ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                                                      ; work            ;
;             |altsyncram_p2k1:auto_generated|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 592               ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|altsyncram:b_memory_rtl_0|altsyncram_p2k1:auto_generated                                                                                                                                                                                       ; work            ;
;       |sdram_sync_fifo:OUT_FIFO|                                                        ; 20.2 (20.2)          ; 28.5 (28.5)                      ; 8.3 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 47 (47)                   ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO                                                                                                                                                                                                                                               ; work            ;
;          |altsyncram:b_memory_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                                                     ; work            ;
;             |altsyncram_b2k1:auto_generated|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0|altsyncram_b2k1:auto_generated                                                                                                                                                                                      ; work            ;
;    |vga_display_sdram:DEVICE_DISPLAY|                                                   ; 1119.3 (0.0)         ; 1441.5 (0.0)                     ; 346.4 (0.0)                                       ; 24.3 (0.0)                       ; 0.0 (0.0)            ; 1325 (0)            ; 2048 (0)                  ; 0 (0)         ; 2240              ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY                                                                                                                                                                                                                                                               ; work            ;
;       |vga_640x480_60hz_adv7123:DISPLAY_MODULE|                                         ; 1119.3 (9.8)         ; 1441.5 (9.7)                     ; 346.4 (0.0)                                       ; 24.3 (0.1)                       ; 0.0 (0.0)            ; 1325 (8)            ; 2048 (18)                 ; 0 (0)         ; 2240              ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE                                                                                                                                                                                                                       ; work            ;
;          |vga_command_controller:CMD_CONTROLLER|                                        ; 37.6 (37.6)          ; 41.2 (41.2)                      ; 4.3 (4.3)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 71 (71)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER                                                                                                                                                                                 ; work            ;
;          |vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|                         ; 15.5 (15.5)          ; 17.2 (17.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ                                                                                                                                                                  ; work            ;
;          |vga_vram_control:VRAM_CTRL|                                                   ; 28.4 (28.4)          ; 26.6 (26.6)                      ; 0.5 (0.5)                                         ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 25 (25)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL                                                                                                                                                                                            ; work            ;
;          |vga_vram_control_read_pixel:VRAM_READ|                                        ; 1002.8 (27.6)        ; 1285.5 (28.8)                    ; 302.2 (1.5)                                       ; 19.5 (0.3)                       ; 0.0 (0.0)            ; 1142 (50)           ; 1826 (51)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ                                                                                                                                                                                 ; work            ;
;             |vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|                             ; 223.5 (223.5)        ; 223.7 (223.7)                    ; 2.2 (2.2)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 390 (390)           ; 182 (182)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE                                                                                                                                   ; work            ;
;             |vga_async_fifo:VRAMREAD_FIFO1|                                             ; 751.7 (742.3)        ; 1033.1 (1022.4)                  ; 298.6 (297.2)                                     ; 17.2 (17.2)                      ; 0.0 (0.0)            ; 702 (702)           ; 1593 (1557)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1                                                                                                                                                   ; work            ;
;                |vga_async_fifo_double_flipflop:D_FIFO_READ|                             ; 4.4 (4.4)            ; 4.6 (4.6)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ                                                                                                        ; work            ;
;                |vga_async_fifo_double_flipflop:D_FIFO_WRITE|                            ; 4.3 (4.3)            ; 4.9 (4.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE                                                                                                       ; work            ;
;                |vga_async_fifo_double_flipflop:SYNTH_RESET_READ|                        ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:SYNTH_RESET_READ                                                                                                   ; work            ;
;                |vga_async_fifo_double_flipflop:SYNTH_RESET_WRITE|                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:SYNTH_RESET_WRITE                                                                                                  ; work            ;
;          |vga_vram_control_write_pixel:VRAM_WRITE|                                      ; 25.2 (0.3)           ; 61.4 (0.3)                       ; 37.8 (0.0)                                        ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 47 (2)              ; 100 (0)                   ; 0 (0)         ; 2240              ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE                                                                                                                                                                               ; work            ;
;             |vga_sync_fifo:VRAMWRITE_FIFO|                                              ; 24.7 (24.7)          ; 61.1 (61.1)                      ; 38.0 (38.0)                                       ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 45 (45)             ; 100 (100)                 ; 0 (0)         ; 2240              ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO                                                                                                                                                  ; work            ;
;                |altsyncram:b_memory_rtl_0|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2240              ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0                                                                                                                        ; work            ;
;                   |altsyncram_v2k1:auto_generated|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2240              ; 1     ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0|altsyncram_v2k1:auto_generated                                                                                         ; work            ;
+-----------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                          ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; VGA_HS        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_CLK        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_CMD        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CAS_N    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CKE      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_RAS_N    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_WE_N     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; UART_TXD      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; RESET_N       ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LEDR[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CS_N     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_LDQM     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_UDQM     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_DATA[0]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_DATA[3]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[1]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[2]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[3]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[4]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[5]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[6]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[7]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[8]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[9]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[10]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[11]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[12]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[13]   ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[14]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[15]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_DATA[1]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_DATA[2]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[0]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[1]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[2]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[3]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[4]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[5]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[6]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[7]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[8]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[9]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[10]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[11]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[12]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[13]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[14]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[15]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[16]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[17]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[18]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[19]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[20]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[21]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[22]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[23]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[24]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[25]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[26]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[27]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[28]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[29]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[30]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[31]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[32]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[33]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[34]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO[35]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PS2_CLK       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PS2_DAT       ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; UART_RXD      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                     ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[1]                                                                                                                                                                                                  ;                   ;         ;
; KEY[2]                                                                                                                                                                                                  ;                   ;         ;
; KEY[3]                                                                                                                                                                                                  ;                   ;         ;
; RESET_N                                                                                                                                                                                                 ;                   ;         ;
; SW[0]                                                                                                                                                                                                   ;                   ;         ;
; SW[1]                                                                                                                                                                                                   ;                   ;         ;
; SW[2]                                                                                                                                                                                                   ;                   ;         ;
; SW[3]                                                                                                                                                                                                   ;                   ;         ;
; SW[4]                                                                                                                                                                                                   ;                   ;         ;
; SW[5]                                                                                                                                                                                                   ;                   ;         ;
; SW[6]                                                                                                                                                                                                   ;                   ;         ;
; SW[7]                                                                                                                                                                                                   ;                   ;         ;
; SW[8]                                                                                                                                                                                                   ;                   ;         ;
; SW[9]                                                                                                                                                                                                   ;                   ;         ;
; SD_DATA[0]                                                                                                                                                                                              ;                   ;         ;
;      - mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_transfer_layer:SPI_MASTER|b_rxd_data[0]~feeder                                  ; 1                 ; 0       ;
; SD_DATA[3]                                                                                                                                                                                              ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                                                              ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                                                                              ;                   ;         ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0|altsyncram_b2k1:auto_generated|ram_block1a0                                                                           ; 1                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[9]~feeder                                                                                                                 ; 1                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory~1feeder                                                                                                                                ; 1                 ; 0       ;
; DRAM_DQ[2]                                                                                                                                                                                              ;                   ;         ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[10]                                                                                                                       ; 1                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory~2                                                                                                                                      ; 1                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0|altsyncram_b2k1:auto_generated|ram_block1a0                                                                           ; 1                 ; 0       ;
; DRAM_DQ[3]                                                                                                                                                                                              ;                   ;         ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[11]                                                                                                                       ; 1                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory~3                                                                                                                                      ; 1                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0|altsyncram_b2k1:auto_generated|ram_block1a0                                                                           ; 1                 ; 0       ;
; DRAM_DQ[4]                                                                                                                                                                                              ;                   ;         ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory~4                                                                                                                                      ; 1                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[12]~feeder                                                                                                                ; 1                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0|altsyncram_b2k1:auto_generated|ram_block1a0                                                                           ; 1                 ; 0       ;
; DRAM_DQ[5]                                                                                                                                                                                              ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                                                                              ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                                                                              ;                   ;         ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory~5                                                                                                                                      ; 0                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[13]~feeder                                                                                                                ; 0                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0|altsyncram_b2k1:auto_generated|ram_block1a0                                                                           ; 0                 ; 0       ;
; DRAM_DQ[8]                                                                                                                                                                                              ;                   ;         ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[14]                                                                                                                       ; 0                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory~6                                                                                                                                      ; 0                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0|altsyncram_b2k1:auto_generated|ram_block1a0                                                                           ; 0                 ; 0       ;
; DRAM_DQ[9]                                                                                                                                                                                              ;                   ;         ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory~7                                                                                                                                      ; 0                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[15]~feeder                                                                                                                ; 0                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0|altsyncram_b2k1:auto_generated|ram_block1a0                                                                           ; 0                 ; 0       ;
; DRAM_DQ[10]                                                                                                                                                                                             ;                   ;         ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[16]                                                                                                                       ; 1                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory~8                                                                                                                                      ; 1                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0|altsyncram_b2k1:auto_generated|ram_block1a0                                                                           ; 1                 ; 0       ;
; DRAM_DQ[11]                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                                                                             ;                   ;         ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory~9                                                                                                                                      ; 1                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[17]~feeder                                                                                                                ; 1                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0|altsyncram_b2k1:auto_generated|ram_block1a0                                                                           ; 1                 ; 0       ;
; DRAM_DQ[13]                                                                                                                                                                                             ;                   ;         ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[18]                                                                                                                       ; 0                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory~10                                                                                                                                     ; 0                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0|altsyncram_b2k1:auto_generated|ram_block1a0                                                                           ; 0                 ; 0       ;
; DRAM_DQ[14]                                                                                                                                                                                             ;                   ;         ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[19]                                                                                                                       ; 1                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory~11                                                                                                                                     ; 1                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0|altsyncram_b2k1:auto_generated|ram_block1a0                                                                           ; 1                 ; 0       ;
; DRAM_DQ[15]                                                                                                                                                                                             ;                   ;         ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[20]~feeder                                                                                                                ; 1                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory~12feeder                                                                                                                               ; 1                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0|altsyncram_b2k1:auto_generated|ram_block1a0                                                                           ; 1                 ; 0       ;
; SD_DATA[1]                                                                                                                                                                                              ;                   ;         ;
; SD_DATA[2]                                                                                                                                                                                              ;                   ;         ;
; GPIO[0]                                                                                                                                                                                                 ;                   ;         ;
; GPIO[1]                                                                                                                                                                                                 ;                   ;         ;
; GPIO[2]                                                                                                                                                                                                 ;                   ;         ;
; GPIO[3]                                                                                                                                                                                                 ;                   ;         ;
; GPIO[4]                                                                                                                                                                                                 ;                   ;         ;
; GPIO[5]                                                                                                                                                                                                 ;                   ;         ;
; GPIO[6]                                                                                                                                                                                                 ;                   ;         ;
; GPIO[7]                                                                                                                                                                                                 ;                   ;         ;
; GPIO[8]                                                                                                                                                                                                 ;                   ;         ;
; GPIO[9]                                                                                                                                                                                                 ;                   ;         ;
; GPIO[10]                                                                                                                                                                                                ;                   ;         ;
; GPIO[11]                                                                                                                                                                                                ;                   ;         ;
; GPIO[12]                                                                                                                                                                                                ;                   ;         ;
; GPIO[13]                                                                                                                                                                                                ;                   ;         ;
; GPIO[14]                                                                                                                                                                                                ;                   ;         ;
; GPIO[15]                                                                                                                                                                                                ;                   ;         ;
; GPIO[16]                                                                                                                                                                                                ;                   ;         ;
; GPIO[17]                                                                                                                                                                                                ;                   ;         ;
; GPIO[18]                                                                                                                                                                                                ;                   ;         ;
; GPIO[19]                                                                                                                                                                                                ;                   ;         ;
; GPIO[20]                                                                                                                                                                                                ;                   ;         ;
; GPIO[21]                                                                                                                                                                                                ;                   ;         ;
; GPIO[22]                                                                                                                                                                                                ;                   ;         ;
; GPIO[23]                                                                                                                                                                                                ;                   ;         ;
; GPIO[24]                                                                                                                                                                                                ;                   ;         ;
; GPIO[25]                                                                                                                                                                                                ;                   ;         ;
; GPIO[26]                                                                                                                                                                                                ;                   ;         ;
; GPIO[27]                                                                                                                                                                                                ;                   ;         ;
; GPIO[28]                                                                                                                                                                                                ;                   ;         ;
; GPIO[29]                                                                                                                                                                                                ;                   ;         ;
; GPIO[30]                                                                                                                                                                                                ;                   ;         ;
; GPIO[31]                                                                                                                                                                                                ;                   ;         ;
; GPIO[32]                                                                                                                                                                                                ;                   ;         ;
; GPIO[33]                                                                                                                                                                                                ;                   ;         ;
; GPIO[34]                                                                                                                                                                                                ;                   ;         ;
; GPIO[35]                                                                                                                                                                                                ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                ;                   ;         ;
; KEY[0]                                                                                                                                                                                                  ;                   ;         ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|comb~0                                                                                                                                           ; 1                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory~63                                                                                                                                      ; 1                 ; 0       ;
;      - sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_clock                                                                                                                     ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3133                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3135                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3137                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3139                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3141                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3143                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3145                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3147                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3149                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3151                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3153                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3155                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3157                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3159                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3161                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3163                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3165                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3167                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3169                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3171                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3173                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3175                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3177                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3179                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3181                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3183                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3185                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3187                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3189                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3191                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3193                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3195                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3196                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3197                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3198                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3199                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3200                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3201                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3202                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3203                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3204                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3205                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3206                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3207                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3208                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3209                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3210                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3211                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3212                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3213                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3214                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3215                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3216                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3217                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3218                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3219                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3220                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3221                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3222                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3223                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3224                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3225                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3226                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3227                                       ; 1                 ; 0       ;
;      - sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory~20                                                                                                                               ; 1                 ; 0       ;
;      - sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|comb~0                                                                                                                                    ; 1                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|comb~0                                                                                                                                          ; 1                 ; 0       ;
;      - sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory~27                                                                                                                                     ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3229                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3231                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3233                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3235                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3237                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3239                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3241                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3243                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3245                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3247                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3249                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3251                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3253                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3255                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3257                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3259                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3261                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3263                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3265                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3267                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3269                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3271                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3273                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3275                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3277                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3279                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3281                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3283                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3285                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3287                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3289                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3291                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3292                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3293                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3294                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3295                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3296                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3297                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3298                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3299                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3300                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3301                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3302                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3303                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3304                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3305                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3306                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3307                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3308                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3309                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3310                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3311                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3312                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3313                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3314                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3315                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3316                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3317                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3318                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3319                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3320                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3321                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3322                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3323                                       ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory~40                                        ; 1                 ; 0       ;
;      - vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|comb~0                                             ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~66                                                              ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~68                                                              ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~70                                                              ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~72                                                              ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|comb~0                                                   ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~27                                            ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~28                                            ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~29                                            ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~30                                            ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~33                                            ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~34                                            ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~35                                            ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~36                                            ; 1                 ; 0       ;
;      - memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|comb~0                                                                                                                                              ; 1                 ; 0       ;
;      - memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory~131                                                                                                                                        ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[4][26]~0 ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[5][26]~1 ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[6][26]~2 ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[7][26]~3 ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[2][26]~4 ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[3][26]~5 ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[1][26]~6 ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[0][26]~7 ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[4][26]~1 ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[5][26]~2 ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[6][26]~3 ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[7][26]~4 ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[2][26]~5 ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[0][26]~6 ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[3][26]~7 ; 1                 ; 0       ;
;      - mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[1][26]~8 ; 1                 ; 0       ;
;      - keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|comb~0                                                                                                                            ; 1                 ; 0       ;
;      - keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory~13                                                                                                                       ; 1                 ; 0       ;
;      - sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|comb~0                                                                                                                                    ; 1                 ; 0       ;
;      - sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory~12                                                                                                                               ; 1                 ; 0       ;
;      - memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|comb~0                                                                                                                                              ; 1                 ; 0       ;
;      - memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory~109                                                                                                                                        ; 1                 ; 0       ;
;      - sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_clock                                                                                                                           ; 1                 ; 0       ;
;      - iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_memory~129                                                                       ; 1                 ; 0       ;
;      - iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_memory~130                                                                       ; 1                 ; 0       ;
;      - iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_memory~131                                                                       ; 1                 ; 0       ;
;      - iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_memory~132                                                                       ; 1                 ; 0       ;
;      - iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_memory~134                                                                       ; 1                 ; 0       ;
;      - iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_memory~135                                                                       ; 1                 ; 0       ;
;      - iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_memory~136                                                                       ; 1                 ; 0       ;
;      - iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_memory~137                                                                       ; 1                 ; 0       ;
;      - iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~192                                                                      ; 1                 ; 0       ;
;      - iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~193                                                                      ; 1                 ; 0       ;
;      - iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~194                                                                      ; 1                 ; 0       ;
;      - iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~195                                                                      ; 1                 ; 0       ;
;      - iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~200                                                                      ; 1                 ; 0       ;
;      - iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~201                                                                      ; 1                 ; 0       ;
;      - iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~202                                                                      ; 1                 ; 0       ;
;      - iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~203                                                                      ; 1                 ; 0       ;
;      - KEY[0]~inputCLKENA0                                                                                                                                                                              ; 1                 ; 0       ;
; PS2_CLK                                                                                                                                                                                                 ;                   ;         ;
;      - keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_synchronizer:PS2_SYNCHRONIZER|b_buff0[1]~feeder                                                                          ; 0                 ; 0       ;
; PS2_DAT                                                                                                                                                                                                 ;                   ;         ;
;      - keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_synchronizer:PS2_SYNCHRONIZER|b_buff0[0]                                                                                 ; 1                 ; 0       ;
; UART_RXD                                                                                                                                                                                                ;                   ;         ;
;      - sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:RXD_DOUBLE_FLIPFLOP|b_data0[0]~feeder                                                                           ; 1                 ; 0       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                         ; Location                  ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                     ; PIN_M9                    ; 19020   ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                       ; PIN_U7                    ; 8133    ; Async. clear                          ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                       ; PIN_U7                    ; 192     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|decode_11a:rden_decode|w_anode2205w[2]~0                                                                                                                                        ; LABCELL_X35_Y37_N9        ; 65      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|decode_11a:rden_decode|w_anode2205w[2]~1                                                                                                                                        ; LABCELL_X35_Y37_N54       ; 65      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|decode_11a:rden_decode|w_anode2205w[2]~2                                                                                                                                        ; LABCELL_X35_Y37_N57       ; 65      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|decode_8la:decode3|w_anode2144w[2]~0                                                                                                                                            ; LABCELL_X35_Y37_N6        ; 65      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|decode_8la:decode3|w_anode2144w[2]~1                                                                                                                                            ; LABCELL_X35_Y34_N6        ; 64      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|decode_8la:decode3|w_anode2157w[2]~0                                                                                                                                            ; LABCELL_X35_Y34_N48       ; 64      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|decode_8la:decode3|w_anode2165w[2]~0                                                                                                                                            ; LABCELL_X35_Y34_N21       ; 64      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|decode_8la:decode3|w_anode2173w[2]~0                                                                                                                                            ; LABCELL_X35_Y34_N27       ; 64      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; dev_interconnect:DEV_INTERCONNECT|WideOr0                                                                                                                                                                                                                                                    ; LABCELL_X26_Y8_N42        ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; dev_interconnect:DEV_INTERCONNECT|b_ack_data[19]~1                                                                                                                                                                                                                                           ; LABCELL_X25_Y7_N27        ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[14]~9                                                                                                                                                                                                                                     ; LABCELL_X32_Y16_N12       ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[2]~4                                                                                                                                                                                                                                      ; MLABCELL_X34_Y16_N57      ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; dev_interconnect:DEV_INTERCONNECT|comb~0                                                                                                                                                                                                                                                     ; LABCELL_X25_Y4_N54        ; 153     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|Decoder0~1                                                                                                                                                                                                                ; LABCELL_X36_Y21_N57       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|Decoder0~2                                                                                                                                                                                                                ; LABCELL_X36_Y23_N54       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|Decoder0~3                                                                                                                                                                                                                ; LABCELL_X36_Y21_N54       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_state                                                                                                                                                                                                               ; FF_X39_Y19_N38            ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i|outclk_wire[2]                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y0_N1 ; 67      ; Clock                                 ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i|outclk_wire[3]                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y2_N1 ; 182     ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|Selector1~2                                                                                                                                                                                                                                                       ; LABCELL_X40_Y41_N51       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|Selector2~1                                                                                                                                                                                                                                                       ; LABCELL_X40_Y41_N57       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|Selector3~1                                                                                                                                                                                                                                                       ; LABCELL_X40_Y41_N39       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|Selector4~0                                                                                                                                                                                                                                                       ; LABCELL_X40_Y41_N27       ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|b_get_counter[0]~0                                                                                                                                                                                                                                                ; LABCELL_X40_Y38_N18       ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|comb~1                                                                                                                                                ; LABCELL_X2_Y3_N18         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|comb~2                                                                                                                                                ; LABCELL_X2_Y3_N39         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|comb~3                                                                                                                                                ; LABCELL_X2_Y3_N30         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_reg                                                                                                                                              ; FF_X4_Y3_N32              ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|wire_addr_reg_ena[0]                                                                                                                                  ; LABCELL_X7_Y1_N42         ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|wire_asmi_opcode_reg_ena[0]                                                                                                                           ; LABCELL_X1_Y3_N45         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|wire_read_data_reg_ena[0]~0                                                                                                                           ; MLABCELL_X4_Y3_N45        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|wire_read_dout_reg_ena~0                                                                                                                              ; LABCELL_X2_Y3_N12         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|asmi_req                                                                                                                                                                                                                   ; LABCELL_X7_Y3_N36         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|always0~0                                                                                                                                                                      ; LABCELL_X40_Y43_N39       ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|always1~0                                                                                                                                                                      ; LABCELL_X40_Y41_N21       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_memory~129                                                                                                                                                                   ; LABCELL_X43_Y42_N18       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_memory~130                                                                                                                                                                   ; LABCELL_X43_Y42_N3        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_memory~131                                                                                                                                                                   ; LABCELL_X40_Y42_N18       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_memory~132                                                                                                                                                                   ; LABCELL_X43_Y42_N12       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_memory~134                                                                                                                                                                   ; LABCELL_X40_Y43_N45       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_memory~135                                                                                                                                                                   ; LABCELL_X40_Y43_N42       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_memory~136                                                                                                                                                                   ; LABCELL_X40_Y42_N33       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_memory~137                                                                                                                                                                   ; LABCELL_X43_Y42_N48       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|always0~1                                                                                                                                                                     ; LABCELL_X10_Y3_N12        ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~192                                                                                                                                                                  ; MLABCELL_X9_Y1_N54        ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~193                                                                                                                                                                  ; MLABCELL_X9_Y1_N18        ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~194                                                                                                                                                                  ; MLABCELL_X9_Y1_N36        ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~195                                                                                                                                                                  ; MLABCELL_X9_Y1_N9         ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~200                                                                                                                                                                  ; MLABCELL_X9_Y1_N24        ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~201                                                                                                                                                                  ; MLABCELL_X9_Y1_N6         ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~202                                                                                                                                                                  ; MLABCELL_X9_Y1_N15        ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~203                                                                                                                                                                  ; MLABCELL_X9_Y1_N33        ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; keyboard:DEVICE_KEYBOARD|comb~0                                                                                                                                                                                                                                                              ; LABCELL_X24_Y6_N54        ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|bPs2Scancode[7]~0                                                                                                                                                                                                             ; LABCELL_X17_Y4_N45        ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_chatta_can_50mhz_25us:PS2_CHATTA_CAN|Equal0~0                                                                                                                                                                        ; MLABCELL_X18_Y4_N36       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory~13                                                                                                                                                                                                                   ; LABCELL_X20_Y4_N45        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|comb~0                                                                                                                                                                                                                        ; LABCELL_X20_Y4_N33        ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; memory_if:MEMIF|comb~2                                                                                                                                                                                                                                                                       ; LABCELL_X26_Y29_N39       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|Equal0~0                                                                                                                                                                                                                                        ; LABCELL_X26_Y29_N36       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory~131                                                                                                                                                                                                                                    ; LABCELL_X25_Y29_N51       ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|comb~0                                                                                                                                                                                                                                          ; LABCELL_X25_Y29_N6        ; 3       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory~109                                                                                                                                                                                                                                    ; LABCELL_X39_Y38_N48       ; 53      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|comb~0                                                                                                                                                                                                                                          ; LABCELL_X39_Y38_N39       ; 3       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; memory_if:MEMIF|oMEM_WR                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y37_N9        ; 260     ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0~36                                                                                                                                            ; LABCELL_X1_Y13_N24        ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[31]~0                                                                                                                                          ; MLABCELL_X18_Y16_N33      ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[13]~16                                                                                                                                                                   ; LABCELL_X19_Y6_N6         ; 27      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1[13]~15                                                                                                                                                                   ; LABCELL_X5_Y11_N54        ; 27      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1_sysreg~0                                                                                                                                                                 ; LABCELL_X2_Y17_N51        ; 248     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|comb~1                                                                                                                                                                             ; LABCELL_X2_Y11_N33        ; 5       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|frcr_64bit_write_condition~1                                                                                                                                                       ; LABCELL_X7_Y15_N27        ; 89      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|w_sysreg_frchr_register_data~0                                                                                                                                                     ; LABCELL_X7_Y15_N24        ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|w_sysreg_frchr_register_valid                                                                                                                                                      ; LABCELL_X2_Y11_N3         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|w_sysreg_frclr_register_data~0                                                                                                                                                     ; LABCELL_X7_Y15_N30        ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|w_sysreg_frclr_register_valid                                                                                                                                                      ; LABCELL_X2_Y11_N30        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|w_sysreg_idtr_register_valid~1                                                                                                                                                     ; LABCELL_X7_Y15_N45        ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|w_sysreg_pcr_register_data~0                                                                                                                                                       ; MLABCELL_X18_Y16_N30      ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|w_sysreg_pcr_register_valid                                                                                                                                                        ; LABCELL_X2_Y11_N36        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|w_sysreg_ppcr_register_data~0                                                                                                                                                      ; LABCELL_X17_Y12_N42       ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|w_sysreg_ppcr_register_valid                                                                                                                                                       ; LABCELL_X7_Y15_N33        ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|w_sysreg_ppsr_register_valid                                                                                                                                                       ; LABCELL_X2_Y11_N51        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|w_sysreg_psr_register_valid                                                                                                                                                        ; LABCELL_X7_Y15_N42        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|w_sysreg_spr_register_data~0                                                                                                                                                       ; LABCELL_X2_Y11_N48        ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|w_sysreg_spr_register_valid                                                                                                                                                        ; LABCELL_X2_Y11_N57        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[31]~30                                                                                                                                                                       ; LABCELL_X6_Y16_N39        ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[18]~0                                                                                                                                                                           ; LABCELL_X5_Y8_N39         ; 130     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[16]~0                                                                                                                                                                        ; MLABCELL_X13_Y11_N6       ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_valid                                                                                                                                                                              ; FF_X7_Y10_N38             ; 87      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_writeback~1                                                                                                                                                                        ; LABCELL_X2_Y10_N15        ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|comb~3                                                                                                                                                                               ; MLABCELL_X9_Y12_N15       ; 171     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG|b_sysreg_flags[1]~60                                                                                                                                  ; MLABCELL_X18_Y8_N27       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG|b_sysreg_flags~0                                                                                                                                      ; LABCELL_X5_Y7_N21         ; 227     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_destination[4]~0                                                                                                        ; LABCELL_X5_Y10_N57        ; 53      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP|b_jump_addr[12]~2                                                                                                                                            ; LABCELL_X20_Y12_N30       ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP|b_jump_addr[12]~3                                                                                                                                            ; LABCELL_X20_Y12_N54       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[12]~14                                                                                                                                     ; LABCELL_X6_Y12_N12        ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[20]~32                                                                                                                                     ; LABCELL_X26_Y14_N51       ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[25]~25                                                                                                                                     ; LABCELL_X26_Y14_N42       ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[25]~26                                                                                                                                     ; MLABCELL_X9_Y15_N42       ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[7]~4                                                                                                                                       ; LABCELL_X24_Y15_N51       ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_mask[1]~0                                                                                                                                       ; LABCELL_X36_Y28_N6        ; 70      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_state~10                                                                                                                                             ; LABCELL_X17_Y12_N36       ; 47      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_fetch_addr[15]~1                                                                                                                                                                       ; LABCELL_X20_Y29_N42       ; 68      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_fetch_addr[15]~2                                                                                                                                                                       ; LABCELL_X16_Y35_N57       ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_get_addr[10]~1                                                                                                                                                                         ; LABCELL_X19_Y26_N42       ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_get_addr~32                                                                                                                                                                            ; LABCELL_X20_Y26_N6        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_next_inst[0]~26                                                                                                                                                                        ; LABCELL_X7_Y35_N33        ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_pc_out[29]~0                                                                                                                                                                           ; LABCELL_X7_Y35_N36        ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[0][15]~12                                                                                            ; LABCELL_X17_Y18_N36       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[0][26]~6                                                                                             ; LABCELL_X20_Y20_N18       ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[1][26]~8                                                                                             ; LABCELL_X20_Y20_N15       ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[2][26]~5                                                                                             ; LABCELL_X20_Y20_N21       ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[2][7]~11                                                                                             ; MLABCELL_X23_Y16_N36      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[3][26]~7                                                                                             ; LABCELL_X20_Y20_N6        ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[4][26]~1                                                                                             ; LABCELL_X20_Y20_N39       ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[5][12]~9                                                                                             ; LABCELL_X16_Y18_N18       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[5][26]~2                                                                                             ; LABCELL_X20_Y20_N33       ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[6][26]~3                                                                                             ; LABCELL_X20_Y20_N36       ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[7][21]~10                                                                                            ; LABCELL_X16_Y18_N0        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[7][26]~4                                                                                             ; LABCELL_X20_Y18_N24       ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr[1][19]~2                                                                                        ; LABCELL_X17_Y18_N0        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr[3][15]~1                                                                                        ; LABCELL_X17_Y18_N42       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr[6][7]~0                                                                                         ; LABCELL_X16_Y18_N12       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_predict[4][0]~0                                                                                           ; LABCELL_X20_Y18_N21       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[0][26]~7                                                                                             ; LABCELL_X20_Y20_N9        ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[1][13]~12                                                                                            ; LABCELL_X26_Y16_N54       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[1][26]~6                                                                                             ; LABCELL_X20_Y18_N45       ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[2][26]~4                                                                                             ; LABCELL_X21_Y16_N51       ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[2][8]~10                                                                                             ; LABCELL_X26_Y16_N39       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[3][0]~11                                                                                             ; LABCELL_X26_Y16_N18       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[3][26]~5                                                                                             ; LABCELL_X20_Y19_N15       ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[4][26]~0                                                                                             ; LABCELL_X20_Y20_N24       ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[4][26]~8                                                                                             ; LABCELL_X20_Y17_N45       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[5][26]~1                                                                                             ; LABCELL_X20_Y20_N30       ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[6][26]~2                                                                                             ; LABCELL_X20_Y20_N12       ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[7][10]~9                                                                                             ; MLABCELL_X23_Y16_N30      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[7][26]~3                                                                                             ; LABCELL_X20_Y18_N12       ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr[0][16]~2                                                                                        ; LABCELL_X20_Y16_N12       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr[5][7]~0                                                                                         ; LABCELL_X20_Y18_N27       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr[6][8]~1                                                                                         ; LABCELL_X20_Y18_N54       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|oSEARCH_HIT~17                                                                                                   ; MLABCELL_X23_Y22_N54      ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|state~0                                                                                                                                                                                  ; LABCELL_X19_Y26_N33       ; 63      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|cntr_hgb:rd_ptr_msb|_~0    ; LABCELL_X7_Y17_N54        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|cntr_igb:wr_ptr|_~0        ; MLABCELL_X9_Y18_N24       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|cntr_ug7:usedw_counter|_~0 ; LABCELL_X10_Y18_N27       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|full_dff                   ; FF_X10_Y18_N20            ; 77      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|pulse_ram_output~0         ; MLABCELL_X9_Y18_N45       ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|rd_ptr_lsb~1               ; MLABCELL_X9_Y18_N33       ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|comb~1                                                                                                                                                                 ; LABCELL_X7_Y17_N57        ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_hw_irq_num[2]~1                                                                                                                                                         ; LABCELL_X35_Y21_N39       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[2]~0                                                                                                                                                            ; LABCELL_X39_Y21_N27       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_cache_req_mask[3]~0                                                                                                                                                    ; MLABCELL_X42_Y20_N57      ; 67      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_cache_result_data[390]~0                                                                                                                                               ; LABCELL_X39_Y34_N9        ; 512     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_get_state[1]~1                                                                                                                                                         ; LABCELL_X47_Y35_N36       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_mem_result_data[8]~1                                                                                                                                                   ; LABCELL_X47_Y37_N27       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[2]                                                                                                                                                            ; FF_X47_Y35_N8             ; 37      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state.L_PARAM_IDLE                                                                                                                                            ; FF_X39_Y34_N35            ; 124     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[3]~1                                                                                                                                                         ; LABCELL_X41_Y37_N39       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|comb~2                                                                                                                                                                   ; LABCELL_X41_Y37_N48       ; 902     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|memory_write_way0_condition~0                                                                                     ; LABCELL_X36_Y31_N0        ; 357     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|memory_write_way1_condition                                                                                       ; MLABCELL_X37_Y31_N6       ; 357     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|memory_write_way2_condition                                                                                       ; MLABCELL_X37_Y31_N42      ; 326     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|memory_write_way3_condition                                                                                       ; MLABCELL_X37_Y31_N57      ; 326     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[0][7]~16                                                                                                     ; MLABCELL_X42_Y31_N3       ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][21]~57                                                                                                   ; LABCELL_X40_Y28_N30       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][23]~163                                                                                                  ; LABCELL_X40_Y35_N18       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][21]~72                                                                                                   ; MLABCELL_X42_Y28_N24      ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][23]~188                                                                                                  ; LABCELL_X36_Y29_N6        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][16]~27                                                                                                   ; MLABCELL_X42_Y32_N39      ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][23]~115                                                                                                  ; LABCELL_X36_Y34_N42       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][17]~45                                                                                                   ; LABCELL_X40_Y32_N0        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][22]~143                                                                                                  ; LABCELL_X36_Y29_N24       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][0]~61                                                                                                    ; LABCELL_X44_Y30_N6        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][22]~169                                                                                                  ; MLABCELL_X45_Y33_N54      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][14]~75                                                                                                   ; MLABCELL_X37_Y30_N6       ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][23]~194                                                                                                  ; MLABCELL_X37_Y30_N0       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][23]~124                                                                                                   ; MLABCELL_X45_Y32_N42      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][9]~32                                                                                                     ; LABCELL_X40_Y31_N15       ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][3]~49                                                                                                     ; MLABCELL_X42_Y35_N24      ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][19]~65                                                                                                    ; MLABCELL_X42_Y33_N27      ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][23]~176                                                                                                   ; MLABCELL_X45_Y33_N12      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][0]~20                                                                                                     ; LABCELL_X44_Y30_N12       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][23]~103                                                                                                   ; MLABCELL_X49_Y33_N24      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][22]~130                                                                                                   ; MLABCELL_X49_Y33_N54      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][8]~37                                                                                                     ; MLABCELL_X42_Y31_N0       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[6][12]~53                                                                                                    ; LABCELL_X44_Y32_N3        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[6][22]~157                                                                                                   ; LABCELL_X44_Y32_N54       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[7][22]~182                                                                                                   ; LABCELL_X43_Y35_N6        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[7][4]~69                                                                                                     ; MLABCELL_X42_Y29_N42      ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][11]~23                                                                                                    ; MLABCELL_X42_Y34_N21      ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][23]~109                                                                                                   ; LABCELL_X43_Y35_N24       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][23]~136                                                                                                   ; LABCELL_X43_Y34_N54       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][7]~41                                                                                                     ; LABCELL_X40_Y34_N21       ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0~96                                                                                                           ; MLABCELL_X42_Y35_N6       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[0][3]~9                                                                                                      ; LABCELL_X48_Y25_N15       ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][19]~49                                                                                                   ; MLABCELL_X49_Y26_N51      ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][23]~145                                                                                                  ; LABCELL_X53_Y30_N36       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][22]~169                                                                                                  ; LABCELL_X50_Y31_N6        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][6]~64                                                                                                    ; LABCELL_X43_Y27_N42       ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][10]~20                                                                                                   ; LABCELL_X47_Y26_N24       ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][23]~102                                                                                                  ; MLABCELL_X49_Y34_N36      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[13][1]~37                                                                                                    ; MLABCELL_X45_Y26_N12      ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[13][22]~128                                                                                                  ; LABCELL_X52_Y26_N51       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][0]~53                                                                                                    ; LABCELL_X43_Y27_N54       ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][22]~151                                                                                                  ; LABCELL_X53_Y27_N6        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][23]~175                                                                                                  ; LABCELL_X52_Y26_N6        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][3]~67                                                                                                    ; LABCELL_X50_Y26_N30       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][0]~25                                                                                                     ; LABCELL_X48_Y25_N42       ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][23]~109                                                                                                   ; LABCELL_X53_Y27_N12       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[2][19]~41                                                                                                    ; LABCELL_X48_Y25_N21       ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][12]~57                                                                                                    ; MLABCELL_X45_Y21_N0       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][22]~157                                                                                                   ; LABCELL_X53_Y26_N15       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][19]~13                                                                                                    ; LABCELL_X47_Y24_N18       ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][22]~90                                                                                                    ; LABCELL_X52_Y24_N18       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][12]~29                                                                                                    ; LABCELL_X48_Y25_N12       ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][23]~115                                                                                                   ; LABCELL_X52_Y30_N24       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][21]~45                                                                                                    ; LABCELL_X48_Y24_N39       ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][22]~139                                                                                                   ; LABCELL_X53_Y31_N30       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][10]~61                                                                                                    ; MLABCELL_X45_Y26_N0       ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][22]~163                                                                                                   ; LABCELL_X53_Y30_N6        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][17]~16                                                                                                    ; MLABCELL_X49_Y23_N27      ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][22]~96                                                                                                    ; LABCELL_X50_Y31_N0        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][10]~33                                                                                                    ; LABCELL_X48_Y25_N54       ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][23]~121                                                                                                   ; MLABCELL_X49_Y34_N12      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1~84                                                                                                           ; LABCELL_X39_Y28_N42       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[0][6]~10                                                                                                     ; LABCELL_X47_Y28_N39       ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][23]~148                                                                                                  ; MLABCELL_X49_Y25_N18      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][2]~53                                                                                                    ; LABCELL_X48_Y28_N54       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][17]~70                                                                                                   ; MLABCELL_X42_Y25_N54      ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][22]~160                                                                                                  ; MLABCELL_X45_Y25_N6       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][22]~123                                                                                                  ; MLABCELL_X45_Y25_N9       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][9]~22                                                                                                    ; LABCELL_X48_Y28_N36       ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[13][13]~40                                                                                                   ; MLABCELL_X45_Y28_N36      ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[13][23]~136                                                                                                  ; LABCELL_X48_Y34_N12       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][22]~172                                                                                                  ; LABCELL_X47_Y33_N24       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][3]~57                                                                                                    ; LABCELL_X48_Y31_N0        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][10]~73                                                                                                   ; LABCELL_X48_Y28_N30       ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][22]~184                                                                                                  ; MLABCELL_X45_Y24_N42      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[1][15]~27                                                                                                    ; LABCELL_X47_Y28_N54       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[1][23]~105                                                                                                   ; MLABCELL_X45_Y34_N36      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[2][19]~45                                                                                                    ; LABCELL_X53_Y28_N42       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][22]~154                                                                                                   ; MLABCELL_X45_Y24_N45      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][7]~62                                                                                                     ; MLABCELL_X45_Y29_N24      ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[4][22]~117                                                                                                   ; LABCELL_X47_Y34_N36       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[4][2]~15                                                                                                     ; LABCELL_X50_Y28_N12       ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[5][21]~31                                                                                                    ; LABCELL_X47_Y28_N36       ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[5][23]~129                                                                                                   ; LABCELL_X44_Y31_N6        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][23]~166                                                                                                   ; LABCELL_X47_Y34_N39       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][8]~49                                                                                                     ; LABCELL_X52_Y28_N33       ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][20]~67                                                                                                    ; MLABCELL_X49_Y28_N18      ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][22]~178                                                                                                   ; MLABCELL_X45_Y24_N18      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][1]~18                                                                                                     ; LABCELL_X48_Y29_N24       ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][23]~96                                                                                                    ; LABCELL_X48_Y29_N54       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[9][14]~36                                                                                                    ; LABCELL_X48_Y26_N39       ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[9][22]~111                                                                                                   ; MLABCELL_X49_Y26_N39      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2~90                                                                                                           ; LABCELL_X48_Y34_N54       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[0][4]~10                                                                                                     ; LABCELL_X41_Y28_N36       ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[10][0]~53                                                                                                    ; LABCELL_X40_Y28_N48       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[10][23]~150                                                                                                  ; LABCELL_X35_Y30_N48       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[11][22]~156                                                                                                  ; LABCELL_X35_Y28_N12       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[11][9]~68                                                                                                    ; LABCELL_X40_Y27_N24       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[12][14]~21                                                                                                   ; MLABCELL_X37_Y27_N27      ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[12][22]~162                                                                                                  ; MLABCELL_X37_Y29_N42      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][23]~169                                                                                                  ; MLABCELL_X37_Y28_N42      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][5]~40                                                                                                    ; MLABCELL_X37_Y28_N30      ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[14][10]~57                                                                                                   ; LABCELL_X36_Y26_N30       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[14][22]~175                                                                                                  ; LABCELL_X44_Y34_N42       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[15][22]~181                                                                                                  ; LABCELL_X35_Y30_N24       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[15][9]~71                                                                                                    ; LABCELL_X41_Y26_N42       ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][13]~26                                                                                                    ; LABCELL_X44_Y26_N6        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][23]~93                                                                                                    ; MLABCELL_X37_Y29_N54      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[2][21]~45                                                                                                    ; LABCELL_X43_Y25_N54       ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[3][1]~61                                                                                                     ; MLABCELL_X42_Y22_N54      ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[3][23]~107                                                                                                   ; LABCELL_X39_Y32_N3        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[4][11]~14                                                                                                    ; LABCELL_X41_Y26_N48       ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[4][22]~113                                                                                                   ; LABCELL_X39_Y32_N33       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[5][22]~119                                                                                                   ; LABCELL_X44_Y34_N24       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[5][3]~32                                                                                                     ; LABCELL_X40_Y26_N36       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[6][12]~49                                                                                                    ; LABCELL_X35_Y26_N12       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[6][22]~126                                                                                                   ; LABCELL_X35_Y28_N24       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[7][22]~132                                                                                                   ; LABCELL_X44_Y35_N48       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[7][9]~65                                                                                                     ; LABCELL_X40_Y23_N30       ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[8][22]~138                                                                                                   ; LABCELL_X44_Y35_N12       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[8][2]~17                                                                                                     ; LABCELL_X41_Y26_N18       ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[9][11]~36                                                                                                    ; LABCELL_X44_Y31_N24       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[9][23]~144                                                                                                   ; MLABCELL_X45_Y31_N18      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3~82                                                                                                           ; LABCELL_X44_Y33_N54       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|Selector520~0                                                                                                                                                            ; LABCELL_X24_Y27_N33       ; 599     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|Selector520~2                                                                                                                                                            ; LABCELL_X24_Y27_N24       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|always3~0                                                                                                                                                                ; MLABCELL_X23_Y39_N45      ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_get_state[0]~0                                                                                                                                                         ; LABCELL_X24_Y27_N27       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[2]                                                                                                                                                            ; FF_X7_Y36_N8              ; 55      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_main_state.L_PARAM_MEMREQ                                                                                                                                          ; FF_X23_Y39_N41            ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_main_state.L_PARAM_OUTINST                                                                                                                                         ; FF_X23_Y39_N38            ; 40      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|comb~1                                                                                                                                                                   ; LABCELL_X25_Y34_N15       ; 1565    ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|Equal25~0                                                                                                         ; LABCELL_X24_Y37_N24       ; 340     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|Equal25~1                                                                                                         ; LABCELL_X21_Y37_N12       ; 340     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|Equal25~2                                                                                                         ; LABCELL_X21_Y37_N0        ; 340     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|memory_write_way0_condition                                                                                       ; LABCELL_X21_Y37_N6        ; 340     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[0][1]~3                                                                                                      ; LABCELL_X24_Y37_N42       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][10]~36                                                                                                   ; LABCELL_X21_Y39_N15       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][1]~48                                                                                                    ; MLABCELL_X23_Y38_N18      ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][12]~15                                                                                                   ; MLABCELL_X23_Y38_N12      ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][16]~27                                                                                                   ; LABCELL_X29_Y40_N51       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][21]~39                                                                                                   ; MLABCELL_X23_Y40_N3       ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][11]~51                                                                                                   ; LABCELL_X25_Y39_N24       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][2]~18                                                                                                     ; LABCELL_X19_Y39_N12       ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][17]~30                                                                                                    ; LABCELL_X24_Y40_N15       ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][21]~42                                                                                                    ; MLABCELL_X23_Y40_N42      ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][10]~9                                                                                                     ; MLABCELL_X23_Y38_N0       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][12]~21                                                                                                    ; MLABCELL_X23_Y41_N21      ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[6][18]~33                                                                                                    ; LABCELL_X21_Y39_N39       ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[7][12]~45                                                                                                    ; LABCELL_X25_Y41_N48       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][13]~12                                                                                                    ; MLABCELL_X23_Y38_N39      ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][16]~24                                                                                                    ; MLABCELL_X23_Y38_N33      ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0~53                                                                                                           ; LABCELL_X31_Y38_N33       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[0][12]~4                                                                                                     ; LABCELL_X25_Y42_N6        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][2]~24                                                                                                    ; LABCELL_X24_Y42_N45       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][11]~32                                                                                                   ; LABCELL_X25_Y42_N12       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][19]~10                                                                                                   ; LABCELL_X25_Y42_N21       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[13][19]~18                                                                                                   ; LABCELL_X25_Y42_N18       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][14]~26                                                                                                   ; LABCELL_X25_Y42_N42       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][15]~34                                                                                                   ; LABCELL_X25_Y42_N45       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][7]~12                                                                                                     ; LABCELL_X25_Y43_N6        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[2][17]~20                                                                                                    ; LABCELL_X25_Y42_N39       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][17]~28                                                                                                    ; LABCELL_X29_Y43_N18       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][10]~6                                                                                                     ; LABCELL_X25_Y42_N3        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][9]~14                                                                                                     ; LABCELL_X26_Y41_N39       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][9]~22                                                                                                     ; MLABCELL_X28_Y40_N18      ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][11]~30                                                                                                    ; LABCELL_X25_Y41_N6        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][15]~8                                                                                                     ; LABCELL_X26_Y41_N36       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][18]~16                                                                                                    ; LABCELL_X25_Y42_N36       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1~37                                                                                                           ; LABCELL_X26_Y42_N9        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[0][0]~4                                                                                                      ; LABCELL_X24_Y37_N0        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][3]~24                                                                                                    ; MLABCELL_X23_Y36_N54      ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][12]~32                                                                                                   ; LABCELL_X31_Y39_N51       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][20]~10                                                                                                   ; LABCELL_X29_Y36_N12       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[13][19]~18                                                                                                   ; LABCELL_X32_Y37_N33       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][17]~26                                                                                                   ; LABCELL_X29_Y36_N42       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][4]~34                                                                                                    ; MLABCELL_X28_Y39_N48      ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[1][21]~12                                                                                                    ; MLABCELL_X28_Y37_N54      ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[2][12]~20                                                                                                    ; LABCELL_X29_Y37_N54       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][6]~28                                                                                                     ; LABCELL_X31_Y35_N42       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[4][2]~6                                                                                                      ; MLABCELL_X28_Y37_N57      ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[5][9]~14                                                                                                     ; LABCELL_X32_Y37_N30       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][5]~22                                                                                                     ; MLABCELL_X28_Y40_N57      ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][13]~30                                                                                                    ; MLABCELL_X28_Y40_N54      ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][4]~8                                                                                                      ; LABCELL_X29_Y37_N36       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[9][12]~16                                                                                                    ; LABCELL_X29_Y37_N39       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2~37                                                                                                           ; LABCELL_X29_Y37_N24       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[0][12]~6                                                                                                     ; LABCELL_X25_Y37_N12       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[10][1]~26                                                                                                    ; LABCELL_X25_Y40_N21       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[11][1]~34                                                                                                    ; LABCELL_X25_Y37_N42       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[12][12]~12                                                                                                   ; LABCELL_X25_Y37_N0        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][11]~20                                                                                                   ; LABCELL_X25_Y38_N24       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[14][13]~28                                                                                                   ; LABCELL_X25_Y37_N9        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[15][14]~36                                                                                                   ; LABCELL_X25_Y38_N27       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][21]~14                                                                                                    ; LABCELL_X25_Y37_N48       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[2][3]~22                                                                                                     ; LABCELL_X25_Y37_N24       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[3][10]~30                                                                                                    ; LABCELL_X25_Y37_N6        ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[4][18]~8                                                                                                     ; LABCELL_X25_Y37_N27       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[5][10]~16                                                                                                    ; LABCELL_X25_Y37_N3        ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[6][0]~24                                                                                                     ; LABCELL_X25_Y38_N54       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[7][10]~32                                                                                                    ; LABCELL_X25_Y38_N57       ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[8][1]~10                                                                                                     ; LABCELL_X25_Y37_N45       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[9][15]~18                                                                                                    ; LABCELL_X25_Y37_N51       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3~39                                                                                                           ; LABCELL_X26_Y39_N0        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_event_irq_back2front                                                                                                                                                ; FF_X20_Y15_N32            ; 54      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_event_irq_front2back                                                                                                                                                ; FF_X17_Y12_N17            ; 45      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_event_start                                                                                                                                                         ; FF_X23_Y15_N23            ; 238     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_pcr[25]~1                                                                                                                                                ; LABCELL_X20_Y15_N12       ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_pcr[25]~2                                                                                                                                                ; LABCELL_X20_Y15_N6        ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_get_counter~0                                                                                                                ; LABCELL_X36_Y21_N21       ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_idt_data[1]~0                                                                                                                ; LABCELL_X32_Y15_N33       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_read_counter~0                                                                                                               ; LABCELL_X36_Y28_N48       ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_read_state                                                                                                                   ; FF_X41_Y21_N26            ; 96      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_call:IRQ_CALL|pipeline_control_hundler_read:HUNDLER_READ|b_inthundl_idt_data[0]~0                                                                ; LABCELL_X32_Y15_N45       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_core2mem_addr~0                                                                                                                                                                                          ; LABCELL_X39_Y34_N3        ; 71      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_core2mem_mask[3]~0                                                                                                                                                                                       ; LABCELL_X41_Y37_N27       ; 57      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mem2core_common_lock                                                                                                                                                                                       ; LABCELL_X40_Y38_N54       ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|always1~0                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y7_N36       ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|gci2card_command[2]~0                                                                                                                                                                                                                                                     ; LABCELL_X36_Y9_N33        ; 38      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_addr[9]~0                                                                                                                                                                                                                          ; LABCELL_X26_Y8_N0         ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_wait                                                                                                                                                                                                                               ; FF_X26_Y8_N32             ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8354                                                                                                                                                                                                 ; MLABCELL_X49_Y8_N9        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8356                                                                                                                                                                                                 ; MLABCELL_X45_Y6_N42       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8358                                                                                                                                                                                                 ; LABCELL_X44_Y5_N18        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8360                                                                                                                                                                                                 ; LABCELL_X44_Y5_N12        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8362                                                                                                                                                                                                 ; LABCELL_X39_Y3_N27        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8364                                                                                                                                                                                                 ; LABCELL_X40_Y8_N15        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8366                                                                                                                                                                                                 ; MLABCELL_X45_Y4_N42       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8368                                                                                                                                                                                                 ; MLABCELL_X49_Y10_N0       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8370                                                                                                                                                                                                 ; LABCELL_X44_Y5_N57        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8371                                                                                                                                                                                                 ; LABCELL_X47_Y4_N9         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8372                                                                                                                                                                                                 ; LABCELL_X44_Y5_N21        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8373                                                                                                                                                                                                 ; LABCELL_X44_Y5_N15        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8374                                                                                                                                                                                                 ; LABCELL_X39_Y3_N24        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8375                                                                                                                                                                                                 ; LABCELL_X40_Y8_N12        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8376                                                                                                                                                                                                 ; LABCELL_X43_Y10_N9        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8377                                                                                                                                                                                                 ; LABCELL_X39_Y10_N36       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8379                                                                                                                                                                                                 ; MLABCELL_X34_Y6_N15       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8381                                                                                                                                                                                                 ; LABCELL_X39_Y3_N9         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8383                                                                                                                                                                                                 ; MLABCELL_X34_Y6_N30       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8385                                                                                                                                                                                                 ; MLABCELL_X37_Y6_N39       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8387                                                                                                                                                                                                 ; MLABCELL_X37_Y6_N45       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8389                                                                                                                                                                                                 ; LABCELL_X43_Y5_N27        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8391                                                                                                                                                                                                 ; LABCELL_X39_Y4_N12        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8393                                                                                                                                                                                                 ; LABCELL_X40_Y3_N27        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8394                                                                                                                                                                                                 ; MLABCELL_X34_Y6_N48       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8395                                                                                                                                                                                                 ; LABCELL_X39_Y3_N6         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8396                                                                                                                                                                                                 ; MLABCELL_X34_Y6_N33       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8397                                                                                                                                                                                                 ; MLABCELL_X37_Y6_N6        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8398                                                                                                                                                                                                 ; MLABCELL_X37_Y6_N42       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8399                                                                                                                                                                                                 ; LABCELL_X43_Y5_N54        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8400                                                                                                                                                                                                 ; MLABCELL_X37_Y6_N36       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8401                                                                                                                                                                                                 ; LABCELL_X36_Y4_N48        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8403                                                                                                                                                                                                 ; LABCELL_X43_Y5_N9         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8405                                                                                                                                                                                                 ; LABCELL_X47_Y6_N21        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8407                                                                                                                                                                                                 ; LABCELL_X44_Y7_N0         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8409                                                                                                                                                                                                 ; LABCELL_X44_Y7_N9         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8411                                                                                                                                                                                                 ; LABCELL_X43_Y15_N33       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8413                                                                                                                                                                                                 ; MLABCELL_X49_Y11_N33      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8415                                                                                                                                                                                                 ; MLABCELL_X45_Y12_N3       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8417                                                                                                                                                                                                 ; LABCELL_X43_Y9_N27        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8418                                                                                                                                                                                                 ; LABCELL_X43_Y5_N6         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8419                                                                                                                                                                                                 ; MLABCELL_X45_Y4_N48       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8420                                                                                                                                                                                                 ; LABCELL_X44_Y5_N9         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8421                                                                                                                                                                                                 ; LABCELL_X44_Y7_N42        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8422                                                                                                                                                                                                 ; LABCELL_X41_Y8_N45        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8423                                                                                                                                                                                                 ; LABCELL_X40_Y8_N42        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8424                                                                                                                                                                                                 ; MLABCELL_X45_Y10_N54      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8425                                                                                                                                                                                                 ; LABCELL_X43_Y9_N24        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8427                                                                                                                                                                                                 ; LABCELL_X39_Y13_N18       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8429                                                                                                                                                                                                 ; MLABCELL_X37_Y11_N15      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8431                                                                                                                                                                                                 ; MLABCELL_X37_Y11_N9       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8433                                                                                                                                                                                                 ; LABCELL_X36_Y11_N36       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8435                                                                                                                                                                                                 ; MLABCELL_X37_Y15_N21      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8437                                                                                                                                                                                                 ; MLABCELL_X37_Y15_N51      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8439                                                                                                                                                                                                 ; LABCELL_X36_Y12_N9        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8441                                                                                                                                                                                                 ; LABCELL_X36_Y11_N21       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8442                                                                                                                                                                                                 ; LABCELL_X39_Y13_N39       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8443                                                                                                                                                                                                 ; MLABCELL_X37_Y11_N12      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8444                                                                                                                                                                                                 ; LABCELL_X36_Y11_N12       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8445                                                                                                                                                                                                 ; LABCELL_X36_Y11_N39       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8446                                                                                                                                                                                                 ; LABCELL_X35_Y12_N9        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8447                                                                                                                                                                                                 ; LABCELL_X39_Y13_N9        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8448                                                                                                                                                                                                 ; LABCELL_X36_Y12_N39       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8449                                                                                                                                                                                                 ; LABCELL_X36_Y11_N18       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8451                                                                                                                                                                                                 ; MLABCELL_X49_Y7_N9        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8453                                                                                                                                                                                                 ; MLABCELL_X49_Y7_N0        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8455                                                                                                                                                                                                 ; MLABCELL_X49_Y7_N3        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8457                                                                                                                                                                                                 ; LABCELL_X40_Y3_N54        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8459                                                                                                                                                                                                 ; MLABCELL_X37_Y6_N9        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8461                                                                                                                                                                                                 ; LABCELL_X47_Y6_N42        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8463                                                                                                                                                                                                 ; MLABCELL_X49_Y7_N57       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8465                                                                                                                                                                                                 ; LABCELL_X41_Y10_N18       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8466                                                                                                                                                                                                 ; LABCELL_X50_Y3_N57        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8467                                                                                                                                                                                                 ; LABCELL_X47_Y3_N0         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8468                                                                                                                                                                                                 ; LABCELL_X50_Y3_N36        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8469                                                                                                                                                                                                 ; LABCELL_X40_Y3_N3         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8470                                                                                                                                                                                                 ; LABCELL_X43_Y8_N9         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8471                                                                                                                                                                                                 ; LABCELL_X40_Y6_N30        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8472                                                                                                                                                                                                 ; LABCELL_X44_Y7_N45        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8473                                                                                                                                                                                                 ; LABCELL_X41_Y11_N36       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8475                                                                                                                                                                                                 ; MLABCELL_X34_Y6_N6        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8477                                                                                                                                                                                                 ; LABCELL_X32_Y5_N54        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8479                                                                                                                                                                                                 ; LABCELL_X43_Y5_N39        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8481                                                                                                                                                                                                 ; LABCELL_X31_Y6_N15        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8483                                                                                                                                                                                                 ; MLABCELL_X37_Y4_N51       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8485                                                                                                                                                                                                 ; MLABCELL_X37_Y2_N36       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8487                                                                                                                                                                                                 ; MLABCELL_X37_Y3_N42       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8489                                                                                                                                                                                                 ; MLABCELL_X49_Y7_N36       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8490                                                                                                                                                                                                 ; MLABCELL_X34_Y6_N9        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8491                                                                                                                                                                                                 ; LABCELL_X32_Y5_N33        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8492                                                                                                                                                                                                 ; LABCELL_X43_Y5_N42        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8493                                                                                                                                                                                                 ; LABCELL_X31_Y6_N42        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8494                                                                                                                                                                                                 ; LABCELL_X39_Y7_N6         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8495                                                                                                                                                                                                 ; LABCELL_X43_Y5_N30        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8496                                                                                                                                                                                                 ; LABCELL_X39_Y5_N54        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8497                                                                                                                                                                                                 ; MLABCELL_X37_Y4_N3        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8499                                                                                                                                                                                                 ; MLABCELL_X45_Y3_N9        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8501                                                                                                                                                                                                 ; LABCELL_X44_Y5_N30        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8503                                                                                                                                                                                                 ; LABCELL_X48_Y5_N57        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8505                                                                                                                                                                                                 ; LABCELL_X40_Y3_N48        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8507                                                                                                                                                                                                 ; MLABCELL_X49_Y11_N39      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8509                                                                                                                                                                                                 ; LABCELL_X48_Y11_N45       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8511                                                                                                                                                                                                 ; LABCELL_X44_Y7_N24        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8513                                                                                                                                                                                                 ; MLABCELL_X49_Y11_N45      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8514                                                                                                                                                                                                 ; MLABCELL_X45_Y3_N6        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8515                                                                                                                                                                                                 ; LABCELL_X44_Y5_N33        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8516                                                                                                                                                                                                 ; LABCELL_X47_Y3_N42        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8517                                                                                                                                                                                                 ; LABCELL_X40_Y3_N42        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8518                                                                                                                                                                                                 ; MLABCELL_X42_Y8_N33       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8519                                                                                                                                                                                                 ; LABCELL_X44_Y6_N33        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8520                                                                                                                                                                                                 ; LABCELL_X44_Y7_N27        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8521                                                                                                                                                                                                 ; LABCELL_X48_Y7_N18        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8523                                                                                                                                                                                                 ; LABCELL_X40_Y13_N48       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8525                                                                                                                                                                                                 ; MLABCELL_X37_Y11_N33      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8527                                                                                                                                                                                                 ; LABCELL_X43_Y12_N57       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8529                                                                                                                                                                                                 ; MLABCELL_X34_Y12_N42      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8531                                                                                                                                                                                                 ; LABCELL_X36_Y14_N33       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8533                                                                                                                                                                                                 ; LABCELL_X32_Y15_N36       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8535                                                                                                                                                                                                 ; LABCELL_X35_Y14_N48       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8537                                                                                                                                                                                                 ; LABCELL_X39_Y14_N57       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8538                                                                                                                                                                                                 ; MLABCELL_X34_Y11_N6       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8539                                                                                                                                                                                                 ; MLABCELL_X37_Y11_N30      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8540                                                                                                                                                                                                 ; LABCELL_X43_Y12_N51       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8541                                                                                                                                                                                                 ; MLABCELL_X34_Y12_N57      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8542                                                                                                                                                                                                 ; LABCELL_X29_Y13_N45       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8543                                                                                                                                                                                                 ; LABCELL_X31_Y12_N39       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8544                                                                                                                                                                                                 ; LABCELL_X36_Y11_N33       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff~8545                                                                                                                                                                                                 ; LABCELL_X29_Y13_N27       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|Selector5~0                                                                                                                                                                         ; LABCELL_X29_Y8_N12        ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|Selector9~0                                                                                                                                   ; LABCELL_X25_Y8_N33        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_count[5]~0                                                                                                                             ; LABCELL_X26_Y9_N21        ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_count[5]~2                                                                                                                             ; LABCELL_X25_Y11_N45       ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_recbuff_valid~0                                                                                                                             ; MLABCELL_X28_Y11_N15      ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[1]~0                                                                                                                        ; MLABCELL_X28_Y11_N54      ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[1]~1                                                                                                                        ; MLABCELL_X28_Y11_N42      ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|Selector8~1                                                                                                                                   ; LABCELL_X26_Y9_N57        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_count[4]~0                                                                                                                             ; LABCELL_X31_Y9_N0         ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_count[4]~3                                                                                                                             ; LABCELL_X31_Y9_N9         ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_count[3]~0                                                                                                                            ; LABCELL_X20_Y5_N27        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_transfer_layer:SPI_MASTER|Equal0~0                                                                                                                                          ; LABCELL_X32_Y8_N42        ; 50      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_transfer_layer:SPI_MASTER|always3~0                                                                                                                                         ; LABCELL_X26_Y9_N42        ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_transfer_layer:SPI_MASTER|b_clk_counter[9]~0                                                                                                                                ; MLABCELL_X23_Y13_N42      ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_transfer_layer:SPI_MASTER|b_rxd_data[2]~0                                                                                                                                   ; MLABCELL_X28_Y11_N18      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_transfer_layer:SPI_MASTER|b_spi_state[3]                                                                                                                                    ; FF_X32_Y8_N56             ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sci_top:DEVICE_SCI|scicfg_write_condition                                                                                                                                                                                                                                                    ; LABCELL_X25_Y7_N33        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|comb~3                                                                                                                                                                                                                                                       ; LABCELL_X24_Y6_N51        ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|Equal3~4                                                                                                                                                                                                                         ; LABCELL_X25_Y6_N6         ; 30      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_clock                                                                                                                                                                                                                       ; FF_X24_Y6_N47             ; 24      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_if_data[7]~0                                                                                                                                                                                                                   ; LABCELL_X25_Y6_N18        ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_rxd_buffer[1]~1                                                                                                                                                                                                                ; MLABCELL_X23_Y6_N18       ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|bn_rxd_init                                                                                                                                                                                                                      ; FF_X24_Y5_N38             ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory~12                                                                                                                                                                                                                           ; LABCELL_X26_Y5_N30        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|comb~0                                                                                                                                                                                                                                ; LABCELL_X26_Y5_N54        ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory~20                                                                                                                                                                                                                           ; LABCELL_X26_Y5_N6         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|comb~0                                                                                                                                                                                                                                ; LABCELL_X26_Y5_N9         ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_clock                                                                                                                                                                                                                 ; FF_X25_Y6_N38             ; 14      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_data[7]~0                                                                                                                                                                                                             ; LABCELL_X24_Y6_N57        ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:SDRAMC|active_row[0]~1                                                                                                                                                                                                                                                      ; MLABCELL_X13_Y2_N33       ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:SDRAMC|ioSDRAM_DATA~16                                                                                                                                                                                                                                                      ; LABCELL_X16_Y2_N15        ; 16      ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; sdram_controller:SDRAMC|loop[3]~3                                                                                                                                                                                                                                                            ; LABCELL_X12_Y3_N54        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:SDRAMC|refresh_counter~1                                                                                                                                                                                                                                                    ; LABCELL_X16_Y3_N54        ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory~63                                                                                                                                                                                                                                  ; LABCELL_X16_Y1_N21        ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|comb~0                                                                                                                                                                                                                                       ; LABCELL_X16_Y1_N45        ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|oWR_FULL~1                                                                                                                                                                                                                                   ; MLABCELL_X18_Y3_N42       ; 50      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|Equal0~0                                                                                                                                                                                                                                    ; LABCELL_X14_Y19_N18       ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory~27                                                                                                                                                                                                                                 ; MLABCELL_X13_Y19_N30      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|comb~0                                                                                                                                                                                                                                      ; MLABCELL_X13_Y19_N54      ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:SDRAMC|sub_state~0                                                                                                                                                                                                                                                          ; MLABCELL_X13_Y3_N54       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:SDRAMC|top_state.000                                                                                                                                                                                                                                                        ; FF_X12_Y3_N5              ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:SDRAMC|w_req_en~5                                                                                                                                                                                                                                                           ; LABCELL_X14_Y3_N36        ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:SDRAMC|wait_active                                                                                                                                                                                                                                                          ; FF_X13_Y3_N44             ; 46      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; sdram_controller:SDRAMC|wait_count[2]~9                                                                                                                                                                                                                                                      ; LABCELL_X14_Y2_N51        ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3]~0                                                                                                                                                                                                  ; LABCELL_X7_Y30_N3         ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|Selector0~0                                                                                                                                                                   ; LABCELL_X24_Y2_N18        ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|oVRAM_WRITE_REQ                                                                                                                                                               ; LABCELL_X25_Y2_N51        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|vram_addr[0]~0                                                                                                                                                                ; LABCELL_X24_Y2_N21        ; 20      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|vram_addr[0]~1                                                                                                                                                                ; LABCELL_X25_Y2_N18        ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]~0                                                                                                                                              ; LABCELL_X6_Y30_N6         ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]~1                                                                                                                                              ; LABCELL_X14_Y30_N48       ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]~2                                                                                                                                              ; LABCELL_X6_Y30_N27        ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_addr[16]~0                                                                                                                                                             ; LABCELL_X19_Y5_N21        ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_block_count[0]~1                                                                                                                                                       ; LABCELL_X19_Y5_N9         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_syngle_shot_vsync                                                                                                                                                           ; FF_X1_Y41_N38             ; 173     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|always0~0                                                                                                                       ; LABCELL_X7_Y43_N54        ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|always0~1                                                                                                                       ; LABCELL_X19_Y5_N6         ; 45      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|always0~0                                                                                                                                       ; LABCELL_X1_Y41_N6         ; 140     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|always1~0                                                                                                                                       ; LABCELL_X7_Y26_N57        ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3133                                                                                                                                   ; LABCELL_X10_Y26_N48       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3135                                                                                                                                   ; LABCELL_X7_Y25_N57        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3137                                                                                                                                   ; LABCELL_X10_Y25_N39       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3139                                                                                                                                   ; LABCELL_X10_Y26_N9        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3141                                                                                                                                   ; LABCELL_X10_Y26_N39       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3143                                                                                                                                   ; LABCELL_X10_Y25_N6        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3145                                                                                                                                   ; LABCELL_X10_Y26_N42       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3147                                                                                                                                   ; LABCELL_X10_Y26_N45       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3149                                                                                                                                   ; LABCELL_X10_Y26_N36       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3151                                                                                                                                   ; MLABCELL_X9_Y26_N24       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3153                                                                                                                                   ; LABCELL_X10_Y26_N51       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3155                                                                                                                                   ; LABCELL_X10_Y26_N12       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3157                                                                                                                                   ; LABCELL_X6_Y28_N48        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3159                                                                                                                                   ; LABCELL_X7_Y25_N54        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3161                                                                                                                                   ; LABCELL_X7_Y28_N21        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3163                                                                                                                                   ; LABCELL_X10_Y26_N6        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3165                                                                                                                                   ; LABCELL_X7_Y22_N15        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3167                                                                                                                                   ; LABCELL_X6_Y22_N48        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3169                                                                                                                                   ; LABCELL_X7_Y22_N42        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3171                                                                                                                                   ; LABCELL_X7_Y22_N45        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3173                                                                                                                                   ; LABCELL_X7_Y22_N12        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3175                                                                                                                                   ; LABCELL_X6_Y22_N51        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3177                                                                                                                                   ; LABCELL_X7_Y22_N24        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3179                                                                                                                                   ; LABCELL_X7_Y22_N27        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3181                                                                                                                                   ; LABCELL_X6_Y22_N21        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3183                                                                                                                                   ; LABCELL_X6_Y22_N12        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3185                                                                                                                                   ; LABCELL_X7_Y22_N6         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3187                                                                                                                                   ; LABCELL_X7_Y22_N48        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3189                                                                                                                                   ; LABCELL_X10_Y25_N3        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3191                                                                                                                                   ; MLABCELL_X9_Y22_N54       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3193                                                                                                                                   ; LABCELL_X10_Y25_N9        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3195                                                                                                                                   ; LABCELL_X7_Y25_N0         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3196                                                                                                                                   ; LABCELL_X10_Y26_N54       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3197                                                                                                                                   ; LABCELL_X7_Y25_N45        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3198                                                                                                                                   ; LABCELL_X10_Y25_N33       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3199                                                                                                                                   ; LABCELL_X10_Y26_N3        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3200                                                                                                                                   ; LABCELL_X10_Y26_N21       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3201                                                                                                                                   ; LABCELL_X10_Y25_N48       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3202                                                                                                                                   ; LABCELL_X10_Y26_N24       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3203                                                                                                                                   ; LABCELL_X10_Y26_N27       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3204                                                                                                                                   ; LABCELL_X10_Y26_N18       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3205                                                                                                                                   ; MLABCELL_X9_Y26_N54       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3206                                                                                                                                   ; LABCELL_X10_Y26_N57       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3207                                                                                                                                   ; LABCELL_X10_Y26_N30       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3208                                                                                                                                   ; LABCELL_X6_Y28_N45        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3209                                                                                                                                   ; LABCELL_X7_Y25_N42        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3210                                                                                                                                   ; LABCELL_X7_Y28_N3         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3211                                                                                                                                   ; LABCELL_X10_Y26_N0        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3212                                                                                                                                   ; LABCELL_X7_Y22_N33        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3213                                                                                                                                   ; LABCELL_X6_Y22_N30        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3214                                                                                                                                   ; LABCELL_X7_Y22_N36        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3215                                                                                                                                   ; LABCELL_X6_Y22_N3         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3216                                                                                                                                   ; LABCELL_X7_Y22_N30        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3217                                                                                                                                   ; LABCELL_X6_Y22_N33        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3218                                                                                                                                   ; LABCELL_X7_Y22_N39        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3219                                                                                                                                   ; LABCELL_X7_Y22_N18        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3220                                                                                                                                   ; LABCELL_X6_Y22_N0         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3221                                                                                                                                   ; LABCELL_X6_Y22_N42        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3222                                                                                                                                   ; LABCELL_X7_Y22_N21        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3223                                                                                                                                   ; LABCELL_X7_Y22_N3         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3224                                                                                                                                   ; LABCELL_X10_Y25_N57       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3225                                                                                                                                   ; MLABCELL_X9_Y22_N12       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3226                                                                                                                                   ; LABCELL_X10_Y25_N51       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3227                                                                                                                                   ; LABCELL_X7_Y25_N24        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3229                                                                                                                                   ; LABCELL_X10_Y25_N36       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3231                                                                                                                                   ; LABCELL_X7_Y25_N6         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3233                                                                                                                                   ; LABCELL_X10_Y25_N42       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3235                                                                                                                                   ; LABCELL_X10_Y25_N45       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3237                                                                                                                                   ; LABCELL_X10_Y26_N15       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3239                                                                                                                                   ; LABCELL_X10_Y25_N12       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3241                                                                                                                                   ; MLABCELL_X9_Y25_N18       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3243                                                                                                                                   ; MLABCELL_X9_Y25_N21       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3245                                                                                                                                   ; LABCELL_X10_Y25_N15       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3247                                                                                                                                   ; LABCELL_X7_Y25_N9         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3249                                                                                                                                   ; MLABCELL_X13_Y24_N36      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3251                                                                                                                                   ; LABCELL_X12_Y22_N27       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3253                                                                                                                                   ; MLABCELL_X9_Y25_N30       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3255                                                                                                                                   ; MLABCELL_X9_Y25_N27       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3257                                                                                                                                   ; MLABCELL_X9_Y25_N33       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3259                                                                                                                                   ; MLABCELL_X9_Y25_N6        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3261                                                                                                                                   ; MLABCELL_X9_Y25_N3        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3263                                                                                                                                   ; LABCELL_X7_Y25_N48        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3265                                                                                                                                   ; MLABCELL_X9_Y25_N0        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3267                                                                                                                                   ; MLABCELL_X9_Y25_N24       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3269                                                                                                                                   ; LABCELL_X7_Y22_N9         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3271                                                                                                                                   ; LABCELL_X6_Y22_N15        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3273                                                                                                                                   ; LABCELL_X7_Y22_N51        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3275                                                                                                                                   ; LABCELL_X6_Y22_N24        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3277                                                                                                                                   ; LABCELL_X6_Y22_N27        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3279                                                                                                                                   ; MLABCELL_X9_Y22_N57       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3281                                                                                                                                   ; LABCELL_X6_Y22_N54        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3283                                                                                                                                   ; LABCELL_X6_Y22_N57        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3285                                                                                                                                   ; LABCELL_X7_Y25_N51        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3287                                                                                                                                   ; LABCELL_X12_Y23_N51       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3289                                                                                                                                   ; LABCELL_X7_Y25_N3         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3291                                                                                                                                   ; MLABCELL_X9_Y25_N9        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3292                                                                                                                                   ; LABCELL_X10_Y25_N30       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3293                                                                                                                                   ; LABCELL_X7_Y25_N30        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3294                                                                                                                                   ; LABCELL_X10_Y25_N18       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3295                                                                                                                                   ; LABCELL_X10_Y25_N21       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3296                                                                                                                                   ; LABCELL_X10_Y26_N33       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3297                                                                                                                                   ; LABCELL_X10_Y25_N54       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3298                                                                                                                                   ; MLABCELL_X9_Y25_N57       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3299                                                                                                                                   ; MLABCELL_X9_Y25_N48       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3300                                                                                                                                   ; LABCELL_X12_Y22_N0        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3301                                                                                                                                   ; LABCELL_X7_Y25_N33        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3302                                                                                                                                   ; MLABCELL_X13_Y24_N6       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3303                                                                                                                                   ; LABCELL_X12_Y22_N21       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3304                                                                                                                                   ; MLABCELL_X9_Y25_N39       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3305                                                                                                                                   ; LABCELL_X7_Y25_N27        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3306                                                                                                                                   ; MLABCELL_X9_Y25_N42       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3307                                                                                                                                   ; MLABCELL_X9_Y25_N36       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3308                                                                                                                                   ; MLABCELL_X9_Y25_N54       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3309                                                                                                                                   ; LABCELL_X7_Y25_N36        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3310                                                                                                                                   ; MLABCELL_X9_Y25_N45       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3311                                                                                                                                   ; LABCELL_X7_Y22_N57        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3312                                                                                                                                   ; LABCELL_X7_Y22_N0         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3313                                                                                                                                   ; LABCELL_X6_Y22_N45        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3314                                                                                                                                   ; LABCELL_X7_Y22_N54        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3315                                                                                                                                   ; LABCELL_X6_Y22_N36        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3316                                                                                                                                   ; LABCELL_X6_Y22_N39        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3317                                                                                                                                   ; MLABCELL_X9_Y22_N15       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3318                                                                                                                                   ; LABCELL_X6_Y22_N6         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3319                                                                                                                                   ; LABCELL_X6_Y22_N9         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3320                                                                                                                                   ; LABCELL_X7_Y25_N39        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3321                                                                                                                                   ; LABCELL_X12_Y23_N57       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3322                                                                                                                                   ; LABCELL_X7_Y25_N21        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~3323                                                                                                                                   ; LABCELL_X7_Y25_N18        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]~1                                                                                                                               ; LABCELL_X7_Y30_N6         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[0]~0                                                                                                                               ; MLABCELL_X13_Y24_N18      ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|comb~0                                                                                                                                                                      ; LABCELL_X25_Y4_N57        ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory~40                                                                                                                                    ; LABCELL_X25_Y2_N39        ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|comb~0                                                                                                                                         ; LABCELL_X25_Y2_N0         ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                ; Location                  ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                            ; PIN_M9                    ; 19020   ; Global Clock         ; GCLK6            ; --                        ;
; KEY[0]                                                                                                              ; PIN_U7                    ; 8133    ; Global Clock         ; GCLK4            ; --                        ;
; global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i|outclk_wire[2] ; PLLOUTPUTCOUNTER_X0_Y0_N1 ; 67      ; Global Clock         ; GCLK0            ; --                        ;
; global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i|outclk_wire[3] ; PLLOUTPUTCOUNTER_X0_Y2_N1 ; 182     ; Global Clock         ; GCLK2            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                           ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[9]              ; 1617    ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[9]~DUPLICATE    ; 1614    ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[8]~DUPLICATE    ; 1603    ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[7]~DUPLICATE    ; 1582    ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|comb~1                     ; 1565    ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[8]~DUPLICATE    ; 1468    ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_addr[6]~DUPLICATE    ; 1427    ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[6]~DUPLICATE    ; 1059    ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[7]              ; 1026    ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mem_port_rd_addr[2]~4                                                                  ; 1024    ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mem_port_rd_addr[1]~5                                                                  ; 1024    ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|comb~2                     ; 902     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|Selector520~0              ; 599     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[7]~DUPLICATE    ; 591     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_addr[6]              ; 558     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_cache_result_data[390]~0 ; 512     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mem_port_rd_addr[0]~6                                                                  ; 512     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-----------------------------+
; Name                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-----------------------------+
; altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Single Port      ; Single Clock ; 32768        ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2097152 ; 32768                       ; 64                          ; --                          ; --                          ; 2097152             ; 256         ; 0          ; None ; M10K_X11_Y23_N0, M10K_X11_Y24_N0, M10K_X22_Y23_N0, M10K_X30_Y24_N0, M10K_X22_Y22_N0, M10K_X30_Y23_N0, M10K_X30_Y22_N0, M10K_X11_Y22_N0, M10K_X3_Y30_N0, M10K_X11_Y30_N0, M10K_X22_Y37_N0, M10K_X22_Y30_N0, M10K_X11_Y27_N0, M10K_X11_Y29_N0, M10K_X11_Y40_N0, M10K_X11_Y28_N0, M10K_X22_Y42_N0, M10K_X3_Y43_N0, M10K_X3_Y44_N0, M10K_X22_Y44_N0, M10K_X22_Y41_N0, M10K_X11_Y42_N0, M10K_X11_Y43_N0, M10K_X11_Y41_N0, M10K_X51_Y33_N0, M10K_X51_Y36_N0, M10K_X51_Y32_N0, M10K_X46_Y30_N0, M10K_X46_Y29_N0, M10K_X51_Y29_N0, M10K_X51_Y34_N0, M10K_X46_Y32_N0, M10K_X46_Y36_N0, M10K_X46_Y33_N0, M10K_X46_Y35_N0, M10K_X46_Y34_N0, M10K_X38_Y33_N0, M10K_X38_Y36_N0, M10K_X38_Y34_N0, M10K_X38_Y35_N0, M10K_X22_Y31_N0, M10K_X22_Y32_N0, M10K_X11_Y32_N0, M10K_X11_Y31_N0, M10K_X30_Y31_N0, M10K_X22_Y34_N0, M10K_X30_Y30_N0, M10K_X22_Y35_N0, M10K_X30_Y9_N0, M10K_X30_Y7_N0, M10K_X30_Y8_N0, M10K_X30_Y11_N0, M10K_X22_Y9_N0, M10K_X22_Y11_N0, M10K_X30_Y5_N0, M10K_X30_Y6_N0, M10K_X46_Y41_N0, M10K_X46_Y42_N0, M10K_X51_Y44_N0, M10K_X46_Y44_N0, M10K_X51_Y42_N0, M10K_X51_Y43_N0, M10K_X51_Y38_N0, M10K_X46_Y43_N0, M10K_X11_Y4_N0, M10K_X3_Y4_N0, M10K_X3_Y15_N0, M10K_X11_Y2_N0, M10K_X3_Y2_N0, M10K_X11_Y1_N0, M10K_X22_Y10_N0, M10K_X30_Y2_N0, M10K_X22_Y29_N0, M10K_X11_Y9_N0, M10K_X11_Y7_N0, M10K_X30_Y13_N0, M10K_X38_Y7_N0, M10K_X11_Y11_N0, M10K_X22_Y7_N0, M10K_X38_Y9_N0, M10K_X30_Y32_N0, M10K_X30_Y36_N0, M10K_X38_Y32_N0, M10K_X22_Y36_N0, M10K_X30_Y33_N0, M10K_X30_Y35_N0, M10K_X30_Y34_N0, M10K_X22_Y33_N0, M10K_X30_Y16_N0, M10K_X30_Y18_N0, M10K_X22_Y16_N0, M10K_X22_Y15_N0, M10K_X11_Y18_N0, M10K_X22_Y17_N0, M10K_X30_Y21_N0, M10K_X11_Y15_N0, M10K_X3_Y24_N0, M10K_X11_Y21_N0, M10K_X3_Y21_N0, M10K_X22_Y21_N0, M10K_X3_Y41_N0, M10K_X22_Y43_N0, M10K_X3_Y42_N0, M10K_X11_Y44_N0, M10K_X3_Y17_N0, M10K_X38_Y29_N0, M10K_X11_Y13_N0, M10K_X30_Y15_N0, M10K_X22_Y13_N0, M10K_X38_Y30_N0, M10K_X3_Y14_N0, M10K_X3_Y28_N0, M10K_X46_Y39_N0, M10K_X51_Y37_N0, M10K_X51_Y40_N0, M10K_X46_Y40_N0, M10K_X38_Y41_N0, M10K_X46_Y38_N0, M10K_X46_Y37_N0, M10K_X51_Y41_N0, M10K_X30_Y37_N0, M10K_X38_Y42_N0, M10K_X30_Y44_N0, M10K_X38_Y44_N0, M10K_X30_Y42_N0, M10K_X38_Y43_N0, M10K_X30_Y41_N0, M10K_X30_Y43_N0, M10K_X38_Y31_N0, M10K_X51_Y39_N0, M10K_X46_Y28_N0, M10K_X46_Y31_N0, M10K_X51_Y28_N0, M10K_X51_Y31_N0, M10K_X51_Y35_N0, M10K_X51_Y30_N0, M10K_X30_Y38_N0, M10K_X30_Y39_N0, M10K_X22_Y39_N0, M10K_X38_Y40_N0, M10K_X30_Y40_N0, M10K_X22_Y40_N0, M10K_X22_Y38_N0, M10K_X38_Y39_N0, M10K_X30_Y12_N0, M10K_X30_Y26_N0, M10K_X38_Y12_N0, M10K_X38_Y14_N0, M10K_X38_Y13_N0, M10K_X30_Y14_N0, M10K_X38_Y21_N0, M10K_X38_Y15_N0, M10K_X11_Y16_N0, M10K_X22_Y24_N0, M10K_X3_Y16_N0, M10K_X3_Y13_N0, M10K_X3_Y18_N0, M10K_X22_Y12_N0, M10K_X3_Y23_N0, M10K_X11_Y12_N0, M10K_X30_Y17_N0, M10K_X38_Y17_N0, M10K_X38_Y23_N0, M10K_X30_Y19_N0, M10K_X22_Y20_N0, M10K_X38_Y18_N0, M10K_X38_Y16_N0, M10K_X22_Y18_N0, M10K_X3_Y29_N0, M10K_X3_Y27_N0, M10K_X3_Y31_N0, M10K_X3_Y26_N0, M10K_X11_Y26_N0, M10K_X3_Y25_N0, M10K_X22_Y25_N0, M10K_X11_Y25_N0, M10K_X46_Y5_N0, M10K_X51_Y5_N0, M10K_X46_Y7_N0, M10K_X51_Y7_N0, M10K_X51_Y26_N0, M10K_X51_Y6_N0, M10K_X46_Y4_N0, M10K_X51_Y4_N0, M10K_X38_Y4_N0, M10K_X46_Y1_N0, M10K_X38_Y10_N0, M10K_X38_Y2_N0, M10K_X38_Y5_N0, M10K_X38_Y6_N0, M10K_X38_Y8_N0, M10K_X38_Y3_N0, M10K_X11_Y3_N0, M10K_X3_Y1_N0, M10K_X3_Y5_N0, M10K_X3_Y3_N0, M10K_X3_Y7_N0, M10K_X30_Y1_N0, M10K_X11_Y5_N0, M10K_X38_Y1_N0, M10K_X51_Y2_N0, M10K_X46_Y2_N0, M10K_X46_Y6_N0, M10K_X46_Y22_N0, M10K_X51_Y3_N0, M10K_X51_Y24_N0, M10K_X51_Y8_N0, M10K_X51_Y1_N0, M10K_X11_Y14_N0, M10K_X3_Y12_N0, M10K_X3_Y8_N0, M10K_X11_Y8_N0, M10K_X11_Y6_N0, M10K_X3_Y9_N0, M10K_X11_Y10_N0, M10K_X3_Y6_N0, M10K_X22_Y26_N0, M10K_X30_Y28_N0, M10K_X22_Y28_N0, M10K_X38_Y28_N0, M10K_X22_Y27_N0, M10K_X38_Y26_N0, M10K_X30_Y27_N0, M10K_X38_Y27_N0, M10K_X30_Y10_N0, M10K_X22_Y14_N0, M10K_X46_Y3_N0, M10K_X30_Y4_N0, M10K_X22_Y6_N0, M10K_X30_Y3_N0, M10K_X46_Y8_N0, M10K_X22_Y8_N0, M10K_X38_Y24_N0, M10K_X46_Y26_N0, M10K_X51_Y27_N0, M10K_X51_Y23_N0, M10K_X51_Y25_N0, M10K_X46_Y27_N0, M10K_X38_Y25_N0, M10K_X46_Y25_N0, M10K_X38_Y22_N0, M10K_X30_Y20_N0, M10K_X38_Y19_N0, M10K_X3_Y20_N0, M10K_X3_Y22_N0, M10K_X38_Y20_N0, M10K_X22_Y19_N0, M10K_X11_Y20_N0, M10K_X51_Y9_N0, M10K_X38_Y11_N0, M10K_X46_Y9_N0, M10K_X46_Y21_N0, M10K_X51_Y10_N0, M10K_X46_Y23_N0, M10K_X46_Y24_N0, M10K_X46_Y10_N0 ; Don't care           ; Don't care      ; New data        ; No - Address Too Wide       ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0|altsyncram_jvj1:auto_generated|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1           ; 0          ; None ; M10K_X22_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; No - Unsupported Port Usage ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0|altsyncram_q2k1:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 64           ; 16           ; 64           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 16                          ; 64                          ; 16                          ; 64                          ; 1024                ; 2           ; 0          ; None ; M10K_X30_Y29_N0, M10K_X30_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; No - Unsupported Port Usage ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|altsyncram:b_memory_rtl_0|altsyncram_lvj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 53           ; 8            ; 53           ; yes                    ; no                      ; yes                    ; no                      ; 424     ; 8                           ; 53                          ; 8                           ; 53                          ; 424                 ; 2           ; 0          ; None ; M10K_X38_Y37_N0, M10K_X38_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; No - Unsupported Port Usage ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None ; M10K_X3_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Yes                         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram1_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None ; M10K_X3_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Yes                         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 97           ; 32           ; 97           ; yes                    ; no                      ; yes                    ; yes                     ; 3104    ; 32                          ; 64                          ; 32                          ; 64                          ; 2048                ; 2           ; 0          ; None ; M10K_X3_Y19_N0, M10K_X11_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Yes                         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 512          ; 16           ; 512          ; yes                    ; no                      ; yes                    ; no                      ; 8192    ; 16                          ; 512                         ; 16                          ; 512                         ; 8192                ; 5           ; 352        ; None ; M10K_X46_Y18_N0, M10K_X51_Y15_N0, M10K_X46_Y13_N0, M10K_X51_Y11_N0, M10K_X51_Y19_N0, LAB_X42_Y17_N0, LAB_X45_Y16_N0, LAB_X37_Y19_N0, LAB_X49_Y18_N0, LAB_X45_Y19_N0, LAB_X49_Y19_N0, LAB_X49_Y38_N0, LAB_X45_Y42_N0, LAB_X37_Y40_N0, LAB_X49_Y37_N0, LAB_X49_Y42_N0, LAB_X42_Y37_N0, LAB_X34_Y34_N0, LAB_X28_Y22_N0, LAB_X37_Y38_N0, LAB_X28_Y30_N0, LAB_X23_Y27_N0, LAB_X28_Y29_N0, LAB_X34_Y25_N0, LAB_X34_Y19_N0, LAB_X34_Y27_N0, LAB_X37_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Yes                         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 512          ; 16           ; 512          ; yes                    ; no                      ; yes                    ; no                      ; 8192    ; 16                          ; 512                         ; 16                          ; 512                         ; 8192                ; 5           ; 352        ; None ; M10K_X51_Y18_N0, M10K_X51_Y16_N0, M10K_X46_Y12_N0, M10K_X51_Y12_N0, M10K_X51_Y22_N0, LAB_X45_Y39_N0, LAB_X45_Y20_N0, LAB_X45_Y18_N0, LAB_X37_Y18_N0, LAB_X42_Y16_N0, LAB_X42_Y18_N0, LAB_X49_Y20_N0, LAB_X37_Y36_N0, LAB_X45_Y36_N0, LAB_X49_Y39_N0, LAB_X49_Y35_N0, LAB_X42_Y39_N0, LAB_X45_Y41_N0, LAB_X34_Y28_N0, LAB_X23_Y28_N0, LAB_X28_Y24_N0, LAB_X37_Y37_N0, LAB_X34_Y23_N0, LAB_X28_Y32_N0, LAB_X37_Y20_N0, LAB_X28_Y26_N0, LAB_X28_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Yes                         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 512          ; 16           ; 512          ; yes                    ; no                      ; yes                    ; no                      ; 8192    ; 16                          ; 512                         ; 16                          ; 512                         ; 8192                ; 6           ; 320        ; None ; M10K_X46_Y17_N0, M10K_X51_Y17_N0, M10K_X51_Y13_N0, M10K_X46_Y11_N0, M10K_X51_Y21_N0, M10K_X46_Y19_N0, LAB_X34_Y17_N0, LAB_X49_Y17_N0, LAB_X37_Y17_N0, LAB_X45_Y15_N0, LAB_X42_Y38_N0, LAB_X37_Y35_N0, LAB_X45_Y37_N0, LAB_X42_Y41_N0, LAB_X37_Y39_N0, LAB_X45_Y35_N0, LAB_X49_Y41_N0, LAB_X34_Y29_N0, LAB_X23_Y26_N0, LAB_X28_Y25_N0, LAB_X34_Y40_N0, LAB_X34_Y22_N0, LAB_X34_Y32_N0, LAB_X37_Y22_N0, LAB_X34_Y26_N0, LAB_X28_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Yes                         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 512          ; 16           ; 512          ; yes                    ; no                      ; yes                    ; no                      ; 8192    ; 16                          ; 512                         ; 16                          ; 512                         ; 8192                ; 6           ; 320        ; None ; M10K_X51_Y14_N0, M10K_X46_Y15_N0, M10K_X46_Y14_N0, M10K_X46_Y16_N0, M10K_X51_Y20_N0, M10K_X46_Y20_N0, LAB_X45_Y17_N0, LAB_X34_Y18_N0, LAB_X45_Y38_N0, LAB_X42_Y15_N0, LAB_X37_Y16_N0, LAB_X34_Y33_N0, LAB_X42_Y36_N0, LAB_X49_Y40_N0, LAB_X49_Y36_N0, LAB_X42_Y40_N0, LAB_X45_Y40_N0, LAB_X28_Y31_N0, LAB_X34_Y24_N0, LAB_X28_Y27_N0, LAB_X34_Y38_N0, LAB_X28_Y28_N0, LAB_X34_Y30_N0, LAB_X34_Y21_N0, LAB_X28_Y23_N0, LAB_X34_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Yes                         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 512          ; 16           ; 512          ; yes                    ; no                      ; yes                    ; no                      ; 8192    ; 16                          ; 496                         ; 16                          ; 496                         ; 7936                ; 4           ; 336        ; None ; M10K_X3_Y34_N0, M10K_X3_Y38_N0, M10K_X11_Y36_N0, M10K_X3_Y36_N0, LAB_X9_Y33_N0, LAB_X4_Y35_N0, LAB_X34_Y43_N0, LAB_X9_Y41_N0, LAB_X37_Y42_N0, LAB_X13_Y41_N0, LAB_X13_Y29_N0, LAB_X18_Y29_N0, LAB_X13_Y27_N0, LAB_X13_Y31_N0, LAB_X9_Y36_N0, LAB_X13_Y37_N0, LAB_X13_Y33_N0, LAB_X34_Y42_N0, LAB_X4_Y29_N0, LAB_X4_Y31_N0, LAB_X9_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Yes                         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 512          ; 16           ; 512          ; yes                    ; no                      ; yes                    ; no                      ; 8192    ; 16                          ; 496                         ; 16                          ; 496                         ; 7936                ; 4           ; 336        ; None ; M10K_X3_Y32_N0, M10K_X3_Y37_N0, M10K_X11_Y34_N0, M10K_X11_Y37_N0, LAB_X37_Y43_N0, LAB_X13_Y32_N0, LAB_X4_Y33_N0, LAB_X18_Y30_N0, LAB_X18_Y26_N0, LAB_X4_Y39_N0, LAB_X9_Y39_N0, LAB_X37_Y41_N0, LAB_X13_Y36_N0, LAB_X13_Y39_N0, LAB_X13_Y34_N0, LAB_X13_Y28_N0, LAB_X18_Y31_N0, LAB_X34_Y41_N0, LAB_X4_Y27_N0, LAB_X9_Y34_N0, LAB_X4_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Yes                         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 512          ; 16           ; 512          ; yes                    ; no                      ; yes                    ; no                      ; 8192    ; 16                          ; 496                         ; 16                          ; 496                         ; 7936                ; 4           ; 336        ; None ; M10K_X3_Y35_N0, M10K_X3_Y39_N0, M10K_X11_Y35_N0, M10K_X11_Y39_N0, LAB_X13_Y30_N0, LAB_X4_Y34_N0, LAB_X28_Y44_N0, LAB_X9_Y42_N0, LAB_X37_Y44_N0, LAB_X9_Y37_N0, LAB_X18_Y28_N0, LAB_X23_Y30_N0, LAB_X9_Y28_N0, LAB_X23_Y31_N0, LAB_X13_Y35_N0, LAB_X13_Y38_N0, LAB_X18_Y33_N0, LAB_X13_Y44_N0, LAB_X4_Y30_N0, LAB_X9_Y31_N0, LAB_X9_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Yes                         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 512          ; 16           ; 512          ; yes                    ; no                      ; yes                    ; no                      ; 8192    ; 16                          ; 496                         ; 16                          ; 496                         ; 7936                ; 4           ; 336        ; None ; M10K_X3_Y33_N0, M10K_X3_Y40_N0, M10K_X11_Y33_N0, M10K_X11_Y38_N0, LAB_X28_Y43_N0, LAB_X9_Y30_N0, LAB_X4_Y32_N0, LAB_X9_Y43_N0, LAB_X34_Y44_N0, LAB_X4_Y37_N0, LAB_X23_Y29_N0, LAB_X18_Y27_N0, LAB_X9_Y29_N0, LAB_X18_Y32_N0, LAB_X9_Y35_N0, LAB_X13_Y40_N0, LAB_X18_Y34_N0, LAB_X9_Y44_N0, LAB_X4_Y28_N0, LAB_X9_Y32_N0, LAB_X4_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Yes                         ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0|altsyncram_mvj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128     ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1           ; 0          ; None ; M10K_X22_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; No - Unsupported Port Usage ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0|altsyncram_mvj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128     ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1           ; 0          ; None ; M10K_X22_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; No - Unsupported Port Usage ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|altsyncram:b_memory_rtl_0|altsyncram_p2k1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 37           ; 16           ; 37           ; yes                    ; no                      ; yes                    ; no                      ; 592     ; 16                          ; 37                          ; 16                          ; 37                          ; 592                 ; 1           ; 0          ; None ; M10K_X22_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; No - Unsupported Port Usage ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0|altsyncram_b2k1:auto_generated|ALTSYNCRAM                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 12           ; 16           ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 192     ; 16                          ; 12                          ; 16                          ; 12                          ; 192                 ; 1           ; 0          ; None ; M10K_X11_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; No - Unsupported Port Usage ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0|altsyncram_v2k1:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 35           ; 64           ; 35           ; yes                    ; no                      ; yes                    ; no                      ; 2240    ; 64                          ; 35                          ; 64                          ; 35                          ; 2240                ; 1           ; 0          ; None ; M10K_X22_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; No - Unsupported Port Usage ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-----------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18               ; 2           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 4           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                  ; Mode              ; Location      ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_mul:EXE_MUL|Mult0~8   ; Independent 18x18 ; DSP_X8_Y7_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_mul:EXE_MUL|Mult0~516 ; Sum of two 18x18  ; DSP_X8_Y9_N0  ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_mul:EXE_MUL|Mult0~857 ; Independent 18x18 ; DSP_X15_Y9_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 60,697 / 140,056 ( 43 % ) ;
; C12 interconnects            ; 1,725 / 6,048 ( 29 % )    ;
; C2 interconnects             ; 21,210 / 54,648 ( 39 % )  ;
; C4 interconnects             ; 11,872 / 25,920 ( 46 % )  ;
; DQS bus muxes                ; 0 / 17 ( 0 % )            ;
; DQS-18 I/O buses             ; 0 / 17 ( 0 % )            ;
; DQS-9 I/O buses              ; 0 / 17 ( 0 % )            ;
; Direct links                 ; 3,697 / 140,056 ( 3 % )   ;
; Global clocks                ; 4 / 16 ( 25 % )           ;
; Local interconnects          ; 9,794 / 36,960 ( 26 % )   ;
; Quadrant clocks              ; 0 / 88 ( 0 % )            ;
; R14 interconnects            ; 1,937 / 5,984 ( 32 % )    ;
; R14/C12 interconnect drivers ; 3,176 / 9,504 ( 33 % )    ;
; R3 interconnects             ; 25,432 / 60,192 ( 42 % )  ;
; R6 interconnects             ; 41,956 / 127,072 ( 33 % ) ;
; Spine clocks                 ; 12 / 120 ( 10 % )         ;
; Wire stub REs                ; 0 / 7,344 ( 0 % )         ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 7     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 167       ; 0            ; 167       ; 0            ; 0            ; 167       ; 167       ; 0            ; 167       ; 167       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 39           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 167          ; 0         ; 167          ; 167          ; 0         ; 0         ; 167          ; 0         ; 0         ; 167          ; 167          ; 167          ; 167          ; 167          ; 167          ; 167          ; 167          ; 167          ; 167          ; 128          ; 167          ; 167          ; 167          ; 167          ; 167          ; 167          ; 167          ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; VGA_HS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_CLK             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_CMD             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_WE_N          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; UART_TXD           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RESET_N            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CS_N          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_LDQM          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_UDQM          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_DATA[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_DATA[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_DATA[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_DATA[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[9]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[10]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[11]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[12]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[13]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[14]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[15]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[16]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[17]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[18]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[19]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[20]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[21]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[22]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[23]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[24]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[25]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[26]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[27]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[28]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[29]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[30]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[31]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[32]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[33]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[34]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[35]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; UART_RXD           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Active Serial x1            ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                        ; Destination Clock(s)                                                                        ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------+
; MAIN_CLOCK                                                                                             ; MAIN_CLOCK                                                                                  ; 506.3             ;
; MAIN_CLOCK                                                                                             ; GLOBAL_CLOCK|VGA_PLL|system_pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk ; 426.3             ;
; MAIN_CLOCK,GLOBAL_CLOCK|VGA_PLL|system_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; GLOBAL_CLOCK|VGA_PLL|system_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; 238.1             ;
; MAIN_CLOCK                                                                                             ; GLOBAL_CLOCK|VGA_PLL|system_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; 172.6             ;
; MAIN_CLOCK,GLOBAL_CLOCK|VGA_PLL|system_pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk ; GLOBAL_CLOCK|VGA_PLL|system_pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk ; 61.1              ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                            ; Destination Register                                                                                                                                                                  ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_reset_delay[1]                                                                  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_sync_reset_buff0                                                                                      ; 4.968             ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_reset_delay[0]                                                                  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_sync_reset_buff0                                                                                      ; 4.936             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_wr_counter[2]                             ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[2] ; 4.919             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_wr_counter[1]                             ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[1] ; 4.910             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_wr_counter[3]                             ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[2] ; 4.897             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[2]                              ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data0[1]   ; 4.870             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[3]                              ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data0[2]   ; 4.858             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[1]                              ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data0[1]   ; 4.805             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~181                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[20]                                   ; 4.761             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~175                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[14]                                   ; 4.749             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~177                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[16]                                   ; 4.745             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~127                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[12]                                   ; 4.736             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~176                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[15]                                   ; 4.735             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~125                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[10]                                   ; 4.733             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~123                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[8]                                    ; 4.733             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~174                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[13]                                   ; 4.730             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~180                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[19]                                   ; 4.728             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~126                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[11]                                   ; 4.716             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~124                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[9]                                    ; 4.715             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~173                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[12]                                   ; 4.707             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~169                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[8]                                    ; 4.705             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~171                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[10]                                   ; 4.704             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~165                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[4]                                    ; 4.703             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~168                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[7]                                    ; 4.703             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~163                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[2]                                    ; 4.700             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~179                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[18]                                   ; 4.695             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~162                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[1]                                    ; 4.694             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~166                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[5]                                    ; 4.687             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~172                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[11]                                   ; 4.687             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~164                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[3]                                    ; 4.686             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~170                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[9]                                    ; 4.686             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~178                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[17]                                   ; 4.685             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~161                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[0]                                    ; 4.672             ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~383  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3]                                                                                             ; 4.591             ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~377  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1]                                                                                             ; 4.589             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~167                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[6]                                    ; 4.543             ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~359  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3]                                                                                             ; 4.536             ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~353  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1]                                                                                             ; 4.534             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~129                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[14]                                   ; 4.491             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~128                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[13]                                   ; 4.471             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~83                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[14]                                   ; 4.469             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~89                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[20]                                   ; 4.466             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~82                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[13]                                   ; 4.453             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[0]                              ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data0[0]   ; 4.440             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_wr_counter[0]                             ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[0] ; 4.424             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~37                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[14]                                   ; 4.422             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~86                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[17]                                   ; 4.401             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~36                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[13]                                   ; 4.393             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~85                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[16]                                   ; 4.383             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~88                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[19]                                   ; 4.369             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~84                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[15]                                   ; 4.365             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~116                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[1]                                    ; 4.343             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~25                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[2]                                    ; 4.333             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~122                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[7]                                    ; 4.333             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~117                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[2]                                    ; 4.332             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~24                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[1]                                    ; 4.328             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~94                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[2]                                    ; 4.320             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~119                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[4]                                    ; 4.317             ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~95   ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3]                                                                                             ; 4.317             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~118                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[3]                                    ; 4.316             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~42                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[19]                                   ; 4.314             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~115                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[0]                                    ; 4.312             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~142                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[4]                                    ; 4.307             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~145                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[7]                                    ; 4.307             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~93                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[1]                                    ; 4.305             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~71                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[2]                                    ; 4.300             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~120                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[5]                                    ; 4.300             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~137                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[22]                                   ; 4.299             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~92                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[0]                                    ; 4.293             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~143                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[5]                                    ; 4.291             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~141                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[3]                                    ; 4.290             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~70                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[1]                                    ; 4.282             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~183                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[22]                                   ; 4.270             ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~738  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2]                                                                                             ; 4.261             ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~762  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2]                                                                                             ; 4.228             ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~71   ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3]                                                                                             ; 4.219             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~131                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[16]                                   ; 4.213             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~135                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[20]                                   ; 4.213             ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~1121 ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1]                                                                                             ; 4.208             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~136                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[21]                                   ; 4.192             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~146                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[8]                                    ; 4.190             ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~1145 ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1]                                                                                             ; 4.174             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~134                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[19]                                   ; 4.172             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~147                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[9]                                    ; 4.163             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~133                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[18]                                   ; 4.162             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~182                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[21]                                   ; 4.162             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~121                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[6]                                    ; 4.152             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~144                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[6]                                    ; 4.148             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~43                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[20]                                   ; 4.129             ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~277  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1]                                                                                             ; 4.125             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~132                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[17]                                   ; 4.124             ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~1151 ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3]                                                                                             ; 4.124             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~31                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[8]                                    ; 4.121             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~33                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[10]                                   ; 4.119             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~112                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[20]                                   ; 4.117             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~130                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[15]                                   ; 4.102             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~111                                ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[19]                                   ; 4.101             ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~365  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1]                                                                                             ; 4.090             ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory~77                                 ; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[8]                                    ; 4.089             ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory~545  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1]                                                                                             ; 4.089             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CEBA4F23C7 for design "top_de0_cv"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (11114): Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Altera Knowledge Database solution number rd05092012_239
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY[0]~inputCLKENA0, placed at CLKCTRL_G4
        Info (179012): Refclk input I/O pad KEY[0] is placed onto PIN_U7
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0 with 64 fanout uses global clock CLKCTRL_G0
    Info (11162): global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i|outclk_wire[3]~CLKENA0 with 168 fanout uses global clock CLKCTRL_G2
    Info (11162): CLOCK_50~inputCLKENA0 with 19461 fanout uses global clock CLKCTRL_G6
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): KEY[0]~inputCLKENA0 with 7355 fanout uses global clock CLKCTRL_G4
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332104): Reading SDC File: 'top_de0_cv.out.sdc'
Warning (332125): Found combinational loop of 8 nodes File: C:/cygwin64/home/mist32e10fa/src/core/load_store_pipe_arbiter.sv Line: 4
    Warning (332126): Node "TARGET|MIST32E10FA|CORE|CORE_PIPELINE|LDST_PIPE_ARBITOR|oLDST_REQ~1|combout"
    Warning (332126): Node "TARGET|MIST32E10FA|CORE|CORE_PIPELINE|L1_DATA_CACHE|comb~0|datab"
    Warning (332126): Node "TARGET|MIST32E10FA|CORE|CORE_PIPELINE|L1_DATA_CACHE|comb~0|combout"
    Warning (332126): Node "TARGET|MIST32E10FA|CORE|CORE_PIPELINE|L1_DATA_CACHE|comb~1|dataf"
    Warning (332126): Node "TARGET|MIST32E10FA|CORE|CORE_PIPELINE|L1_DATA_CACHE|comb~1|combout"
    Warning (332126): Node "TARGET|MIST32E10FA|CORE|CORE_PIPELINE|L1_DATA_CACHE|oLDST_BUSY~3|dataa"
    Warning (332126): Node "TARGET|MIST32E10FA|CORE|CORE_PIPELINE|L1_DATA_CACHE|oLDST_BUSY~3|combout"
    Warning (332126): Node "TARGET|MIST32E10FA|CORE|CORE_PIPELINE|LDST_PIPE_ARBITOR|oLDST_REQ~1|datae"
Warning (332060): Node: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_rxd_idle_req is being clocked by sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_clock
Warning (332060): Node: sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_txd_ack is being clocked by sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_clock
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: GLOBAL_CLOCK|VGA_PLL|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: GLOBAL_CLOCK|VGA_PLL|system_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: GLOBAL_CLOCK|VGA_PLL|system_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: GLOBAL_CLOCK|VGA_PLL|system_pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    0.784 GLOBAL_CLOCK|VGA_PLL|system_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   40.000 GLOBAL_CLOCK|VGA_PLL|system_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   50.196 GLOBAL_CLOCK|VGA_PLL|system_pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000   MAIN_CLOCK
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:28
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Warning (170052): Fitter has implemented the following 2688 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170056): Fitter has implemented the following 2688 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:02:17
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:22
Info (170193): Fitter routing operations beginning
Info (170089): 1e+03 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 35% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:02:28
Info (11888): Total time spent on timing analysis during the Fitter is 98.44 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:49
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 40 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SD_DATA[0] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 23
    Info (169065): Pin SD_DATA[3] has a permanently enabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 23
    Info (169065): Pin SD_DATA[1] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 23
    Info (169065): Pin SD_DATA[2] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 23
    Info (169065): Pin GPIO[0] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[1] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[2] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[3] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[4] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[5] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[6] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[7] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[8] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[9] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[10] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[11] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[12] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[13] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[14] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[15] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[16] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[17] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[18] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[19] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[20] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[21] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[22] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[23] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[24] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[25] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[26] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[27] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[28] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[29] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[30] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[31] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[32] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[33] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[34] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Info (169065): Pin GPIO[35] has a permanently disabled output enable File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
Info (144001): Generated suppressed messages file C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/output_files/top_de0_cv.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 3362 megabytes
    Info: Processing ended: Wed Feb 03 19:15:46 2016
    Info: Elapsed time: 00:10:50
    Info: Total CPU time (on all processors): 00:19:49


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/output_files/top_de0_cv.fit.smsg.


