
5. EXTI Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e18  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000288  08005fa0  08005fa0  00015fa0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006228  08006228  00016228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006230  08006230  00016230  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006234  08006234  00016234  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000000  08006238  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
  8 .bss          000000b4  200001dc  200001dc  000201dc  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000290  20000290  000201dc  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 11 .debug_info   000143e0  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000276f  00000000  00000000  000345ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000c30  00000000  00000000  00036d60  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000b18  00000000  00000000  00037990  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00005fa5  00000000  00000000  000384a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003a8a  00000000  00000000  0003e44d  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00041ed7  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000039b4  00000000  00000000  00041f54  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001dc 	.word	0x200001dc
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005f88 	.word	0x08005f88

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001e0 	.word	0x200001e0
 80001c4:	08005f88 	.word	0x08005f88

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f092 0f00 	teq	r2, #0
 80004c2:	bf14      	ite	ne
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e720      	b.n	800031c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aedc 	beq.w	80002ca <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6c1      	b.n	80002ca <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2iz>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d215      	bcs.n	8000ade <__aeabi_d2iz+0x36>
 8000ab2:	d511      	bpl.n	8000ad8 <__aeabi_d2iz+0x30>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d912      	bls.n	8000ae4 <__aeabi_d2iz+0x3c>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ace:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d105      	bne.n	8000af0 <__aeabi_d2iz+0x48>
 8000ae4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae8:	bf08      	it	eq
 8000aea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_uldivmod>:
 8000af8:	b953      	cbnz	r3, 8000b10 <__aeabi_uldivmod+0x18>
 8000afa:	b94a      	cbnz	r2, 8000b10 <__aeabi_uldivmod+0x18>
 8000afc:	2900      	cmp	r1, #0
 8000afe:	bf08      	it	eq
 8000b00:	2800      	cmpeq	r0, #0
 8000b02:	bf1c      	itt	ne
 8000b04:	f04f 31ff 	movne.w	r1, #4294967295
 8000b08:	f04f 30ff 	movne.w	r0, #4294967295
 8000b0c:	f000 b97a 	b.w	8000e04 <__aeabi_idiv0>
 8000b10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b18:	f000 f806 	bl	8000b28 <__udivmoddi4>
 8000b1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b24:	b004      	add	sp, #16
 8000b26:	4770      	bx	lr

08000b28 <__udivmoddi4>:
 8000b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b2c:	468c      	mov	ip, r1
 8000b2e:	460d      	mov	r5, r1
 8000b30:	4604      	mov	r4, r0
 8000b32:	9e08      	ldr	r6, [sp, #32]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d151      	bne.n	8000bdc <__udivmoddi4+0xb4>
 8000b38:	428a      	cmp	r2, r1
 8000b3a:	4617      	mov	r7, r2
 8000b3c:	d96d      	bls.n	8000c1a <__udivmoddi4+0xf2>
 8000b3e:	fab2 fe82 	clz	lr, r2
 8000b42:	f1be 0f00 	cmp.w	lr, #0
 8000b46:	d00b      	beq.n	8000b60 <__udivmoddi4+0x38>
 8000b48:	f1ce 0c20 	rsb	ip, lr, #32
 8000b4c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000b50:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000b54:	fa02 f70e 	lsl.w	r7, r2, lr
 8000b58:	ea4c 0c05 	orr.w	ip, ip, r5
 8000b5c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000b60:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000b64:	0c25      	lsrs	r5, r4, #16
 8000b66:	fbbc f8fa 	udiv	r8, ip, sl
 8000b6a:	fa1f f987 	uxth.w	r9, r7
 8000b6e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000b72:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000b76:	fb08 f309 	mul.w	r3, r8, r9
 8000b7a:	42ab      	cmp	r3, r5
 8000b7c:	d90a      	bls.n	8000b94 <__udivmoddi4+0x6c>
 8000b7e:	19ed      	adds	r5, r5, r7
 8000b80:	f108 32ff 	add.w	r2, r8, #4294967295
 8000b84:	f080 8123 	bcs.w	8000dce <__udivmoddi4+0x2a6>
 8000b88:	42ab      	cmp	r3, r5
 8000b8a:	f240 8120 	bls.w	8000dce <__udivmoddi4+0x2a6>
 8000b8e:	f1a8 0802 	sub.w	r8, r8, #2
 8000b92:	443d      	add	r5, r7
 8000b94:	1aed      	subs	r5, r5, r3
 8000b96:	b2a4      	uxth	r4, r4
 8000b98:	fbb5 f0fa 	udiv	r0, r5, sl
 8000b9c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000ba0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ba4:	fb00 f909 	mul.w	r9, r0, r9
 8000ba8:	45a1      	cmp	r9, r4
 8000baa:	d909      	bls.n	8000bc0 <__udivmoddi4+0x98>
 8000bac:	19e4      	adds	r4, r4, r7
 8000bae:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bb2:	f080 810a 	bcs.w	8000dca <__udivmoddi4+0x2a2>
 8000bb6:	45a1      	cmp	r9, r4
 8000bb8:	f240 8107 	bls.w	8000dca <__udivmoddi4+0x2a2>
 8000bbc:	3802      	subs	r0, #2
 8000bbe:	443c      	add	r4, r7
 8000bc0:	eba4 0409 	sub.w	r4, r4, r9
 8000bc4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000bc8:	2100      	movs	r1, #0
 8000bca:	2e00      	cmp	r6, #0
 8000bcc:	d061      	beq.n	8000c92 <__udivmoddi4+0x16a>
 8000bce:	fa24 f40e 	lsr.w	r4, r4, lr
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	6034      	str	r4, [r6, #0]
 8000bd6:	6073      	str	r3, [r6, #4]
 8000bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bdc:	428b      	cmp	r3, r1
 8000bde:	d907      	bls.n	8000bf0 <__udivmoddi4+0xc8>
 8000be0:	2e00      	cmp	r6, #0
 8000be2:	d054      	beq.n	8000c8e <__udivmoddi4+0x166>
 8000be4:	2100      	movs	r1, #0
 8000be6:	e886 0021 	stmia.w	r6, {r0, r5}
 8000bea:	4608      	mov	r0, r1
 8000bec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bf0:	fab3 f183 	clz	r1, r3
 8000bf4:	2900      	cmp	r1, #0
 8000bf6:	f040 808e 	bne.w	8000d16 <__udivmoddi4+0x1ee>
 8000bfa:	42ab      	cmp	r3, r5
 8000bfc:	d302      	bcc.n	8000c04 <__udivmoddi4+0xdc>
 8000bfe:	4282      	cmp	r2, r0
 8000c00:	f200 80fa 	bhi.w	8000df8 <__udivmoddi4+0x2d0>
 8000c04:	1a84      	subs	r4, r0, r2
 8000c06:	eb65 0503 	sbc.w	r5, r5, r3
 8000c0a:	2001      	movs	r0, #1
 8000c0c:	46ac      	mov	ip, r5
 8000c0e:	2e00      	cmp	r6, #0
 8000c10:	d03f      	beq.n	8000c92 <__udivmoddi4+0x16a>
 8000c12:	e886 1010 	stmia.w	r6, {r4, ip}
 8000c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1a:	b912      	cbnz	r2, 8000c22 <__udivmoddi4+0xfa>
 8000c1c:	2701      	movs	r7, #1
 8000c1e:	fbb7 f7f2 	udiv	r7, r7, r2
 8000c22:	fab7 fe87 	clz	lr, r7
 8000c26:	f1be 0f00 	cmp.w	lr, #0
 8000c2a:	d134      	bne.n	8000c96 <__udivmoddi4+0x16e>
 8000c2c:	1beb      	subs	r3, r5, r7
 8000c2e:	0c3a      	lsrs	r2, r7, #16
 8000c30:	fa1f fc87 	uxth.w	ip, r7
 8000c34:	2101      	movs	r1, #1
 8000c36:	fbb3 f8f2 	udiv	r8, r3, r2
 8000c3a:	0c25      	lsrs	r5, r4, #16
 8000c3c:	fb02 3318 	mls	r3, r2, r8, r3
 8000c40:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c44:	fb0c f308 	mul.w	r3, ip, r8
 8000c48:	42ab      	cmp	r3, r5
 8000c4a:	d907      	bls.n	8000c5c <__udivmoddi4+0x134>
 8000c4c:	19ed      	adds	r5, r5, r7
 8000c4e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000c52:	d202      	bcs.n	8000c5a <__udivmoddi4+0x132>
 8000c54:	42ab      	cmp	r3, r5
 8000c56:	f200 80d1 	bhi.w	8000dfc <__udivmoddi4+0x2d4>
 8000c5a:	4680      	mov	r8, r0
 8000c5c:	1aed      	subs	r5, r5, r3
 8000c5e:	b2a3      	uxth	r3, r4
 8000c60:	fbb5 f0f2 	udiv	r0, r5, r2
 8000c64:	fb02 5510 	mls	r5, r2, r0, r5
 8000c68:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000c6c:	fb0c fc00 	mul.w	ip, ip, r0
 8000c70:	45a4      	cmp	ip, r4
 8000c72:	d907      	bls.n	8000c84 <__udivmoddi4+0x15c>
 8000c74:	19e4      	adds	r4, r4, r7
 8000c76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c7a:	d202      	bcs.n	8000c82 <__udivmoddi4+0x15a>
 8000c7c:	45a4      	cmp	ip, r4
 8000c7e:	f200 80b8 	bhi.w	8000df2 <__udivmoddi4+0x2ca>
 8000c82:	4618      	mov	r0, r3
 8000c84:	eba4 040c 	sub.w	r4, r4, ip
 8000c88:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c8c:	e79d      	b.n	8000bca <__udivmoddi4+0xa2>
 8000c8e:	4631      	mov	r1, r6
 8000c90:	4630      	mov	r0, r6
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	f1ce 0420 	rsb	r4, lr, #32
 8000c9a:	fa05 f30e 	lsl.w	r3, r5, lr
 8000c9e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000ca2:	fa20 f804 	lsr.w	r8, r0, r4
 8000ca6:	0c3a      	lsrs	r2, r7, #16
 8000ca8:	fa25 f404 	lsr.w	r4, r5, r4
 8000cac:	ea48 0803 	orr.w	r8, r8, r3
 8000cb0:	fbb4 f1f2 	udiv	r1, r4, r2
 8000cb4:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000cb8:	fb02 4411 	mls	r4, r2, r1, r4
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000cc4:	fb01 f30c 	mul.w	r3, r1, ip
 8000cc8:	42ab      	cmp	r3, r5
 8000cca:	fa00 f40e 	lsl.w	r4, r0, lr
 8000cce:	d909      	bls.n	8000ce4 <__udivmoddi4+0x1bc>
 8000cd0:	19ed      	adds	r5, r5, r7
 8000cd2:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cd6:	f080 808a 	bcs.w	8000dee <__udivmoddi4+0x2c6>
 8000cda:	42ab      	cmp	r3, r5
 8000cdc:	f240 8087 	bls.w	8000dee <__udivmoddi4+0x2c6>
 8000ce0:	3902      	subs	r1, #2
 8000ce2:	443d      	add	r5, r7
 8000ce4:	1aeb      	subs	r3, r5, r3
 8000ce6:	fa1f f588 	uxth.w	r5, r8
 8000cea:	fbb3 f0f2 	udiv	r0, r3, r2
 8000cee:	fb02 3310 	mls	r3, r2, r0, r3
 8000cf2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cf6:	fb00 f30c 	mul.w	r3, r0, ip
 8000cfa:	42ab      	cmp	r3, r5
 8000cfc:	d907      	bls.n	8000d0e <__udivmoddi4+0x1e6>
 8000cfe:	19ed      	adds	r5, r5, r7
 8000d00:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d04:	d26f      	bcs.n	8000de6 <__udivmoddi4+0x2be>
 8000d06:	42ab      	cmp	r3, r5
 8000d08:	d96d      	bls.n	8000de6 <__udivmoddi4+0x2be>
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	443d      	add	r5, r7
 8000d0e:	1aeb      	subs	r3, r5, r3
 8000d10:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d14:	e78f      	b.n	8000c36 <__udivmoddi4+0x10e>
 8000d16:	f1c1 0720 	rsb	r7, r1, #32
 8000d1a:	fa22 f807 	lsr.w	r8, r2, r7
 8000d1e:	408b      	lsls	r3, r1
 8000d20:	fa05 f401 	lsl.w	r4, r5, r1
 8000d24:	ea48 0303 	orr.w	r3, r8, r3
 8000d28:	fa20 fe07 	lsr.w	lr, r0, r7
 8000d2c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000d30:	40fd      	lsrs	r5, r7
 8000d32:	ea4e 0e04 	orr.w	lr, lr, r4
 8000d36:	fbb5 f9fc 	udiv	r9, r5, ip
 8000d3a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000d3e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000d42:	fa1f f883 	uxth.w	r8, r3
 8000d46:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000d4a:	fb09 f408 	mul.w	r4, r9, r8
 8000d4e:	42ac      	cmp	r4, r5
 8000d50:	fa02 f201 	lsl.w	r2, r2, r1
 8000d54:	fa00 fa01 	lsl.w	sl, r0, r1
 8000d58:	d908      	bls.n	8000d6c <__udivmoddi4+0x244>
 8000d5a:	18ed      	adds	r5, r5, r3
 8000d5c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d60:	d243      	bcs.n	8000dea <__udivmoddi4+0x2c2>
 8000d62:	42ac      	cmp	r4, r5
 8000d64:	d941      	bls.n	8000dea <__udivmoddi4+0x2c2>
 8000d66:	f1a9 0902 	sub.w	r9, r9, #2
 8000d6a:	441d      	add	r5, r3
 8000d6c:	1b2d      	subs	r5, r5, r4
 8000d6e:	fa1f fe8e 	uxth.w	lr, lr
 8000d72:	fbb5 f0fc 	udiv	r0, r5, ip
 8000d76:	fb0c 5510 	mls	r5, ip, r0, r5
 8000d7a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000d7e:	fb00 f808 	mul.w	r8, r0, r8
 8000d82:	45a0      	cmp	r8, r4
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x26e>
 8000d86:	18e4      	adds	r4, r4, r3
 8000d88:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d8c:	d229      	bcs.n	8000de2 <__udivmoddi4+0x2ba>
 8000d8e:	45a0      	cmp	r8, r4
 8000d90:	d927      	bls.n	8000de2 <__udivmoddi4+0x2ba>
 8000d92:	3802      	subs	r0, #2
 8000d94:	441c      	add	r4, r3
 8000d96:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d9a:	eba4 0408 	sub.w	r4, r4, r8
 8000d9e:	fba0 8902 	umull	r8, r9, r0, r2
 8000da2:	454c      	cmp	r4, r9
 8000da4:	46c6      	mov	lr, r8
 8000da6:	464d      	mov	r5, r9
 8000da8:	d315      	bcc.n	8000dd6 <__udivmoddi4+0x2ae>
 8000daa:	d012      	beq.n	8000dd2 <__udivmoddi4+0x2aa>
 8000dac:	b156      	cbz	r6, 8000dc4 <__udivmoddi4+0x29c>
 8000dae:	ebba 030e 	subs.w	r3, sl, lr
 8000db2:	eb64 0405 	sbc.w	r4, r4, r5
 8000db6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dba:	40cb      	lsrs	r3, r1
 8000dbc:	431f      	orrs	r7, r3
 8000dbe:	40cc      	lsrs	r4, r1
 8000dc0:	6037      	str	r7, [r6, #0]
 8000dc2:	6074      	str	r4, [r6, #4]
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	e6f8      	b.n	8000bc0 <__udivmoddi4+0x98>
 8000dce:	4690      	mov	r8, r2
 8000dd0:	e6e0      	b.n	8000b94 <__udivmoddi4+0x6c>
 8000dd2:	45c2      	cmp	sl, r8
 8000dd4:	d2ea      	bcs.n	8000dac <__udivmoddi4+0x284>
 8000dd6:	ebb8 0e02 	subs.w	lr, r8, r2
 8000dda:	eb69 0503 	sbc.w	r5, r9, r3
 8000dde:	3801      	subs	r0, #1
 8000de0:	e7e4      	b.n	8000dac <__udivmoddi4+0x284>
 8000de2:	4628      	mov	r0, r5
 8000de4:	e7d7      	b.n	8000d96 <__udivmoddi4+0x26e>
 8000de6:	4640      	mov	r0, r8
 8000de8:	e791      	b.n	8000d0e <__udivmoddi4+0x1e6>
 8000dea:	4681      	mov	r9, r0
 8000dec:	e7be      	b.n	8000d6c <__udivmoddi4+0x244>
 8000dee:	4601      	mov	r1, r0
 8000df0:	e778      	b.n	8000ce4 <__udivmoddi4+0x1bc>
 8000df2:	3802      	subs	r0, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	e745      	b.n	8000c84 <__udivmoddi4+0x15c>
 8000df8:	4608      	mov	r0, r1
 8000dfa:	e708      	b.n	8000c0e <__udivmoddi4+0xe6>
 8000dfc:	f1a8 0802 	sub.w	r8, r8, #2
 8000e00:	443d      	add	r5, r7
 8000e02:	e72b      	b.n	8000c5c <__udivmoddi4+0x134>

08000e04 <__aeabi_idiv0>:
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop

08000e08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e0c:	4a0e      	ldr	r2, [pc, #56]	; (8000e48 <HAL_Init+0x40>)
 8000e0e:	4b0e      	ldr	r3, [pc, #56]	; (8000e48 <HAL_Init+0x40>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e18:	4a0b      	ldr	r2, [pc, #44]	; (8000e48 <HAL_Init+0x40>)
 8000e1a:	4b0b      	ldr	r3, [pc, #44]	; (8000e48 <HAL_Init+0x40>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e24:	4a08      	ldr	r2, [pc, #32]	; (8000e48 <HAL_Init+0x40>)
 8000e26:	4b08      	ldr	r3, [pc, #32]	; (8000e48 <HAL_Init+0x40>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e30:	2003      	movs	r0, #3
 8000e32:	f000 f925 	bl	8001080 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e36:	2000      	movs	r0, #0
 8000e38:	f000 f808 	bl	8000e4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e3c:	f003 f96c 	bl	8004118 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e40:	2300      	movs	r3, #0
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	40023c00 	.word	0x40023c00

08000e4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e54:	4b12      	ldr	r3, [pc, #72]	; (8000ea0 <HAL_InitTick+0x54>)
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	4b12      	ldr	r3, [pc, #72]	; (8000ea4 <HAL_InitTick+0x58>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e62:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e66:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f000 f93d 	bl	80010ea <HAL_SYSTICK_Config>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d001      	beq.n	8000e7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e76:	2301      	movs	r3, #1
 8000e78:	e00e      	b.n	8000e98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	2b0f      	cmp	r3, #15
 8000e7e:	d80a      	bhi.n	8000e96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e80:	2200      	movs	r2, #0
 8000e82:	6879      	ldr	r1, [r7, #4]
 8000e84:	f04f 30ff 	mov.w	r0, #4294967295
 8000e88:	f000 f905 	bl	8001096 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e8c:	4a06      	ldr	r2, [pc, #24]	; (8000ea8 <HAL_InitTick+0x5c>)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e92:	2300      	movs	r3, #0
 8000e94:	e000      	b.n	8000e98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e96:	2301      	movs	r3, #1
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	20000008 	.word	0x20000008
 8000ea4:	20000004 	.word	0x20000004
 8000ea8:	20000000 	.word	0x20000000

08000eac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000eb0:	4b06      	ldr	r3, [pc, #24]	; (8000ecc <HAL_IncTick+0x20>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	461a      	mov	r2, r3
 8000eb6:	4b06      	ldr	r3, [pc, #24]	; (8000ed0 <HAL_IncTick+0x24>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4413      	add	r3, r2
 8000ebc:	4a04      	ldr	r2, [pc, #16]	; (8000ed0 <HAL_IncTick+0x24>)
 8000ebe:	6013      	str	r3, [r2, #0]
}
 8000ec0:	bf00      	nop
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	20000004 	.word	0x20000004
 8000ed0:	20000208 	.word	0x20000208

08000ed4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ed8:	4b03      	ldr	r3, [pc, #12]	; (8000ee8 <HAL_GetTick+0x14>)
 8000eda:	681b      	ldr	r3, [r3, #0]
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	20000208 	.word	0x20000208

08000eec <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b085      	sub	sp, #20
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	f003 0307 	and.w	r3, r3, #7
 8000efa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000efc:	4b0c      	ldr	r3, [pc, #48]	; (8000f30 <NVIC_SetPriorityGrouping+0x44>)
 8000efe:	68db      	ldr	r3, [r3, #12]
 8000f00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f02:	68ba      	ldr	r2, [r7, #8]
 8000f04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f08:	4013      	ands	r3, r2
 8000f0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f1e:	4a04      	ldr	r2, [pc, #16]	; (8000f30 <NVIC_SetPriorityGrouping+0x44>)
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	60d3      	str	r3, [r2, #12]
}
 8000f24:	bf00      	nop
 8000f26:	3714      	adds	r7, #20
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr
 8000f30:	e000ed00 	.word	0xe000ed00

08000f34 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f38:	4b04      	ldr	r3, [pc, #16]	; (8000f4c <NVIC_GetPriorityGrouping+0x18>)
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	0a1b      	lsrs	r3, r3, #8
 8000f3e:	f003 0307 	and.w	r3, r3, #7
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr
 8000f4c:	e000ed00 	.word	0xe000ed00

08000f50 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000f5a:	4909      	ldr	r1, [pc, #36]	; (8000f80 <NVIC_EnableIRQ+0x30>)
 8000f5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f60:	095b      	lsrs	r3, r3, #5
 8000f62:	79fa      	ldrb	r2, [r7, #7]
 8000f64:	f002 021f 	and.w	r2, r2, #31
 8000f68:	2001      	movs	r0, #1
 8000f6a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f72:	bf00      	nop
 8000f74:	370c      	adds	r7, #12
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	e000e100 	.word	0xe000e100

08000f84 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	6039      	str	r1, [r7, #0]
 8000f8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	da0b      	bge.n	8000fb0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f98:	490d      	ldr	r1, [pc, #52]	; (8000fd0 <NVIC_SetPriority+0x4c>)
 8000f9a:	79fb      	ldrb	r3, [r7, #7]
 8000f9c:	f003 030f 	and.w	r3, r3, #15
 8000fa0:	3b04      	subs	r3, #4
 8000fa2:	683a      	ldr	r2, [r7, #0]
 8000fa4:	b2d2      	uxtb	r2, r2
 8000fa6:	0112      	lsls	r2, r2, #4
 8000fa8:	b2d2      	uxtb	r2, r2
 8000faa:	440b      	add	r3, r1
 8000fac:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fae:	e009      	b.n	8000fc4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fb0:	4908      	ldr	r1, [pc, #32]	; (8000fd4 <NVIC_SetPriority+0x50>)
 8000fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb6:	683a      	ldr	r2, [r7, #0]
 8000fb8:	b2d2      	uxtb	r2, r2
 8000fba:	0112      	lsls	r2, r2, #4
 8000fbc:	b2d2      	uxtb	r2, r2
 8000fbe:	440b      	add	r3, r1
 8000fc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000fc4:	bf00      	nop
 8000fc6:	370c      	adds	r7, #12
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr
 8000fd0:	e000ed00 	.word	0xe000ed00
 8000fd4:	e000e100 	.word	0xe000e100

08000fd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b089      	sub	sp, #36	; 0x24
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	60f8      	str	r0, [r7, #12]
 8000fe0:	60b9      	str	r1, [r7, #8]
 8000fe2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	f003 0307 	and.w	r3, r3, #7
 8000fea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fec:	69fb      	ldr	r3, [r7, #28]
 8000fee:	f1c3 0307 	rsb	r3, r3, #7
 8000ff2:	2b04      	cmp	r3, #4
 8000ff4:	bf28      	it	cs
 8000ff6:	2304      	movcs	r3, #4
 8000ff8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	3304      	adds	r3, #4
 8000ffe:	2b06      	cmp	r3, #6
 8001000:	d902      	bls.n	8001008 <NVIC_EncodePriority+0x30>
 8001002:	69fb      	ldr	r3, [r7, #28]
 8001004:	3b03      	subs	r3, #3
 8001006:	e000      	b.n	800100a <NVIC_EncodePriority+0x32>
 8001008:	2300      	movs	r3, #0
 800100a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800100c:	2201      	movs	r2, #1
 800100e:	69bb      	ldr	r3, [r7, #24]
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	1e5a      	subs	r2, r3, #1
 8001016:	68bb      	ldr	r3, [r7, #8]
 8001018:	401a      	ands	r2, r3
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800101e:	2101      	movs	r1, #1
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	fa01 f303 	lsl.w	r3, r1, r3
 8001026:	1e59      	subs	r1, r3, #1
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800102c:	4313      	orrs	r3, r2
         );
}
 800102e:	4618      	mov	r0, r3
 8001030:	3724      	adds	r7, #36	; 0x24
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
	...

0800103c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	3b01      	subs	r3, #1
 8001048:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800104c:	d301      	bcc.n	8001052 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800104e:	2301      	movs	r3, #1
 8001050:	e00f      	b.n	8001072 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001052:	4a0a      	ldr	r2, [pc, #40]	; (800107c <SysTick_Config+0x40>)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3b01      	subs	r3, #1
 8001058:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800105a:	210f      	movs	r1, #15
 800105c:	f04f 30ff 	mov.w	r0, #4294967295
 8001060:	f7ff ff90 	bl	8000f84 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001064:	4b05      	ldr	r3, [pc, #20]	; (800107c <SysTick_Config+0x40>)
 8001066:	2200      	movs	r2, #0
 8001068:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800106a:	4b04      	ldr	r3, [pc, #16]	; (800107c <SysTick_Config+0x40>)
 800106c:	2207      	movs	r2, #7
 800106e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001070:	2300      	movs	r3, #0
}
 8001072:	4618      	mov	r0, r3
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	e000e010 	.word	0xe000e010

08001080 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff ff2f 	bl	8000eec <NVIC_SetPriorityGrouping>
}
 800108e:	bf00      	nop
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001096:	b580      	push	{r7, lr}
 8001098:	b086      	sub	sp, #24
 800109a:	af00      	add	r7, sp, #0
 800109c:	4603      	mov	r3, r0
 800109e:	60b9      	str	r1, [r7, #8]
 80010a0:	607a      	str	r2, [r7, #4]
 80010a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010a4:	2300      	movs	r3, #0
 80010a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010a8:	f7ff ff44 	bl	8000f34 <NVIC_GetPriorityGrouping>
 80010ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010ae:	687a      	ldr	r2, [r7, #4]
 80010b0:	68b9      	ldr	r1, [r7, #8]
 80010b2:	6978      	ldr	r0, [r7, #20]
 80010b4:	f7ff ff90 	bl	8000fd8 <NVIC_EncodePriority>
 80010b8:	4602      	mov	r2, r0
 80010ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010be:	4611      	mov	r1, r2
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff ff5f 	bl	8000f84 <NVIC_SetPriority>
}
 80010c6:	bf00      	nop
 80010c8:	3718      	adds	r7, #24
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}

080010ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010ce:	b580      	push	{r7, lr}
 80010d0:	b082      	sub	sp, #8
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	4603      	mov	r3, r0
 80010d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff37 	bl	8000f50 <NVIC_EnableIRQ>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f7ff ffa2 	bl	800103c <SysTick_Config>
 80010f8:	4603      	mov	r3, r0
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
	...

08001104 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2b04      	cmp	r3, #4
 8001110:	d106      	bne.n	8001120 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001112:	4a09      	ldr	r2, [pc, #36]	; (8001138 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001114:	4b08      	ldr	r3, [pc, #32]	; (8001138 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f043 0304 	orr.w	r3, r3, #4
 800111c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800111e:	e005      	b.n	800112c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001120:	4a05      	ldr	r2, [pc, #20]	; (8001138 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001122:	4b05      	ldr	r3, [pc, #20]	; (8001138 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f023 0304 	bic.w	r3, r3, #4
 800112a:	6013      	str	r3, [r2, #0]
}
 800112c:	bf00      	nop
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	e000e010 	.word	0xe000e010

0800113c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001140:	f000 f802 	bl	8001148 <HAL_SYSTICK_Callback>
}
 8001144:	bf00      	nop
 8001146:	bd80      	pop	{r7, pc}

08001148 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800114c:	bf00      	nop
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr

08001156 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001156:	b480      	push	{r7}
 8001158:	b083      	sub	sp, #12
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001164:	b2db      	uxtb	r3, r3
 8001166:	2b02      	cmp	r3, #2
 8001168:	d004      	beq.n	8001174 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2280      	movs	r2, #128	; 0x80
 800116e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001170:	2301      	movs	r3, #1
 8001172:	e00c      	b.n	800118e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2205      	movs	r2, #5
 8001178:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	687a      	ldr	r2, [r7, #4]
 8001182:	6812      	ldr	r2, [r2, #0]
 8001184:	6812      	ldr	r2, [r2, #0]
 8001186:	f022 0201 	bic.w	r2, r2, #1
 800118a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800118c:	2300      	movs	r3, #0
}
 800118e:	4618      	mov	r0, r3
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
	...

0800119c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800119c:	b480      	push	{r7}
 800119e:	b089      	sub	sp, #36	; 0x24
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011a6:	2300      	movs	r3, #0
 80011a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011aa:	2300      	movs	r3, #0
 80011ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011ae:	2300      	movs	r3, #0
 80011b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011b2:	2300      	movs	r3, #0
 80011b4:	61fb      	str	r3, [r7, #28]
 80011b6:	e16b      	b.n	8001490 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011b8:	2201      	movs	r2, #1
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	fa02 f303 	lsl.w	r3, r2, r3
 80011c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	4013      	ands	r3, r2
 80011ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	f040 815a 	bne.w	800148a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	2b02      	cmp	r3, #2
 80011dc:	d003      	beq.n	80011e6 <HAL_GPIO_Init+0x4a>
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	2b12      	cmp	r3, #18
 80011e4:	d123      	bne.n	800122e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	08da      	lsrs	r2, r3, #3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	3208      	adds	r2, #8
 80011ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011f4:	69fb      	ldr	r3, [r7, #28]
 80011f6:	f003 0307 	and.w	r3, r3, #7
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	220f      	movs	r2, #15
 80011fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001202:	43db      	mvns	r3, r3
 8001204:	69ba      	ldr	r2, [r7, #24]
 8001206:	4013      	ands	r3, r2
 8001208:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	691a      	ldr	r2, [r3, #16]
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	f003 0307 	and.w	r3, r3, #7
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	fa02 f303 	lsl.w	r3, r2, r3
 800121a:	69ba      	ldr	r2, [r7, #24]
 800121c:	4313      	orrs	r3, r2
 800121e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	08da      	lsrs	r2, r3, #3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	3208      	adds	r2, #8
 8001228:	69b9      	ldr	r1, [r7, #24]
 800122a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	2203      	movs	r2, #3
 800123a:	fa02 f303 	lsl.w	r3, r2, r3
 800123e:	43db      	mvns	r3, r3
 8001240:	69ba      	ldr	r2, [r7, #24]
 8001242:	4013      	ands	r3, r2
 8001244:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	f003 0203 	and.w	r2, r3, #3
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	fa02 f303 	lsl.w	r3, r2, r3
 8001256:	69ba      	ldr	r2, [r7, #24]
 8001258:	4313      	orrs	r3, r2
 800125a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	69ba      	ldr	r2, [r7, #24]
 8001260:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	2b01      	cmp	r3, #1
 8001268:	d00b      	beq.n	8001282 <HAL_GPIO_Init+0xe6>
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	2b02      	cmp	r3, #2
 8001270:	d007      	beq.n	8001282 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001276:	2b11      	cmp	r3, #17
 8001278:	d003      	beq.n	8001282 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	2b12      	cmp	r3, #18
 8001280:	d130      	bne.n	80012e4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	005b      	lsls	r3, r3, #1
 800128c:	2203      	movs	r2, #3
 800128e:	fa02 f303 	lsl.w	r3, r2, r3
 8001292:	43db      	mvns	r3, r3
 8001294:	69ba      	ldr	r2, [r7, #24]
 8001296:	4013      	ands	r3, r2
 8001298:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	68da      	ldr	r2, [r3, #12]
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	fa02 f303 	lsl.w	r3, r2, r3
 80012a6:	69ba      	ldr	r2, [r7, #24]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	69ba      	ldr	r2, [r7, #24]
 80012b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012b8:	2201      	movs	r2, #1
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	fa02 f303 	lsl.w	r3, r2, r3
 80012c0:	43db      	mvns	r3, r3
 80012c2:	69ba      	ldr	r2, [r7, #24]
 80012c4:	4013      	ands	r3, r2
 80012c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	091b      	lsrs	r3, r3, #4
 80012ce:	f003 0201 	and.w	r2, r3, #1
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	69ba      	ldr	r2, [r7, #24]
 80012da:	4313      	orrs	r3, r2
 80012dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	69ba      	ldr	r2, [r7, #24]
 80012e2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	2203      	movs	r2, #3
 80012f0:	fa02 f303 	lsl.w	r3, r2, r3
 80012f4:	43db      	mvns	r3, r3
 80012f6:	69ba      	ldr	r2, [r7, #24]
 80012f8:	4013      	ands	r3, r2
 80012fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	689a      	ldr	r2, [r3, #8]
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	005b      	lsls	r3, r3, #1
 8001304:	fa02 f303 	lsl.w	r3, r2, r3
 8001308:	69ba      	ldr	r2, [r7, #24]
 800130a:	4313      	orrs	r3, r2
 800130c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	69ba      	ldr	r2, [r7, #24]
 8001312:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800131c:	2b00      	cmp	r3, #0
 800131e:	f000 80b4 	beq.w	800148a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	60fb      	str	r3, [r7, #12]
 8001326:	4a5f      	ldr	r2, [pc, #380]	; (80014a4 <HAL_GPIO_Init+0x308>)
 8001328:	4b5e      	ldr	r3, [pc, #376]	; (80014a4 <HAL_GPIO_Init+0x308>)
 800132a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800132c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001330:	6453      	str	r3, [r2, #68]	; 0x44
 8001332:	4b5c      	ldr	r3, [pc, #368]	; (80014a4 <HAL_GPIO_Init+0x308>)
 8001334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001336:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800133e:	4a5a      	ldr	r2, [pc, #360]	; (80014a8 <HAL_GPIO_Init+0x30c>)
 8001340:	69fb      	ldr	r3, [r7, #28]
 8001342:	089b      	lsrs	r3, r3, #2
 8001344:	3302      	adds	r3, #2
 8001346:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800134a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800134c:	69fb      	ldr	r3, [r7, #28]
 800134e:	f003 0303 	and.w	r3, r3, #3
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	220f      	movs	r2, #15
 8001356:	fa02 f303 	lsl.w	r3, r2, r3
 800135a:	43db      	mvns	r3, r3
 800135c:	69ba      	ldr	r2, [r7, #24]
 800135e:	4013      	ands	r3, r2
 8001360:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4a51      	ldr	r2, [pc, #324]	; (80014ac <HAL_GPIO_Init+0x310>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d02b      	beq.n	80013c2 <HAL_GPIO_Init+0x226>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	4a50      	ldr	r2, [pc, #320]	; (80014b0 <HAL_GPIO_Init+0x314>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d025      	beq.n	80013be <HAL_GPIO_Init+0x222>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4a4f      	ldr	r2, [pc, #316]	; (80014b4 <HAL_GPIO_Init+0x318>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d01f      	beq.n	80013ba <HAL_GPIO_Init+0x21e>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4a4e      	ldr	r2, [pc, #312]	; (80014b8 <HAL_GPIO_Init+0x31c>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d019      	beq.n	80013b6 <HAL_GPIO_Init+0x21a>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4a4d      	ldr	r2, [pc, #308]	; (80014bc <HAL_GPIO_Init+0x320>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d013      	beq.n	80013b2 <HAL_GPIO_Init+0x216>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4a4c      	ldr	r2, [pc, #304]	; (80014c0 <HAL_GPIO_Init+0x324>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d00d      	beq.n	80013ae <HAL_GPIO_Init+0x212>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4a4b      	ldr	r2, [pc, #300]	; (80014c4 <HAL_GPIO_Init+0x328>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d007      	beq.n	80013aa <HAL_GPIO_Init+0x20e>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4a4a      	ldr	r2, [pc, #296]	; (80014c8 <HAL_GPIO_Init+0x32c>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d101      	bne.n	80013a6 <HAL_GPIO_Init+0x20a>
 80013a2:	2307      	movs	r3, #7
 80013a4:	e00e      	b.n	80013c4 <HAL_GPIO_Init+0x228>
 80013a6:	2308      	movs	r3, #8
 80013a8:	e00c      	b.n	80013c4 <HAL_GPIO_Init+0x228>
 80013aa:	2306      	movs	r3, #6
 80013ac:	e00a      	b.n	80013c4 <HAL_GPIO_Init+0x228>
 80013ae:	2305      	movs	r3, #5
 80013b0:	e008      	b.n	80013c4 <HAL_GPIO_Init+0x228>
 80013b2:	2304      	movs	r3, #4
 80013b4:	e006      	b.n	80013c4 <HAL_GPIO_Init+0x228>
 80013b6:	2303      	movs	r3, #3
 80013b8:	e004      	b.n	80013c4 <HAL_GPIO_Init+0x228>
 80013ba:	2302      	movs	r3, #2
 80013bc:	e002      	b.n	80013c4 <HAL_GPIO_Init+0x228>
 80013be:	2301      	movs	r3, #1
 80013c0:	e000      	b.n	80013c4 <HAL_GPIO_Init+0x228>
 80013c2:	2300      	movs	r3, #0
 80013c4:	69fa      	ldr	r2, [r7, #28]
 80013c6:	f002 0203 	and.w	r2, r2, #3
 80013ca:	0092      	lsls	r2, r2, #2
 80013cc:	4093      	lsls	r3, r2
 80013ce:	69ba      	ldr	r2, [r7, #24]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013d4:	4934      	ldr	r1, [pc, #208]	; (80014a8 <HAL_GPIO_Init+0x30c>)
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	089b      	lsrs	r3, r3, #2
 80013da:	3302      	adds	r3, #2
 80013dc:	69ba      	ldr	r2, [r7, #24]
 80013de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013e2:	4b3a      	ldr	r3, [pc, #232]	; (80014cc <HAL_GPIO_Init+0x330>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	43db      	mvns	r3, r3
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	4013      	ands	r3, r2
 80013f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d003      	beq.n	8001406 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	4313      	orrs	r3, r2
 8001404:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001406:	4a31      	ldr	r2, [pc, #196]	; (80014cc <HAL_GPIO_Init+0x330>)
 8001408:	69bb      	ldr	r3, [r7, #24]
 800140a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800140c:	4b2f      	ldr	r3, [pc, #188]	; (80014cc <HAL_GPIO_Init+0x330>)
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	43db      	mvns	r3, r3
 8001416:	69ba      	ldr	r2, [r7, #24]
 8001418:	4013      	ands	r3, r2
 800141a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001424:	2b00      	cmp	r3, #0
 8001426:	d003      	beq.n	8001430 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	4313      	orrs	r3, r2
 800142e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001430:	4a26      	ldr	r2, [pc, #152]	; (80014cc <HAL_GPIO_Init+0x330>)
 8001432:	69bb      	ldr	r3, [r7, #24]
 8001434:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001436:	4b25      	ldr	r3, [pc, #148]	; (80014cc <HAL_GPIO_Init+0x330>)
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	43db      	mvns	r3, r3
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	4013      	ands	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d003      	beq.n	800145a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001452:	69ba      	ldr	r2, [r7, #24]
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	4313      	orrs	r3, r2
 8001458:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800145a:	4a1c      	ldr	r2, [pc, #112]	; (80014cc <HAL_GPIO_Init+0x330>)
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001460:	4b1a      	ldr	r3, [pc, #104]	; (80014cc <HAL_GPIO_Init+0x330>)
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	43db      	mvns	r3, r3
 800146a:	69ba      	ldr	r2, [r7, #24]
 800146c:	4013      	ands	r3, r2
 800146e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001478:	2b00      	cmp	r3, #0
 800147a:	d003      	beq.n	8001484 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800147c:	69ba      	ldr	r2, [r7, #24]
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	4313      	orrs	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001484:	4a11      	ldr	r2, [pc, #68]	; (80014cc <HAL_GPIO_Init+0x330>)
 8001486:	69bb      	ldr	r3, [r7, #24]
 8001488:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	3301      	adds	r3, #1
 800148e:	61fb      	str	r3, [r7, #28]
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	2b0f      	cmp	r3, #15
 8001494:	f67f ae90 	bls.w	80011b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001498:	bf00      	nop
 800149a:	3724      	adds	r7, #36	; 0x24
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr
 80014a4:	40023800 	.word	0x40023800
 80014a8:	40013800 	.word	0x40013800
 80014ac:	40020000 	.word	0x40020000
 80014b0:	40020400 	.word	0x40020400
 80014b4:	40020800 	.word	0x40020800
 80014b8:	40020c00 	.word	0x40020c00
 80014bc:	40021000 	.word	0x40021000
 80014c0:	40021400 	.word	0x40021400
 80014c4:	40021800 	.word	0x40021800
 80014c8:	40021c00 	.word	0x40021c00
 80014cc:	40013c00 	.word	0x40013c00

080014d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	460b      	mov	r3, r1
 80014da:	807b      	strh	r3, [r7, #2]
 80014dc:	4613      	mov	r3, r2
 80014de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014e0:	787b      	ldrb	r3, [r7, #1]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d003      	beq.n	80014ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014e6:	887a      	ldrh	r2, [r7, #2]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80014ec:	e003      	b.n	80014f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014ee:	887b      	ldrh	r3, [r7, #2]
 80014f0:	041a      	lsls	r2, r3, #16
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	619a      	str	r2, [r3, #24]
}
 80014f6:	bf00      	nop
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr

08001502 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001502:	b480      	push	{r7}
 8001504:	b083      	sub	sp, #12
 8001506:	af00      	add	r7, sp, #0
 8001508:	6078      	str	r0, [r7, #4]
 800150a:	460b      	mov	r3, r1
 800150c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	695a      	ldr	r2, [r3, #20]
 8001512:	887b      	ldrh	r3, [r7, #2]
 8001514:	405a      	eors	r2, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	615a      	str	r2, [r3, #20]
}
 800151a:	bf00      	nop
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
	...

08001528 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	4603      	mov	r3, r0
 8001530:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001532:	4b08      	ldr	r3, [pc, #32]	; (8001554 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001534:	695a      	ldr	r2, [r3, #20]
 8001536:	88fb      	ldrh	r3, [r7, #6]
 8001538:	4013      	ands	r3, r2
 800153a:	2b00      	cmp	r3, #0
 800153c:	d006      	beq.n	800154c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800153e:	4a05      	ldr	r2, [pc, #20]	; (8001554 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001540:	88fb      	ldrh	r3, [r7, #6]
 8001542:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001544:	88fb      	ldrh	r3, [r7, #6]
 8001546:	4618      	mov	r0, r3
 8001548:	f002 fdb2 	bl	80040b0 <HAL_GPIO_EXTI_Callback>
  }
}
 800154c:	bf00      	nop
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40013c00 	.word	0x40013c00

08001558 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d101      	bne.n	800156a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	e22d      	b.n	80019c6 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	2b00      	cmp	r3, #0
 8001574:	d075      	beq.n	8001662 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001576:	4ba3      	ldr	r3, [pc, #652]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	f003 030c 	and.w	r3, r3, #12
 800157e:	2b04      	cmp	r3, #4
 8001580:	d00c      	beq.n	800159c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001582:	4ba0      	ldr	r3, [pc, #640]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 8001584:	689b      	ldr	r3, [r3, #8]
 8001586:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800158a:	2b08      	cmp	r3, #8
 800158c:	d112      	bne.n	80015b4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800158e:	4b9d      	ldr	r3, [pc, #628]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001596:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800159a:	d10b      	bne.n	80015b4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800159c:	4b99      	ldr	r3, [pc, #612]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d05b      	beq.n	8001660 <HAL_RCC_OscConfig+0x108>
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d157      	bne.n	8001660 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e208      	b.n	80019c6 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015bc:	d106      	bne.n	80015cc <HAL_RCC_OscConfig+0x74>
 80015be:	4a91      	ldr	r2, [pc, #580]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 80015c0:	4b90      	ldr	r3, [pc, #576]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015c8:	6013      	str	r3, [r2, #0]
 80015ca:	e01d      	b.n	8001608 <HAL_RCC_OscConfig+0xb0>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80015d4:	d10c      	bne.n	80015f0 <HAL_RCC_OscConfig+0x98>
 80015d6:	4a8b      	ldr	r2, [pc, #556]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 80015d8:	4b8a      	ldr	r3, [pc, #552]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015e0:	6013      	str	r3, [r2, #0]
 80015e2:	4a88      	ldr	r2, [pc, #544]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 80015e4:	4b87      	ldr	r3, [pc, #540]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015ec:	6013      	str	r3, [r2, #0]
 80015ee:	e00b      	b.n	8001608 <HAL_RCC_OscConfig+0xb0>
 80015f0:	4a84      	ldr	r2, [pc, #528]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 80015f2:	4b84      	ldr	r3, [pc, #528]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015fa:	6013      	str	r3, [r2, #0]
 80015fc:	4a81      	ldr	r2, [pc, #516]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 80015fe:	4b81      	ldr	r3, [pc, #516]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001606:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d013      	beq.n	8001638 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001610:	f7ff fc60 	bl	8000ed4 <HAL_GetTick>
 8001614:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001616:	e008      	b.n	800162a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001618:	f7ff fc5c 	bl	8000ed4 <HAL_GetTick>
 800161c:	4602      	mov	r2, r0
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	2b64      	cmp	r3, #100	; 0x64
 8001624:	d901      	bls.n	800162a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	e1cd      	b.n	80019c6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800162a:	4b76      	ldr	r3, [pc, #472]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d0f0      	beq.n	8001618 <HAL_RCC_OscConfig+0xc0>
 8001636:	e014      	b.n	8001662 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001638:	f7ff fc4c 	bl	8000ed4 <HAL_GetTick>
 800163c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800163e:	e008      	b.n	8001652 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001640:	f7ff fc48 	bl	8000ed4 <HAL_GetTick>
 8001644:	4602      	mov	r2, r0
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	2b64      	cmp	r3, #100	; 0x64
 800164c:	d901      	bls.n	8001652 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800164e:	2303      	movs	r3, #3
 8001650:	e1b9      	b.n	80019c6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001652:	4b6c      	ldr	r3, [pc, #432]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d1f0      	bne.n	8001640 <HAL_RCC_OscConfig+0xe8>
 800165e:	e000      	b.n	8001662 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001660:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 0302 	and.w	r3, r3, #2
 800166a:	2b00      	cmp	r3, #0
 800166c:	d063      	beq.n	8001736 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800166e:	4b65      	ldr	r3, [pc, #404]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	f003 030c 	and.w	r3, r3, #12
 8001676:	2b00      	cmp	r3, #0
 8001678:	d00b      	beq.n	8001692 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800167a:	4b62      	ldr	r3, [pc, #392]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001682:	2b08      	cmp	r3, #8
 8001684:	d11c      	bne.n	80016c0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001686:	4b5f      	ldr	r3, [pc, #380]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800168e:	2b00      	cmp	r3, #0
 8001690:	d116      	bne.n	80016c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001692:	4b5c      	ldr	r3, [pc, #368]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f003 0302 	and.w	r3, r3, #2
 800169a:	2b00      	cmp	r3, #0
 800169c:	d005      	beq.n	80016aa <HAL_RCC_OscConfig+0x152>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	68db      	ldr	r3, [r3, #12]
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d001      	beq.n	80016aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e18d      	b.n	80019c6 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016aa:	4956      	ldr	r1, [pc, #344]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 80016ac:	4b55      	ldr	r3, [pc, #340]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	691b      	ldr	r3, [r3, #16]
 80016b8:	00db      	lsls	r3, r3, #3
 80016ba:	4313      	orrs	r3, r2
 80016bc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016be:	e03a      	b.n	8001736 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d020      	beq.n	800170a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016c8:	4b4f      	ldr	r3, [pc, #316]	; (8001808 <HAL_RCC_OscConfig+0x2b0>)
 80016ca:	2201      	movs	r2, #1
 80016cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ce:	f7ff fc01 	bl	8000ed4 <HAL_GetTick>
 80016d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016d4:	e008      	b.n	80016e8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016d6:	f7ff fbfd 	bl	8000ed4 <HAL_GetTick>
 80016da:	4602      	mov	r2, r0
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d901      	bls.n	80016e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e16e      	b.n	80019c6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016e8:	4b46      	ldr	r3, [pc, #280]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 0302 	and.w	r3, r3, #2
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d0f0      	beq.n	80016d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016f4:	4943      	ldr	r1, [pc, #268]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 80016f6:	4b43      	ldr	r3, [pc, #268]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	691b      	ldr	r3, [r3, #16]
 8001702:	00db      	lsls	r3, r3, #3
 8001704:	4313      	orrs	r3, r2
 8001706:	600b      	str	r3, [r1, #0]
 8001708:	e015      	b.n	8001736 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800170a:	4b3f      	ldr	r3, [pc, #252]	; (8001808 <HAL_RCC_OscConfig+0x2b0>)
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001710:	f7ff fbe0 	bl	8000ed4 <HAL_GetTick>
 8001714:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001716:	e008      	b.n	800172a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001718:	f7ff fbdc 	bl	8000ed4 <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	2b02      	cmp	r3, #2
 8001724:	d901      	bls.n	800172a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e14d      	b.n	80019c6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800172a:	4b36      	ldr	r3, [pc, #216]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0302 	and.w	r3, r3, #2
 8001732:	2b00      	cmp	r3, #0
 8001734:	d1f0      	bne.n	8001718 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0308 	and.w	r3, r3, #8
 800173e:	2b00      	cmp	r3, #0
 8001740:	d030      	beq.n	80017a4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	695b      	ldr	r3, [r3, #20]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d016      	beq.n	8001778 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800174a:	4b30      	ldr	r3, [pc, #192]	; (800180c <HAL_RCC_OscConfig+0x2b4>)
 800174c:	2201      	movs	r2, #1
 800174e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001750:	f7ff fbc0 	bl	8000ed4 <HAL_GetTick>
 8001754:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001756:	e008      	b.n	800176a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001758:	f7ff fbbc 	bl	8000ed4 <HAL_GetTick>
 800175c:	4602      	mov	r2, r0
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	2b02      	cmp	r3, #2
 8001764:	d901      	bls.n	800176a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e12d      	b.n	80019c6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800176a:	4b26      	ldr	r3, [pc, #152]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 800176c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800176e:	f003 0302 	and.w	r3, r3, #2
 8001772:	2b00      	cmp	r3, #0
 8001774:	d0f0      	beq.n	8001758 <HAL_RCC_OscConfig+0x200>
 8001776:	e015      	b.n	80017a4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001778:	4b24      	ldr	r3, [pc, #144]	; (800180c <HAL_RCC_OscConfig+0x2b4>)
 800177a:	2200      	movs	r2, #0
 800177c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800177e:	f7ff fba9 	bl	8000ed4 <HAL_GetTick>
 8001782:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001784:	e008      	b.n	8001798 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001786:	f7ff fba5 	bl	8000ed4 <HAL_GetTick>
 800178a:	4602      	mov	r2, r0
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	1ad3      	subs	r3, r2, r3
 8001790:	2b02      	cmp	r3, #2
 8001792:	d901      	bls.n	8001798 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001794:	2303      	movs	r3, #3
 8001796:	e116      	b.n	80019c6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001798:	4b1a      	ldr	r3, [pc, #104]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 800179a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800179c:	f003 0302 	and.w	r3, r3, #2
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d1f0      	bne.n	8001786 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 0304 	and.w	r3, r3, #4
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	f000 80a0 	beq.w	80018f2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017b2:	2300      	movs	r3, #0
 80017b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017b6:	4b13      	ldr	r3, [pc, #76]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 80017b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d10f      	bne.n	80017e2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017c2:	2300      	movs	r3, #0
 80017c4:	60fb      	str	r3, [r7, #12]
 80017c6:	4a0f      	ldr	r2, [pc, #60]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 80017c8:	4b0e      	ldr	r3, [pc, #56]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 80017ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017d0:	6413      	str	r3, [r2, #64]	; 0x40
 80017d2:	4b0c      	ldr	r3, [pc, #48]	; (8001804 <HAL_RCC_OscConfig+0x2ac>)
 80017d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80017de:	2301      	movs	r3, #1
 80017e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017e2:	4b0b      	ldr	r3, [pc, #44]	; (8001810 <HAL_RCC_OscConfig+0x2b8>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d121      	bne.n	8001832 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017ee:	4a08      	ldr	r2, [pc, #32]	; (8001810 <HAL_RCC_OscConfig+0x2b8>)
 80017f0:	4b07      	ldr	r3, [pc, #28]	; (8001810 <HAL_RCC_OscConfig+0x2b8>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017fa:	f7ff fb6b 	bl	8000ed4 <HAL_GetTick>
 80017fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001800:	e011      	b.n	8001826 <HAL_RCC_OscConfig+0x2ce>
 8001802:	bf00      	nop
 8001804:	40023800 	.word	0x40023800
 8001808:	42470000 	.word	0x42470000
 800180c:	42470e80 	.word	0x42470e80
 8001810:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001814:	f7ff fb5e 	bl	8000ed4 <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	2b02      	cmp	r3, #2
 8001820:	d901      	bls.n	8001826 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e0cf      	b.n	80019c6 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001826:	4b6a      	ldr	r3, [pc, #424]	; (80019d0 <HAL_RCC_OscConfig+0x478>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800182e:	2b00      	cmp	r3, #0
 8001830:	d0f0      	beq.n	8001814 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	2b01      	cmp	r3, #1
 8001838:	d106      	bne.n	8001848 <HAL_RCC_OscConfig+0x2f0>
 800183a:	4a66      	ldr	r2, [pc, #408]	; (80019d4 <HAL_RCC_OscConfig+0x47c>)
 800183c:	4b65      	ldr	r3, [pc, #404]	; (80019d4 <HAL_RCC_OscConfig+0x47c>)
 800183e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001840:	f043 0301 	orr.w	r3, r3, #1
 8001844:	6713      	str	r3, [r2, #112]	; 0x70
 8001846:	e01c      	b.n	8001882 <HAL_RCC_OscConfig+0x32a>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	2b05      	cmp	r3, #5
 800184e:	d10c      	bne.n	800186a <HAL_RCC_OscConfig+0x312>
 8001850:	4a60      	ldr	r2, [pc, #384]	; (80019d4 <HAL_RCC_OscConfig+0x47c>)
 8001852:	4b60      	ldr	r3, [pc, #384]	; (80019d4 <HAL_RCC_OscConfig+0x47c>)
 8001854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001856:	f043 0304 	orr.w	r3, r3, #4
 800185a:	6713      	str	r3, [r2, #112]	; 0x70
 800185c:	4a5d      	ldr	r2, [pc, #372]	; (80019d4 <HAL_RCC_OscConfig+0x47c>)
 800185e:	4b5d      	ldr	r3, [pc, #372]	; (80019d4 <HAL_RCC_OscConfig+0x47c>)
 8001860:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001862:	f043 0301 	orr.w	r3, r3, #1
 8001866:	6713      	str	r3, [r2, #112]	; 0x70
 8001868:	e00b      	b.n	8001882 <HAL_RCC_OscConfig+0x32a>
 800186a:	4a5a      	ldr	r2, [pc, #360]	; (80019d4 <HAL_RCC_OscConfig+0x47c>)
 800186c:	4b59      	ldr	r3, [pc, #356]	; (80019d4 <HAL_RCC_OscConfig+0x47c>)
 800186e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001870:	f023 0301 	bic.w	r3, r3, #1
 8001874:	6713      	str	r3, [r2, #112]	; 0x70
 8001876:	4a57      	ldr	r2, [pc, #348]	; (80019d4 <HAL_RCC_OscConfig+0x47c>)
 8001878:	4b56      	ldr	r3, [pc, #344]	; (80019d4 <HAL_RCC_OscConfig+0x47c>)
 800187a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800187c:	f023 0304 	bic.w	r3, r3, #4
 8001880:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d015      	beq.n	80018b6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800188a:	f7ff fb23 	bl	8000ed4 <HAL_GetTick>
 800188e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001890:	e00a      	b.n	80018a8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001892:	f7ff fb1f 	bl	8000ed4 <HAL_GetTick>
 8001896:	4602      	mov	r2, r0
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	f241 3288 	movw	r2, #5000	; 0x1388
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d901      	bls.n	80018a8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80018a4:	2303      	movs	r3, #3
 80018a6:	e08e      	b.n	80019c6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018a8:	4b4a      	ldr	r3, [pc, #296]	; (80019d4 <HAL_RCC_OscConfig+0x47c>)
 80018aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018ac:	f003 0302 	and.w	r3, r3, #2
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d0ee      	beq.n	8001892 <HAL_RCC_OscConfig+0x33a>
 80018b4:	e014      	b.n	80018e0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018b6:	f7ff fb0d 	bl	8000ed4 <HAL_GetTick>
 80018ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018bc:	e00a      	b.n	80018d4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018be:	f7ff fb09 	bl	8000ed4 <HAL_GetTick>
 80018c2:	4602      	mov	r2, r0
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d901      	bls.n	80018d4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e078      	b.n	80019c6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018d4:	4b3f      	ldr	r3, [pc, #252]	; (80019d4 <HAL_RCC_OscConfig+0x47c>)
 80018d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018d8:	f003 0302 	and.w	r3, r3, #2
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d1ee      	bne.n	80018be <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018e0:	7dfb      	ldrb	r3, [r7, #23]
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d105      	bne.n	80018f2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018e6:	4a3b      	ldr	r2, [pc, #236]	; (80019d4 <HAL_RCC_OscConfig+0x47c>)
 80018e8:	4b3a      	ldr	r3, [pc, #232]	; (80019d4 <HAL_RCC_OscConfig+0x47c>)
 80018ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018f0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	699b      	ldr	r3, [r3, #24]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d064      	beq.n	80019c4 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80018fa:	4b36      	ldr	r3, [pc, #216]	; (80019d4 <HAL_RCC_OscConfig+0x47c>)
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	f003 030c 	and.w	r3, r3, #12
 8001902:	2b08      	cmp	r3, #8
 8001904:	d05c      	beq.n	80019c0 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	699b      	ldr	r3, [r3, #24]
 800190a:	2b02      	cmp	r3, #2
 800190c:	d141      	bne.n	8001992 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800190e:	4b32      	ldr	r3, [pc, #200]	; (80019d8 <HAL_RCC_OscConfig+0x480>)
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001914:	f7ff fade 	bl	8000ed4 <HAL_GetTick>
 8001918:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800191a:	e008      	b.n	800192e <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800191c:	f7ff fada 	bl	8000ed4 <HAL_GetTick>
 8001920:	4602      	mov	r2, r0
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	2b02      	cmp	r3, #2
 8001928:	d901      	bls.n	800192e <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 800192a:	2303      	movs	r3, #3
 800192c:	e04b      	b.n	80019c6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800192e:	4b29      	ldr	r3, [pc, #164]	; (80019d4 <HAL_RCC_OscConfig+0x47c>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001936:	2b00      	cmp	r3, #0
 8001938:	d1f0      	bne.n	800191c <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800193a:	4926      	ldr	r1, [pc, #152]	; (80019d4 <HAL_RCC_OscConfig+0x47c>)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	69da      	ldr	r2, [r3, #28]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6a1b      	ldr	r3, [r3, #32]
 8001944:	431a      	orrs	r2, r3
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800194a:	019b      	lsls	r3, r3, #6
 800194c:	431a      	orrs	r2, r3
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001952:	085b      	lsrs	r3, r3, #1
 8001954:	3b01      	subs	r3, #1
 8001956:	041b      	lsls	r3, r3, #16
 8001958:	431a      	orrs	r2, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800195e:	061b      	lsls	r3, r3, #24
 8001960:	4313      	orrs	r3, r2
 8001962:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001964:	4b1c      	ldr	r3, [pc, #112]	; (80019d8 <HAL_RCC_OscConfig+0x480>)
 8001966:	2201      	movs	r2, #1
 8001968:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800196a:	f7ff fab3 	bl	8000ed4 <HAL_GetTick>
 800196e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001970:	e008      	b.n	8001984 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001972:	f7ff faaf 	bl	8000ed4 <HAL_GetTick>
 8001976:	4602      	mov	r2, r0
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	2b02      	cmp	r3, #2
 800197e:	d901      	bls.n	8001984 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e020      	b.n	80019c6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001984:	4b13      	ldr	r3, [pc, #76]	; (80019d4 <HAL_RCC_OscConfig+0x47c>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800198c:	2b00      	cmp	r3, #0
 800198e:	d0f0      	beq.n	8001972 <HAL_RCC_OscConfig+0x41a>
 8001990:	e018      	b.n	80019c4 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001992:	4b11      	ldr	r3, [pc, #68]	; (80019d8 <HAL_RCC_OscConfig+0x480>)
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001998:	f7ff fa9c 	bl	8000ed4 <HAL_GetTick>
 800199c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800199e:	e008      	b.n	80019b2 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019a0:	f7ff fa98 	bl	8000ed4 <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d901      	bls.n	80019b2 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80019ae:	2303      	movs	r3, #3
 80019b0:	e009      	b.n	80019c6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019b2:	4b08      	ldr	r3, [pc, #32]	; (80019d4 <HAL_RCC_OscConfig+0x47c>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d1f0      	bne.n	80019a0 <HAL_RCC_OscConfig+0x448>
 80019be:	e001      	b.n	80019c4 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80019c0:	2301      	movs	r3, #1
 80019c2:	e000      	b.n	80019c6 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3718      	adds	r7, #24
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	40007000 	.word	0x40007000
 80019d4:	40023800 	.word	0x40023800
 80019d8:	42470060 	.word	0x42470060

080019dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d101      	bne.n	80019f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e0ca      	b.n	8001b86 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019f0:	4b67      	ldr	r3, [pc, #412]	; (8001b90 <HAL_RCC_ClockConfig+0x1b4>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 020f 	and.w	r2, r3, #15
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	429a      	cmp	r2, r3
 80019fc:	d20c      	bcs.n	8001a18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019fe:	4b64      	ldr	r3, [pc, #400]	; (8001b90 <HAL_RCC_ClockConfig+0x1b4>)
 8001a00:	683a      	ldr	r2, [r7, #0]
 8001a02:	b2d2      	uxtb	r2, r2
 8001a04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a06:	4b62      	ldr	r3, [pc, #392]	; (8001b90 <HAL_RCC_ClockConfig+0x1b4>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 020f 	and.w	r2, r3, #15
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d001      	beq.n	8001a18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	e0b6      	b.n	8001b86 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0302 	and.w	r3, r3, #2
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d020      	beq.n	8001a66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 0304 	and.w	r3, r3, #4
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d005      	beq.n	8001a3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a30:	4a58      	ldr	r2, [pc, #352]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001a32:	4b58      	ldr	r3, [pc, #352]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a3a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 0308 	and.w	r3, r3, #8
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d005      	beq.n	8001a54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a48:	4a52      	ldr	r2, [pc, #328]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001a4a:	4b52      	ldr	r3, [pc, #328]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a54:	494f      	ldr	r1, [pc, #316]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001a56:	4b4f      	ldr	r3, [pc, #316]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	4313      	orrs	r3, r2
 8001a64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d044      	beq.n	8001afc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d107      	bne.n	8001a8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a7a:	4b46      	ldr	r3, [pc, #280]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d119      	bne.n	8001aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e07d      	b.n	8001b86 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d003      	beq.n	8001a9a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a96:	2b03      	cmp	r3, #3
 8001a98:	d107      	bne.n	8001aaa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a9a:	4b3e      	ldr	r3, [pc, #248]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d109      	bne.n	8001aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e06d      	b.n	8001b86 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aaa:	4b3a      	ldr	r3, [pc, #232]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0302 	and.w	r3, r3, #2
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d101      	bne.n	8001aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e065      	b.n	8001b86 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001aba:	4936      	ldr	r1, [pc, #216]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001abc:	4b35      	ldr	r3, [pc, #212]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	f023 0203 	bic.w	r2, r3, #3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001acc:	f7ff fa02 	bl	8000ed4 <HAL_GetTick>
 8001ad0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ad2:	e00a      	b.n	8001aea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ad4:	f7ff f9fe 	bl	8000ed4 <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e04d      	b.n	8001b86 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aea:	4b2a      	ldr	r3, [pc, #168]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	f003 020c 	and.w	r2, r3, #12
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	429a      	cmp	r2, r3
 8001afa:	d1eb      	bne.n	8001ad4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001afc:	4b24      	ldr	r3, [pc, #144]	; (8001b90 <HAL_RCC_ClockConfig+0x1b4>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 020f 	and.w	r2, r3, #15
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d90c      	bls.n	8001b24 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b0a:	4b21      	ldr	r3, [pc, #132]	; (8001b90 <HAL_RCC_ClockConfig+0x1b4>)
 8001b0c:	683a      	ldr	r2, [r7, #0]
 8001b0e:	b2d2      	uxtb	r2, r2
 8001b10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b12:	4b1f      	ldr	r3, [pc, #124]	; (8001b90 <HAL_RCC_ClockConfig+0x1b4>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 020f 	and.w	r2, r3, #15
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d001      	beq.n	8001b24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b20:	2301      	movs	r3, #1
 8001b22:	e030      	b.n	8001b86 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f003 0304 	and.w	r3, r3, #4
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d008      	beq.n	8001b42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b30:	4918      	ldr	r1, [pc, #96]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001b32:	4b18      	ldr	r3, [pc, #96]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 0308 	and.w	r3, r3, #8
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d009      	beq.n	8001b62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b4e:	4911      	ldr	r1, [pc, #68]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001b50:	4b10      	ldr	r3, [pc, #64]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	691b      	ldr	r3, [r3, #16]
 8001b5c:	00db      	lsls	r3, r3, #3
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b62:	f000 f81d 	bl	8001ba0 <HAL_RCC_GetSysClockFreq>
 8001b66:	4601      	mov	r1, r0
 8001b68:	4b0a      	ldr	r3, [pc, #40]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	091b      	lsrs	r3, r3, #4
 8001b6e:	f003 030f 	and.w	r3, r3, #15
 8001b72:	4a09      	ldr	r2, [pc, #36]	; (8001b98 <HAL_RCC_ClockConfig+0x1bc>)
 8001b74:	5cd3      	ldrb	r3, [r2, r3]
 8001b76:	fa21 f303 	lsr.w	r3, r1, r3
 8001b7a:	4a08      	ldr	r2, [pc, #32]	; (8001b9c <HAL_RCC_ClockConfig+0x1c0>)
 8001b7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8001b7e:	2000      	movs	r0, #0
 8001b80:	f7ff f964 	bl	8000e4c <HAL_InitTick>

  return HAL_OK;
 8001b84:	2300      	movs	r3, #0
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3710      	adds	r7, #16
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	40023c00 	.word	0x40023c00
 8001b94:	40023800 	.word	0x40023800
 8001b98:	08005fe4 	.word	0x08005fe4
 8001b9c:	20000008 	.word	0x20000008

08001ba0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ba4:	b08f      	sub	sp, #60	; 0x3c
 8001ba6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001bac:	2300      	movs	r3, #0
 8001bae:	637b      	str	r3, [r7, #52]	; 0x34
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bb8:	4b62      	ldr	r3, [pc, #392]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	f003 030c 	and.w	r3, r3, #12
 8001bc0:	2b04      	cmp	r3, #4
 8001bc2:	d007      	beq.n	8001bd4 <HAL_RCC_GetSysClockFreq+0x34>
 8001bc4:	2b08      	cmp	r3, #8
 8001bc6:	d008      	beq.n	8001bda <HAL_RCC_GetSysClockFreq+0x3a>
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	f040 80b2 	bne.w	8001d32 <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001bce:	4b5e      	ldr	r3, [pc, #376]	; (8001d48 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001bd0:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 8001bd2:	e0b1      	b.n	8001d38 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001bd4:	4b5d      	ldr	r3, [pc, #372]	; (8001d4c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001bd6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001bd8:	e0ae      	b.n	8001d38 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bda:	4b5a      	ldr	r3, [pc, #360]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001be2:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001be4:	4b57      	ldr	r3, [pc, #348]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d04e      	beq.n	8001c8e <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bf0:	4b54      	ldr	r3, [pc, #336]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	099b      	lsrs	r3, r3, #6
 8001bf6:	f04f 0400 	mov.w	r4, #0
 8001bfa:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001bfe:	f04f 0200 	mov.w	r2, #0
 8001c02:	ea01 0103 	and.w	r1, r1, r3
 8001c06:	ea02 0204 	and.w	r2, r2, r4
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	4614      	mov	r4, r2
 8001c0e:	0160      	lsls	r0, r4, #5
 8001c10:	6278      	str	r0, [r7, #36]	; 0x24
 8001c12:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001c14:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8001c18:	6278      	str	r0, [r7, #36]	; 0x24
 8001c1a:	015b      	lsls	r3, r3, #5
 8001c1c:	623b      	str	r3, [r7, #32]
 8001c1e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8001c22:	1a5b      	subs	r3, r3, r1
 8001c24:	eb64 0402 	sbc.w	r4, r4, r2
 8001c28:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8001c2c:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8001c30:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8001c34:	ebb8 0803 	subs.w	r8, r8, r3
 8001c38:	eb69 0904 	sbc.w	r9, r9, r4
 8001c3c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c40:	61fb      	str	r3, [r7, #28]
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c48:	61fb      	str	r3, [r7, #28]
 8001c4a:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8001c4e:	61bb      	str	r3, [r7, #24]
 8001c50:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001c54:	eb18 0801 	adds.w	r8, r8, r1
 8001c58:	eb49 0902 	adc.w	r9, r9, r2
 8001c5c:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8001c60:	617b      	str	r3, [r7, #20]
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8001c68:	617b      	str	r3, [r7, #20]
 8001c6a:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8001c6e:	613b      	str	r3, [r7, #16]
 8001c70:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001c74:	4640      	mov	r0, r8
 8001c76:	4649      	mov	r1, r9
 8001c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c7a:	f04f 0400 	mov.w	r4, #0
 8001c7e:	461a      	mov	r2, r3
 8001c80:	4623      	mov	r3, r4
 8001c82:	f7fe ff39 	bl	8000af8 <__aeabi_uldivmod>
 8001c86:	4603      	mov	r3, r0
 8001c88:	460c      	mov	r4, r1
 8001c8a:	637b      	str	r3, [r7, #52]	; 0x34
 8001c8c:	e043      	b.n	8001d16 <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c8e:	4b2d      	ldr	r3, [pc, #180]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	099b      	lsrs	r3, r3, #6
 8001c94:	f04f 0400 	mov.w	r4, #0
 8001c98:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001c9c:	f04f 0200 	mov.w	r2, #0
 8001ca0:	ea01 0103 	and.w	r1, r1, r3
 8001ca4:	ea02 0204 	and.w	r2, r2, r4
 8001ca8:	460b      	mov	r3, r1
 8001caa:	4614      	mov	r4, r2
 8001cac:	0160      	lsls	r0, r4, #5
 8001cae:	60f8      	str	r0, [r7, #12]
 8001cb0:	68f8      	ldr	r0, [r7, #12]
 8001cb2:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	015b      	lsls	r3, r3, #5
 8001cba:	60bb      	str	r3, [r7, #8]
 8001cbc:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001cc0:	1a5b      	subs	r3, r3, r1
 8001cc2:	eb64 0402 	sbc.w	r4, r4, r2
 8001cc6:	01a6      	lsls	r6, r4, #6
 8001cc8:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8001ccc:	019d      	lsls	r5, r3, #6
 8001cce:	1aed      	subs	r5, r5, r3
 8001cd0:	eb66 0604 	sbc.w	r6, r6, r4
 8001cd4:	00f3      	lsls	r3, r6, #3
 8001cd6:	607b      	str	r3, [r7, #4]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8001cde:	607b      	str	r3, [r7, #4]
 8001ce0:	00eb      	lsls	r3, r5, #3
 8001ce2:	603b      	str	r3, [r7, #0]
 8001ce4:	e897 0060 	ldmia.w	r7, {r5, r6}
 8001ce8:	186d      	adds	r5, r5, r1
 8001cea:	eb46 0602 	adc.w	r6, r6, r2
 8001cee:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8001cf2:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8001cf6:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 8001cfa:	4655      	mov	r5, sl
 8001cfc:	465e      	mov	r6, fp
 8001cfe:	4628      	mov	r0, r5
 8001d00:	4631      	mov	r1, r6
 8001d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d04:	f04f 0400 	mov.w	r4, #0
 8001d08:	461a      	mov	r2, r3
 8001d0a:	4623      	mov	r3, r4
 8001d0c:	f7fe fef4 	bl	8000af8 <__aeabi_uldivmod>
 8001d10:	4603      	mov	r3, r0
 8001d12:	460c      	mov	r4, r1
 8001d14:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d16:	4b0b      	ldr	r3, [pc, #44]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	0c1b      	lsrs	r3, r3, #16
 8001d1c:	f003 0303 	and.w	r3, r3, #3
 8001d20:	3301      	adds	r3, #1
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 8001d26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d2e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001d30:	e002      	b.n	8001d38 <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d32:	4b05      	ldr	r3, [pc, #20]	; (8001d48 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001d34:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001d36:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	373c      	adds	r7, #60	; 0x3c
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d44:	40023800 	.word	0x40023800
 8001d48:	00f42400 	.word	0x00f42400
 8001d4c:	007a1200 	.word	0x007a1200

08001d50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d54:	4b03      	ldr	r3, [pc, #12]	; (8001d64 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d56:	681b      	ldr	r3, [r3, #0]
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	20000008 	.word	0x20000008

08001d68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d6c:	f7ff fff0 	bl	8001d50 <HAL_RCC_GetHCLKFreq>
 8001d70:	4601      	mov	r1, r0
 8001d72:	4b05      	ldr	r3, [pc, #20]	; (8001d88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	0a9b      	lsrs	r3, r3, #10
 8001d78:	f003 0307 	and.w	r3, r3, #7
 8001d7c:	4a03      	ldr	r2, [pc, #12]	; (8001d8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d7e:	5cd3      	ldrb	r3, [r2, r3]
 8001d80:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	40023800 	.word	0x40023800
 8001d8c:	08005ff4 	.word	0x08005ff4

08001d90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d94:	f7ff ffdc 	bl	8001d50 <HAL_RCC_GetHCLKFreq>
 8001d98:	4601      	mov	r1, r0
 8001d9a:	4b05      	ldr	r3, [pc, #20]	; (8001db0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	0b5b      	lsrs	r3, r3, #13
 8001da0:	f003 0307 	and.w	r3, r3, #7
 8001da4:	4a03      	ldr	r2, [pc, #12]	; (8001db4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001da6:	5cd3      	ldrb	r3, [r2, r3]
 8001da8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	40023800 	.word	0x40023800
 8001db4:	08005ff4 	.word	0x08005ff4

08001db8 <HAL_TIM_Base_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d101      	bne.n	8001dca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e01d      	b.n	8001e06 <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d106      	bne.n	8001de4 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	f002 fab6 	bl	8004350 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2202      	movs	r2, #2
 8001de8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	3304      	adds	r3, #4
 8001df4:	4619      	mov	r1, r3
 8001df6:	4610      	mov	r0, r2
 8001df8:	f000 f954 	bl	80020a4 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2201      	movs	r2, #1
 8001e00:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8001e04:	2300      	movs	r3, #0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <HAL_TIM_Base_Start_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	b083      	sub	sp, #12
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	6812      	ldr	r2, [r2, #0]
 8001e1e:	68d2      	ldr	r2, [r2, #12]
 8001e20:	f042 0201 	orr.w	r2, r2, #1
 8001e24:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	6812      	ldr	r2, [r2, #0]
 8001e2e:	6812      	ldr	r2, [r2, #0]
 8001e30:	f042 0201 	orr.w	r2, r2, #1
 8001e34:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8001e36:	2300      	movs	r3, #0
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <HAL_TIM_IRQHandler>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	691b      	ldr	r3, [r3, #16]
 8001e52:	f003 0302 	and.w	r3, r3, #2
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	d122      	bne.n	8001ea0 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	68db      	ldr	r3, [r3, #12]
 8001e60:	f003 0302 	and.w	r3, r3, #2
 8001e64:	2b02      	cmp	r3, #2
 8001e66:	d11b      	bne.n	8001ea0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f06f 0202 	mvn.w	r2, #2
 8001e70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2201      	movs	r2, #1
 8001e76:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	699b      	ldr	r3, [r3, #24]
 8001e7e:	f003 0303 	and.w	r3, r3, #3
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d003      	beq.n	8001e8e <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f000 f8ee 	bl	8002068 <HAL_TIM_IC_CaptureCallback>
 8001e8c:	e005      	b.n	8001e9a <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f000 f8e0 	bl	8002054 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f000 f8f1 	bl	800207c <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	691b      	ldr	r3, [r3, #16]
 8001ea6:	f003 0304 	and.w	r3, r3, #4
 8001eaa:	2b04      	cmp	r3, #4
 8001eac:	d122      	bne.n	8001ef4 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	f003 0304 	and.w	r3, r3, #4
 8001eb8:	2b04      	cmp	r3, #4
 8001eba:	d11b      	bne.n	8001ef4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f06f 0204 	mvn.w	r2, #4
 8001ec4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2202      	movs	r2, #2
 8001eca:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	699b      	ldr	r3, [r3, #24]
 8001ed2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d003      	beq.n	8001ee2 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f000 f8c4 	bl	8002068 <HAL_TIM_IC_CaptureCallback>
 8001ee0:	e005      	b.n	8001eee <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f000 f8b6 	bl	8002054 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f000 f8c7 	bl	800207c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	691b      	ldr	r3, [r3, #16]
 8001efa:	f003 0308 	and.w	r3, r3, #8
 8001efe:	2b08      	cmp	r3, #8
 8001f00:	d122      	bne.n	8001f48 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	f003 0308 	and.w	r3, r3, #8
 8001f0c:	2b08      	cmp	r3, #8
 8001f0e:	d11b      	bne.n	8001f48 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f06f 0208 	mvn.w	r2, #8
 8001f18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2204      	movs	r2, #4
 8001f1e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	69db      	ldr	r3, [r3, #28]
 8001f26:	f003 0303 	and.w	r3, r3, #3
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d003      	beq.n	8001f36 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f000 f89a 	bl	8002068 <HAL_TIM_IC_CaptureCallback>
 8001f34:	e005      	b.n	8001f42 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f36:	6878      	ldr	r0, [r7, #4]
 8001f38:	f000 f88c 	bl	8002054 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	f000 f89d 	bl	800207c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2200      	movs	r2, #0
 8001f46:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	f003 0310 	and.w	r3, r3, #16
 8001f52:	2b10      	cmp	r3, #16
 8001f54:	d122      	bne.n	8001f9c <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	f003 0310 	and.w	r3, r3, #16
 8001f60:	2b10      	cmp	r3, #16
 8001f62:	d11b      	bne.n	8001f9c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f06f 0210 	mvn.w	r2, #16
 8001f6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2208      	movs	r2, #8
 8001f72:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	69db      	ldr	r3, [r3, #28]
 8001f7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d003      	beq.n	8001f8a <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f000 f870 	bl	8002068 <HAL_TIM_IC_CaptureCallback>
 8001f88:	e005      	b.n	8001f96 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	f000 f862 	bl	8002054 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f000 f873 	bl	800207c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	f003 0301 	and.w	r3, r3, #1
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d10e      	bne.n	8001fc8 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	f003 0301 	and.w	r3, r3, #1
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d107      	bne.n	8001fc8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f06f 0201 	mvn.w	r2, #1
 8001fc0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f002 f85a 	bl	800407c <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	691b      	ldr	r3, [r3, #16]
 8001fce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fd2:	2b80      	cmp	r3, #128	; 0x80
 8001fd4:	d10e      	bne.n	8001ff4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fe0:	2b80      	cmp	r3, #128	; 0x80
 8001fe2:	d107      	bne.n	8001ff4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001fec:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f000 f951 	bl	8002296 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	691b      	ldr	r3, [r3, #16]
 8001ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ffe:	2b40      	cmp	r3, #64	; 0x40
 8002000:	d10e      	bne.n	8002020 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800200c:	2b40      	cmp	r3, #64	; 0x40
 800200e:	d107      	bne.n	8002020 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002018:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f000 f838 	bl	8002090 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	691b      	ldr	r3, [r3, #16]
 8002026:	f003 0320 	and.w	r3, r3, #32
 800202a:	2b20      	cmp	r3, #32
 800202c:	d10e      	bne.n	800204c <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	68db      	ldr	r3, [r3, #12]
 8002034:	f003 0320 	and.w	r3, r3, #32
 8002038:	2b20      	cmp	r3, #32
 800203a:	d107      	bne.n	800204c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f06f 0220 	mvn.w	r2, #32
 8002044:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f000 f91b 	bl	8002282 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 800204c:	bf00      	nop
 800204e:	3708      	adds	r7, #8
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}

08002054 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800205c:	bf00      	nop
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002070:	bf00      	nop
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002084:	bf00      	nop
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002098:	bf00      	nop
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80020ae:	2300      	movs	r3, #0
 80020b0:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4a44      	ldr	r2, [pc, #272]	; (80021cc <TIM_Base_SetConfig+0x128>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d013      	beq.n	80020e8 <TIM_Base_SetConfig+0x44>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020c6:	d00f      	beq.n	80020e8 <TIM_Base_SetConfig+0x44>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	4a41      	ldr	r2, [pc, #260]	; (80021d0 <TIM_Base_SetConfig+0x12c>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d00b      	beq.n	80020e8 <TIM_Base_SetConfig+0x44>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	4a40      	ldr	r2, [pc, #256]	; (80021d4 <TIM_Base_SetConfig+0x130>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d007      	beq.n	80020e8 <TIM_Base_SetConfig+0x44>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4a3f      	ldr	r2, [pc, #252]	; (80021d8 <TIM_Base_SetConfig+0x134>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d003      	beq.n	80020e8 <TIM_Base_SetConfig+0x44>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	4a3e      	ldr	r2, [pc, #248]	; (80021dc <TIM_Base_SetConfig+0x138>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d101      	bne.n	80020ec <TIM_Base_SetConfig+0x48>
 80020e8:	2301      	movs	r3, #1
 80020ea:	e000      	b.n	80020ee <TIM_Base_SetConfig+0x4a>
 80020ec:	2300      	movs	r3, #0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d008      	beq.n	8002104 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	68fa      	ldr	r2, [r7, #12]
 8002100:	4313      	orrs	r3, r2
 8002102:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4a31      	ldr	r2, [pc, #196]	; (80021cc <TIM_Base_SetConfig+0x128>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d02b      	beq.n	8002164 <TIM_Base_SetConfig+0xc0>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002112:	d027      	beq.n	8002164 <TIM_Base_SetConfig+0xc0>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4a2e      	ldr	r2, [pc, #184]	; (80021d0 <TIM_Base_SetConfig+0x12c>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d023      	beq.n	8002164 <TIM_Base_SetConfig+0xc0>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	4a2d      	ldr	r2, [pc, #180]	; (80021d4 <TIM_Base_SetConfig+0x130>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d01f      	beq.n	8002164 <TIM_Base_SetConfig+0xc0>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	4a2c      	ldr	r2, [pc, #176]	; (80021d8 <TIM_Base_SetConfig+0x134>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d01b      	beq.n	8002164 <TIM_Base_SetConfig+0xc0>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	4a2b      	ldr	r2, [pc, #172]	; (80021dc <TIM_Base_SetConfig+0x138>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d017      	beq.n	8002164 <TIM_Base_SetConfig+0xc0>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	4a2a      	ldr	r2, [pc, #168]	; (80021e0 <TIM_Base_SetConfig+0x13c>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d013      	beq.n	8002164 <TIM_Base_SetConfig+0xc0>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	4a29      	ldr	r2, [pc, #164]	; (80021e4 <TIM_Base_SetConfig+0x140>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d00f      	beq.n	8002164 <TIM_Base_SetConfig+0xc0>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	4a28      	ldr	r2, [pc, #160]	; (80021e8 <TIM_Base_SetConfig+0x144>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d00b      	beq.n	8002164 <TIM_Base_SetConfig+0xc0>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	4a27      	ldr	r2, [pc, #156]	; (80021ec <TIM_Base_SetConfig+0x148>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d007      	beq.n	8002164 <TIM_Base_SetConfig+0xc0>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	4a26      	ldr	r2, [pc, #152]	; (80021f0 <TIM_Base_SetConfig+0x14c>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d003      	beq.n	8002164 <TIM_Base_SetConfig+0xc0>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4a25      	ldr	r2, [pc, #148]	; (80021f4 <TIM_Base_SetConfig+0x150>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d101      	bne.n	8002168 <TIM_Base_SetConfig+0xc4>
 8002164:	2301      	movs	r3, #1
 8002166:	e000      	b.n	800216a <TIM_Base_SetConfig+0xc6>
 8002168:	2300      	movs	r3, #0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d008      	beq.n	8002180 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002174:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	68db      	ldr	r3, [r3, #12]
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	4313      	orrs	r3, r2
 800217e:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	68fa      	ldr	r2, [r7, #12]
 8002184:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	689a      	ldr	r2, [r3, #8]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a0c      	ldr	r2, [pc, #48]	; (80021cc <TIM_Base_SetConfig+0x128>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d003      	beq.n	80021a6 <TIM_Base_SetConfig+0x102>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a0e      	ldr	r2, [pc, #56]	; (80021dc <TIM_Base_SetConfig+0x138>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d101      	bne.n	80021aa <TIM_Base_SetConfig+0x106>
 80021a6:	2301      	movs	r3, #1
 80021a8:	e000      	b.n	80021ac <TIM_Base_SetConfig+0x108>
 80021aa:	2300      	movs	r3, #0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d003      	beq.n	80021b8 <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	691a      	ldr	r2, [r3, #16]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2201      	movs	r2, #1
 80021bc:	615a      	str	r2, [r3, #20]
}
 80021be:	bf00      	nop
 80021c0:	3714      	adds	r7, #20
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	40010000 	.word	0x40010000
 80021d0:	40000400 	.word	0x40000400
 80021d4:	40000800 	.word	0x40000800
 80021d8:	40000c00 	.word	0x40000c00
 80021dc:	40010400 	.word	0x40010400
 80021e0:	40014000 	.word	0x40014000
 80021e4:	40014400 	.word	0x40014400
 80021e8:	40014800 	.word	0x40014800
 80021ec:	40001800 	.word	0x40001800
 80021f0:	40001c00 	.word	0x40001c00
 80021f4:	40002000 	.word	0x40002000

080021f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002208:	2b01      	cmp	r3, #1
 800220a:	d101      	bne.n	8002210 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800220c:	2302      	movs	r3, #2
 800220e:	e032      	b.n	8002276 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2201      	movs	r2, #1
 8002214:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2202      	movs	r2, #2
 800221c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	6812      	ldr	r2, [r2, #0]
 8002228:	6852      	ldr	r2, [r2, #4]
 800222a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800222e:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	687a      	ldr	r2, [r7, #4]
 8002236:	6812      	ldr	r2, [r2, #0]
 8002238:	6851      	ldr	r1, [r2, #4]
 800223a:	683a      	ldr	r2, [r7, #0]
 800223c:	6812      	ldr	r2, [r2, #0]
 800223e:	430a      	orrs	r2, r1
 8002240:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	6812      	ldr	r2, [r2, #0]
 800224a:	6892      	ldr	r2, [r2, #8]
 800224c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002250:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	6812      	ldr	r2, [r2, #0]
 800225a:	6891      	ldr	r1, [r2, #8]
 800225c:	683a      	ldr	r2, [r7, #0]
 800225e:	6852      	ldr	r2, [r2, #4]
 8002260:	430a      	orrs	r2, r1
 8002262:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2201      	movs	r2, #1
 8002268:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8002274:	2300      	movs	r3, #0
} 
 8002276:	4618      	mov	r0, r3
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr

08002282 <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8002282:	b480      	push	{r7}
 8002284:	b083      	sub	sp, #12
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 800228a:	bf00      	nop
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr

08002296 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002296:	b480      	push	{r7}
 8002298:	b083      	sub	sp, #12
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800229e:	bf00      	nop
 80022a0:	370c      	adds	r7, #12
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr

080022aa <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b082      	sub	sp, #8
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d101      	bne.n	80022bc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e03f      	b.n	800233c <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d106      	bne.n	80022d6 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80022d0:	6878      	ldr	r0, [r7, #4]
 80022d2:	f002 f88d 	bl	80043f0 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2224      	movs	r2, #36	; 0x24
 80022da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	6812      	ldr	r2, [r2, #0]
 80022e6:	68d2      	ldr	r2, [r2, #12]
 80022e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80022ec:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f000 fb80 	bl	80029f4 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	687a      	ldr	r2, [r7, #4]
 80022fa:	6812      	ldr	r2, [r2, #0]
 80022fc:	6912      	ldr	r2, [r2, #16]
 80022fe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002302:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	6812      	ldr	r2, [r2, #0]
 800230c:	6952      	ldr	r2, [r2, #20]
 800230e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002312:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	687a      	ldr	r2, [r7, #4]
 800231a:	6812      	ldr	r2, [r2, #0]
 800231c:	68d2      	ldr	r2, [r2, #12]
 800231e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002322:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2200      	movs	r2, #0
 8002328:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2220      	movs	r2, #32
 800232e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2220      	movs	r2, #32
 8002336:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800233a:	2300      	movs	r3, #0
}
 800233c:	4618      	mov	r0, r3
 800233e:	3708      	adds	r7, #8
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}

08002344 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b088      	sub	sp, #32
 8002348:	af02      	add	r7, sp, #8
 800234a:	60f8      	str	r0, [r7, #12]
 800234c:	60b9      	str	r1, [r7, #8]
 800234e:	603b      	str	r3, [r7, #0]
 8002350:	4613      	mov	r3, r2
 8002352:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8002354:	2300      	movs	r3, #0
 8002356:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800235e:	b2db      	uxtb	r3, r3
 8002360:	2b20      	cmp	r3, #32
 8002362:	f040 8082 	bne.w	800246a <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL ) || (Size == 0)) 
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d002      	beq.n	8002372 <HAL_UART_Transmit+0x2e>
 800236c:	88fb      	ldrh	r3, [r7, #6]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d101      	bne.n	8002376 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e07a      	b.n	800246c <HAL_UART_Transmit+0x128>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800237c:	2b01      	cmp	r3, #1
 800237e:	d101      	bne.n	8002384 <HAL_UART_Transmit+0x40>
 8002380:	2302      	movs	r3, #2
 8002382:	e073      	b.n	800246c <HAL_UART_Transmit+0x128>
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2201      	movs	r2, #1
 8002388:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	2200      	movs	r2, #0
 8002390:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2221      	movs	r2, #33	; 0x21
 8002396:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800239a:	f7fe fd9b 	bl	8000ed4 <HAL_GetTick>
 800239e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	88fa      	ldrh	r2, [r7, #6]
 80023a4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	88fa      	ldrh	r2, [r7, #6]
 80023aa:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80023ac:	e041      	b.n	8002432 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80023b2:	b29b      	uxth	r3, r3
 80023b4:	3b01      	subs	r3, #1
 80023b6:	b29a      	uxth	r2, r3
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023c4:	d121      	bne.n	800240a <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	9300      	str	r3, [sp, #0]
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	2200      	movs	r2, #0
 80023ce:	2180      	movs	r1, #128	; 0x80
 80023d0:	68f8      	ldr	r0, [r7, #12]
 80023d2:	f000 f9ad 	bl	8002730 <UART_WaitOnFlagUntilTimeout>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <HAL_UART_Transmit+0x9c>
        { 
          return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e045      	b.n	800246c <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	693a      	ldr	r2, [r7, #16]
 80023ea:	8812      	ldrh	r2, [r2, #0]
 80023ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80023f0:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	691b      	ldr	r3, [r3, #16]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d103      	bne.n	8002402 <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	3302      	adds	r3, #2
 80023fe:	60bb      	str	r3, [r7, #8]
 8002400:	e017      	b.n	8002432 <HAL_UART_Transmit+0xee>
        }
        else
        { 
          pData +=1U;
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	3301      	adds	r3, #1
 8002406:	60bb      	str	r3, [r7, #8]
 8002408:	e013      	b.n	8002432 <HAL_UART_Transmit+0xee>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	9300      	str	r3, [sp, #0]
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	2200      	movs	r2, #0
 8002412:	2180      	movs	r1, #128	; 0x80
 8002414:	68f8      	ldr	r0, [r7, #12]
 8002416:	f000 f98b 	bl	8002730 <UART_WaitOnFlagUntilTimeout>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 8002420:	2303      	movs	r3, #3
 8002422:	e023      	b.n	800246c <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	1c59      	adds	r1, r3, #1
 800242c:	60b9      	str	r1, [r7, #8]
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002436:	b29b      	uxth	r3, r3
 8002438:	2b00      	cmp	r3, #0
 800243a:	d1b8      	bne.n	80023ae <HAL_UART_Transmit+0x6a>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	9300      	str	r3, [sp, #0]
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	2200      	movs	r2, #0
 8002444:	2140      	movs	r1, #64	; 0x40
 8002446:	68f8      	ldr	r0, [r7, #12]
 8002448:	f000 f972 	bl	8002730 <UART_WaitOnFlagUntilTimeout>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <HAL_UART_Transmit+0x112>
    { 
      return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e00a      	b.n	800246c <HAL_UART_Transmit+0x128>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	2220      	movs	r2, #32
 800245a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2200      	movs	r2, #0
 8002462:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 8002466:	2300      	movs	r3, #0
 8002468:	e000      	b.n	800246c <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 800246a:	2302      	movs	r3, #2
  }
}
 800246c:	4618      	mov	r0, r3
 800246e:	3718      	adds	r7, #24
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}

08002474 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
 800247a:	60f8      	str	r0, [r7, #12]
 800247c:	60b9      	str	r1, [r7, #8]
 800247e:	4613      	mov	r3, r2
 8002480:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002488:	b2db      	uxtb	r3, r3
 800248a:	2b20      	cmp	r3, #32
 800248c:	d138      	bne.n	8002500 <HAL_UART_Receive_IT+0x8c>
  {
    if((pData == NULL ) || (Size == 0)) 
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d002      	beq.n	800249a <HAL_UART_Receive_IT+0x26>
 8002494:	88fb      	ldrh	r3, [r7, #6]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d101      	bne.n	800249e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e031      	b.n	8002502 <HAL_UART_Receive_IT+0x8e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	d101      	bne.n	80024ac <HAL_UART_Receive_IT+0x38>
 80024a8:	2302      	movs	r3, #2
 80024aa:	e02a      	b.n	8002502 <HAL_UART_Receive_IT+0x8e>
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2201      	movs	r2, #1
 80024b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	68ba      	ldr	r2, [r7, #8]
 80024b8:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	88fa      	ldrh	r2, [r7, #6]
 80024be:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	88fa      	ldrh	r2, [r7, #6]
 80024c4:	85da      	strh	r2, [r3, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2200      	movs	r2, #0
 80024ca:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2222      	movs	r2, #34	; 0x22
 80024d0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2200      	movs	r2, #0
 80024d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	68fa      	ldr	r2, [r7, #12]
 80024e2:	6812      	ldr	r2, [r2, #0]
 80024e4:	6952      	ldr	r2, [r2, #20]
 80024e6:	f042 0201 	orr.w	r2, r2, #1
 80024ea:	615a      	str	r2, [r3, #20]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	68fa      	ldr	r2, [r7, #12]
 80024f2:	6812      	ldr	r2, [r2, #0]
 80024f4:	68d2      	ldr	r2, [r2, #12]
 80024f6:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80024fa:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 80024fc:	2300      	movs	r3, #0
 80024fe:	e000      	b.n	8002502 <HAL_UART_Receive_IT+0x8e>
  }
  else
  {
    return HAL_BUSY; 
 8002500:	2302      	movs	r3, #2
  }
}
 8002502:	4618      	mov	r0, r3
 8002504:	3714      	adds	r7, #20
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
	...

08002510 <HAL_UART_IRQHandler>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b088      	sub	sp, #32
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	695b      	ldr	r3, [r3, #20]
 800252e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8002530:	2300      	movs	r3, #0
 8002532:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8002534:	2300      	movs	r3, #0
 8002536:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	f003 030f 	and.w	r3, r3, #15
 800253e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d10d      	bne.n	8002562 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	f003 0320 	and.w	r3, r3, #32
 800254c:	2b00      	cmp	r3, #0
 800254e:	d008      	beq.n	8002562 <HAL_UART_IRQHandler+0x52>
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	f003 0320 	and.w	r3, r3, #32
 8002556:	2b00      	cmp	r3, #0
 8002558:	d003      	beq.n	8002562 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f000 f9d1 	bl	8002902 <UART_Receive_IT>
      return;
 8002560:	e0cc      	b.n	80026fc <HAL_UART_IRQHandler+0x1ec>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	2b00      	cmp	r3, #0
 8002566:	f000 80ab 	beq.w	80026c0 <HAL_UART_IRQHandler+0x1b0>
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	f003 0301 	and.w	r3, r3, #1
 8002570:	2b00      	cmp	r3, #0
 8002572:	d105      	bne.n	8002580 <HAL_UART_IRQHandler+0x70>
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800257a:	2b00      	cmp	r3, #0
 800257c:	f000 80a0 	beq.w	80026c0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	2b00      	cmp	r3, #0
 8002588:	d00a      	beq.n	80025a0 <HAL_UART_IRQHandler+0x90>
 800258a:	69bb      	ldr	r3, [r7, #24]
 800258c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002590:	2b00      	cmp	r3, #0
 8002592:	d005      	beq.n	80025a0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002598:	f043 0201 	orr.w	r2, r3, #1
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80025a0:	69fb      	ldr	r3, [r7, #28]
 80025a2:	f003 0304 	and.w	r3, r3, #4
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d00a      	beq.n	80025c0 <HAL_UART_IRQHandler+0xb0>
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	f003 0301 	and.w	r3, r3, #1
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d005      	beq.n	80025c0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025b8:	f043 0202 	orr.w	r2, r3, #2
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d00a      	beq.n	80025e0 <HAL_UART_IRQHandler+0xd0>
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	f003 0301 	and.w	r3, r3, #1
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d005      	beq.n	80025e0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025d8:	f043 0204 	orr.w	r2, r3, #4
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	f003 0308 	and.w	r3, r3, #8
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d00a      	beq.n	8002600 <HAL_UART_IRQHandler+0xf0>
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	f003 0301 	and.w	r3, r3, #1
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d005      	beq.n	8002600 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025f8:	f043 0208 	orr.w	r2, r3, #8
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002604:	2b00      	cmp	r3, #0
 8002606:	d078      	beq.n	80026fa <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002608:	69fb      	ldr	r3, [r7, #28]
 800260a:	f003 0320 	and.w	r3, r3, #32
 800260e:	2b00      	cmp	r3, #0
 8002610:	d007      	beq.n	8002622 <HAL_UART_IRQHandler+0x112>
 8002612:	69bb      	ldr	r3, [r7, #24]
 8002614:	f003 0320 	and.w	r3, r3, #32
 8002618:	2b00      	cmp	r3, #0
 800261a:	d002      	beq.n	8002622 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f000 f970 	bl	8002902 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	695b      	ldr	r3, [r3, #20]
 8002628:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800262c:	2b00      	cmp	r3, #0
 800262e:	bf14      	ite	ne
 8002630:	2301      	movne	r3, #1
 8002632:	2300      	moveq	r3, #0
 8002634:	b2db      	uxtb	r3, r3
 8002636:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800263c:	f003 0308 	and.w	r3, r3, #8
 8002640:	2b00      	cmp	r3, #0
 8002642:	d102      	bne.n	800264a <HAL_UART_IRQHandler+0x13a>
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d031      	beq.n	80026ae <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f000 f8ba 	bl	80027c4 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	695b      	ldr	r3, [r3, #20]
 8002656:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800265a:	2b00      	cmp	r3, #0
 800265c:	d023      	beq.n	80026a6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	6812      	ldr	r2, [r2, #0]
 8002666:	6952      	ldr	r2, [r2, #20]
 8002668:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800266c:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002672:	2b00      	cmp	r3, #0
 8002674:	d013      	beq.n	800269e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800267a:	4a22      	ldr	r2, [pc, #136]	; (8002704 <HAL_UART_IRQHandler+0x1f4>)
 800267c:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002682:	4618      	mov	r0, r3
 8002684:	f7fe fd67 	bl	8001156 <HAL_DMA_Abort_IT>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d016      	beq.n	80026bc <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002692:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002694:	687a      	ldr	r2, [r7, #4]
 8002696:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002698:	4610      	mov	r0, r2
 800269a:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800269c:	e00e      	b.n	80026bc <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f000 f83c 	bl	800271c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026a4:	e00a      	b.n	80026bc <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f000 f838 	bl	800271c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026ac:	e006      	b.n	80026bc <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f000 f834 	bl	800271c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2200      	movs	r2, #0
 80026b8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80026ba:	e01e      	b.n	80026fa <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026bc:	bf00      	nop
    return;
 80026be:	e01c      	b.n	80026fa <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d008      	beq.n	80026dc <HAL_UART_IRQHandler+0x1cc>
 80026ca:	69bb      	ldr	r3, [r7, #24]
 80026cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d003      	beq.n	80026dc <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f000 f8a7 	bl	8002828 <UART_Transmit_IT>
    return;
 80026da:	e00f      	b.n	80026fc <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d00a      	beq.n	80026fc <HAL_UART_IRQHandler+0x1ec>
 80026e6:	69bb      	ldr	r3, [r7, #24]
 80026e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d005      	beq.n	80026fc <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f000 f8ee 	bl	80028d2 <UART_EndTransmit_IT>
    return;
 80026f6:	bf00      	nop
 80026f8:	e000      	b.n	80026fc <HAL_UART_IRQHandler+0x1ec>
    return;
 80026fa:	bf00      	nop
  }
}
 80026fc:	3720      	adds	r7, #32
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	08002801 	.word	0x08002801

08002708 <HAL_UART_TxCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr

0800271c <HAL_UART_ErrorCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800271c:	b480      	push	{r7}
 800271e:	b083      	sub	sp, #12
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8002724:	bf00      	nop
 8002726:	370c      	adds	r7, #12
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr

08002730 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	60f8      	str	r0, [r7, #12]
 8002738:	60b9      	str	r1, [r7, #8]
 800273a:	603b      	str	r3, [r7, #0]
 800273c:	4613      	mov	r3, r2
 800273e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8002740:	e02c      	b.n	800279c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002742:	69bb      	ldr	r3, [r7, #24]
 8002744:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002748:	d028      	beq.n	800279c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800274a:	69bb      	ldr	r3, [r7, #24]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d007      	beq.n	8002760 <UART_WaitOnFlagUntilTimeout+0x30>
 8002750:	f7fe fbc0 	bl	8000ed4 <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	1ad2      	subs	r2, r2, r3
 800275a:	69bb      	ldr	r3, [r7, #24]
 800275c:	429a      	cmp	r2, r3
 800275e:	d91d      	bls.n	800279c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68fa      	ldr	r2, [r7, #12]
 8002766:	6812      	ldr	r2, [r2, #0]
 8002768:	68d2      	ldr	r2, [r2, #12]
 800276a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800276e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	68fa      	ldr	r2, [r7, #12]
 8002776:	6812      	ldr	r2, [r2, #0]
 8002778:	6952      	ldr	r2, [r2, #20]
 800277a:	f022 0201 	bic.w	r2, r2, #1
 800277e:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2220      	movs	r2, #32
 8002784:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2220      	movs	r2, #32
 800278c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2200      	movs	r2, #0
 8002794:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e00f      	b.n	80027bc <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	401a      	ands	r2, r3
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	429a      	cmp	r2, r3
 80027aa:	bf0c      	ite	eq
 80027ac:	2301      	moveq	r3, #1
 80027ae:	2300      	movne	r3, #0
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	461a      	mov	r2, r3
 80027b4:	79fb      	ldrb	r3, [r7, #7]
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d0c3      	beq.n	8002742 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 80027ba:	2300      	movs	r3, #0
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3710      	adds	r7, #16
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}

080027c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	6812      	ldr	r2, [r2, #0]
 80027d4:	68d2      	ldr	r2, [r2, #12]
 80027d6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80027da:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	6812      	ldr	r2, [r2, #0]
 80027e4:	6952      	ldr	r2, [r2, #20]
 80027e6:	f022 0201 	bic.w	r2, r2, #1
 80027ea:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2220      	movs	r2, #32
 80027f0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80027f4:	bf00      	nop
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr

08002800 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800280c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2200      	movs	r2, #0
 8002812:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2200      	movs	r2, #0
 8002818:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 800281a:	68f8      	ldr	r0, [r7, #12]
 800281c:	f7ff ff7e 	bl	800271c <HAL_UART_ErrorCallback>
}
 8002820:	bf00      	nop
 8002822:	3710      	adds	r7, #16
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <UART_Transmit_IT>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002836:	b2db      	uxtb	r3, r3
 8002838:	2b21      	cmp	r3, #33	; 0x21
 800283a:	d143      	bne.n	80028c4 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002844:	d119      	bne.n	800287a <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6a1b      	ldr	r3, [r3, #32]
 800284a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	68fa      	ldr	r2, [r7, #12]
 8002852:	8812      	ldrh	r2, [r2, #0]
 8002854:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002858:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d105      	bne.n	800286e <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a1b      	ldr	r3, [r3, #32]
 8002866:	1c9a      	adds	r2, r3, #2
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	621a      	str	r2, [r3, #32]
 800286c:	e00e      	b.n	800288c <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6a1b      	ldr	r3, [r3, #32]
 8002872:	1c5a      	adds	r2, r3, #1
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	621a      	str	r2, [r3, #32]
 8002878:	e008      	b.n	800288c <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a1b      	ldr	r3, [r3, #32]
 8002882:	1c58      	adds	r0, r3, #1
 8002884:	6879      	ldr	r1, [r7, #4]
 8002886:	6208      	str	r0, [r1, #32]
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002890:	b29b      	uxth	r3, r3
 8002892:	3b01      	subs	r3, #1
 8002894:	b29b      	uxth	r3, r3
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	4619      	mov	r1, r3
 800289a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800289c:	2b00      	cmp	r3, #0
 800289e:	d10f      	bne.n	80028c0 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	687a      	ldr	r2, [r7, #4]
 80028a6:	6812      	ldr	r2, [r2, #0]
 80028a8:	68d2      	ldr	r2, [r2, #12]
 80028aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028ae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	6812      	ldr	r2, [r2, #0]
 80028b8:	68d2      	ldr	r2, [r2, #12]
 80028ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80028be:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80028c0:	2300      	movs	r3, #0
 80028c2:	e000      	b.n	80028c6 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80028c4:	2302      	movs	r3, #2
  }
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3714      	adds	r7, #20
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr

080028d2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80028d2:	b580      	push	{r7, lr}
 80028d4:	b082      	sub	sp, #8
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	6812      	ldr	r2, [r2, #0]
 80028e2:	68d2      	ldr	r2, [r2, #12]
 80028e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80028e8:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2220      	movs	r2, #32
 80028ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f7ff ff08 	bl	8002708 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 80028f8:	2300      	movs	r3, #0
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3708      	adds	r7, #8
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}

08002902 <UART_Receive_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002902:	b580      	push	{r7, lr}
 8002904:	b084      	sub	sp, #16
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002910:	b2db      	uxtb	r3, r3
 8002912:	2b22      	cmp	r3, #34	; 0x22
 8002914:	d169      	bne.n	80029ea <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800291e:	d123      	bne.n	8002968 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002924:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	691b      	ldr	r3, [r3, #16]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d10e      	bne.n	800294c <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	b29b      	uxth	r3, r3
 8002936:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800293a:	b29a      	uxth	r2, r3
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002944:	1c9a      	adds	r2, r3, #2
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	629a      	str	r2, [r3, #40]	; 0x28
 800294a:	e029      	b.n	80029a0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	b29b      	uxth	r3, r3
 8002954:	b2db      	uxtb	r3, r3
 8002956:	b29a      	uxth	r2, r3
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002960:	1c5a      	adds	r2, r3, #1
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	629a      	str	r2, [r3, #40]	; 0x28
 8002966:	e01b      	b.n	80029a0 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	691b      	ldr	r3, [r3, #16]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d10a      	bne.n	8002986 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002974:	1c59      	adds	r1, r3, #1
 8002976:	687a      	ldr	r2, [r7, #4]
 8002978:	6291      	str	r1, [r2, #40]	; 0x28
 800297a:	687a      	ldr	r2, [r7, #4]
 800297c:	6812      	ldr	r2, [r2, #0]
 800297e:	6852      	ldr	r2, [r2, #4]
 8002980:	b2d2      	uxtb	r2, r2
 8002982:	701a      	strb	r2, [r3, #0]
 8002984:	e00c      	b.n	80029a0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800298a:	1c59      	adds	r1, r3, #1
 800298c:	687a      	ldr	r2, [r7, #4]
 800298e:	6291      	str	r1, [r2, #40]	; 0x28
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	6812      	ldr	r2, [r2, #0]
 8002994:	6852      	ldr	r2, [r2, #4]
 8002996:	b2d2      	uxtb	r2, r2
 8002998:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800299c:	b2d2      	uxtb	r2, r2
 800299e:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80029a4:	b29b      	uxth	r3, r3
 80029a6:	3b01      	subs	r3, #1
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	4619      	mov	r1, r3
 80029ae:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d118      	bne.n	80029e6 <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	687a      	ldr	r2, [r7, #4]
 80029ba:	6812      	ldr	r2, [r2, #0]
 80029bc:	68d2      	ldr	r2, [r2, #12]
 80029be:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80029c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	6812      	ldr	r2, [r2, #0]
 80029cc:	6952      	ldr	r2, [r2, #20]
 80029ce:	f022 0201 	bic.w	r2, r2, #1
 80029d2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2220      	movs	r2, #32
 80029d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f001 fb2f 	bl	8004040 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80029e2:	2300      	movs	r3, #0
 80029e4:	e002      	b.n	80029ec <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 80029e6:	2300      	movs	r3, #0
 80029e8:	e000      	b.n	80029ec <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 80029ea:	2302      	movs	r3, #2
  }
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3710      	adds	r7, #16
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029f6:	b085      	sub	sp, #20
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80029fc:	2300      	movs	r3, #0
 80029fe:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	691b      	ldr	r3, [r3, #16]
 8002a06:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002a0e:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	68fa      	ldr	r2, [r7, #12]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	68fa      	ldr	r2, [r7, #12]
 8002a20:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002a30:	f023 030c 	bic.w	r3, r3, #12
 8002a34:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	689a      	ldr	r2, [r3, #8]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	691b      	ldr	r3, [r3, #16]
 8002a3e:	431a      	orrs	r2, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	695b      	ldr	r3, [r3, #20]
 8002a44:	431a      	orrs	r2, r3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	69db      	ldr	r3, [r3, #28]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	68fa      	ldr	r2, [r7, #12]
 8002a58:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	695b      	ldr	r3, [r3, #20]
 8002a60:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a68:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	699b      	ldr	r3, [r3, #24]
 8002a6e:	68fa      	ldr	r2, [r7, #12]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	68fa      	ldr	r2, [r7, #12]
 8002a7a:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	69db      	ldr	r3, [r3, #28]
 8002a80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a84:	f040 80e4 	bne.w	8002c50 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4aab      	ldr	r2, [pc, #684]	; (8002d3c <UART_SetConfig+0x348>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d004      	beq.n	8002a9c <UART_SetConfig+0xa8>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4aaa      	ldr	r2, [pc, #680]	; (8002d40 <UART_SetConfig+0x34c>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d16c      	bne.n	8002b76 <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681c      	ldr	r4, [r3, #0]
 8002aa0:	f7ff f976 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	4613      	mov	r3, r2
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	4413      	add	r3, r2
 8002aac:	009a      	lsls	r2, r3, #2
 8002aae:	441a      	add	r2, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	005b      	lsls	r3, r3, #1
 8002ab6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aba:	4aa2      	ldr	r2, [pc, #648]	; (8002d44 <UART_SetConfig+0x350>)
 8002abc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ac0:	095b      	lsrs	r3, r3, #5
 8002ac2:	011d      	lsls	r5, r3, #4
 8002ac4:	f7ff f964 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	4613      	mov	r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	4413      	add	r3, r2
 8002ad0:	009a      	lsls	r2, r3, #2
 8002ad2:	441a      	add	r2, r3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	005b      	lsls	r3, r3, #1
 8002ada:	fbb2 f6f3 	udiv	r6, r2, r3
 8002ade:	f7ff f957 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	4413      	add	r3, r2
 8002aea:	009a      	lsls	r2, r3, #2
 8002aec:	441a      	add	r2, r3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002af8:	4a92      	ldr	r2, [pc, #584]	; (8002d44 <UART_SetConfig+0x350>)
 8002afa:	fba2 2303 	umull	r2, r3, r2, r3
 8002afe:	095b      	lsrs	r3, r3, #5
 8002b00:	2264      	movs	r2, #100	; 0x64
 8002b02:	fb02 f303 	mul.w	r3, r2, r3
 8002b06:	1af3      	subs	r3, r6, r3
 8002b08:	00db      	lsls	r3, r3, #3
 8002b0a:	3332      	adds	r3, #50	; 0x32
 8002b0c:	4a8d      	ldr	r2, [pc, #564]	; (8002d44 <UART_SetConfig+0x350>)
 8002b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b12:	095b      	lsrs	r3, r3, #5
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002b1a:	441d      	add	r5, r3
 8002b1c:	f7ff f938 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 8002b20:	4602      	mov	r2, r0
 8002b22:	4613      	mov	r3, r2
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	4413      	add	r3, r2
 8002b28:	009a      	lsls	r2, r3, #2
 8002b2a:	441a      	add	r2, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	005b      	lsls	r3, r3, #1
 8002b32:	fbb2 f6f3 	udiv	r6, r2, r3
 8002b36:	f7ff f92b 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	4413      	add	r3, r2
 8002b42:	009a      	lsls	r2, r3, #2
 8002b44:	441a      	add	r2, r3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b50:	4a7c      	ldr	r2, [pc, #496]	; (8002d44 <UART_SetConfig+0x350>)
 8002b52:	fba2 2303 	umull	r2, r3, r2, r3
 8002b56:	095b      	lsrs	r3, r3, #5
 8002b58:	2264      	movs	r2, #100	; 0x64
 8002b5a:	fb02 f303 	mul.w	r3, r2, r3
 8002b5e:	1af3      	subs	r3, r6, r3
 8002b60:	00db      	lsls	r3, r3, #3
 8002b62:	3332      	adds	r3, #50	; 0x32
 8002b64:	4a77      	ldr	r2, [pc, #476]	; (8002d44 <UART_SetConfig+0x350>)
 8002b66:	fba2 2303 	umull	r2, r3, r2, r3
 8002b6a:	095b      	lsrs	r3, r3, #5
 8002b6c:	f003 0307 	and.w	r3, r3, #7
 8002b70:	442b      	add	r3, r5
 8002b72:	60a3      	str	r3, [r4, #8]
 8002b74:	e154      	b.n	8002e20 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681c      	ldr	r4, [r3, #0]
 8002b7a:	f7ff f8f5 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	4613      	mov	r3, r2
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	4413      	add	r3, r2
 8002b86:	009a      	lsls	r2, r3, #2
 8002b88:	441a      	add	r2, r3
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	005b      	lsls	r3, r3, #1
 8002b90:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b94:	4a6b      	ldr	r2, [pc, #428]	; (8002d44 <UART_SetConfig+0x350>)
 8002b96:	fba2 2303 	umull	r2, r3, r2, r3
 8002b9a:	095b      	lsrs	r3, r3, #5
 8002b9c:	011d      	lsls	r5, r3, #4
 8002b9e:	f7ff f8e3 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8002ba2:	4602      	mov	r2, r0
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	4413      	add	r3, r2
 8002baa:	009a      	lsls	r2, r3, #2
 8002bac:	441a      	add	r2, r3
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	fbb2 f6f3 	udiv	r6, r2, r3
 8002bb8:	f7ff f8d6 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	4413      	add	r3, r2
 8002bc4:	009a      	lsls	r2, r3, #2
 8002bc6:	441a      	add	r2, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	005b      	lsls	r3, r3, #1
 8002bce:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bd2:	4a5c      	ldr	r2, [pc, #368]	; (8002d44 <UART_SetConfig+0x350>)
 8002bd4:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd8:	095b      	lsrs	r3, r3, #5
 8002bda:	2264      	movs	r2, #100	; 0x64
 8002bdc:	fb02 f303 	mul.w	r3, r2, r3
 8002be0:	1af3      	subs	r3, r6, r3
 8002be2:	00db      	lsls	r3, r3, #3
 8002be4:	3332      	adds	r3, #50	; 0x32
 8002be6:	4a57      	ldr	r2, [pc, #348]	; (8002d44 <UART_SetConfig+0x350>)
 8002be8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bec:	095b      	lsrs	r3, r3, #5
 8002bee:	005b      	lsls	r3, r3, #1
 8002bf0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002bf4:	441d      	add	r5, r3
 8002bf6:	f7ff f8b7 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	4413      	add	r3, r2
 8002c02:	009a      	lsls	r2, r3, #2
 8002c04:	441a      	add	r2, r3
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	fbb2 f6f3 	udiv	r6, r2, r3
 8002c10:	f7ff f8aa 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8002c14:	4602      	mov	r2, r0
 8002c16:	4613      	mov	r3, r2
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	4413      	add	r3, r2
 8002c1c:	009a      	lsls	r2, r3, #2
 8002c1e:	441a      	add	r2, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c2a:	4a46      	ldr	r2, [pc, #280]	; (8002d44 <UART_SetConfig+0x350>)
 8002c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c30:	095b      	lsrs	r3, r3, #5
 8002c32:	2264      	movs	r2, #100	; 0x64
 8002c34:	fb02 f303 	mul.w	r3, r2, r3
 8002c38:	1af3      	subs	r3, r6, r3
 8002c3a:	00db      	lsls	r3, r3, #3
 8002c3c:	3332      	adds	r3, #50	; 0x32
 8002c3e:	4a41      	ldr	r2, [pc, #260]	; (8002d44 <UART_SetConfig+0x350>)
 8002c40:	fba2 2303 	umull	r2, r3, r2, r3
 8002c44:	095b      	lsrs	r3, r3, #5
 8002c46:	f003 0307 	and.w	r3, r3, #7
 8002c4a:	442b      	add	r3, r5
 8002c4c:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8002c4e:	e0e7      	b.n	8002e20 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a39      	ldr	r2, [pc, #228]	; (8002d3c <UART_SetConfig+0x348>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d004      	beq.n	8002c64 <UART_SetConfig+0x270>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a38      	ldr	r2, [pc, #224]	; (8002d40 <UART_SetConfig+0x34c>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d171      	bne.n	8002d48 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681c      	ldr	r4, [r3, #0]
 8002c68:	f7ff f892 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	4613      	mov	r3, r2
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	4413      	add	r3, r2
 8002c74:	009a      	lsls	r2, r3, #2
 8002c76:	441a      	add	r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c82:	4a30      	ldr	r2, [pc, #192]	; (8002d44 <UART_SetConfig+0x350>)
 8002c84:	fba2 2303 	umull	r2, r3, r2, r3
 8002c88:	095b      	lsrs	r3, r3, #5
 8002c8a:	011d      	lsls	r5, r3, #4
 8002c8c:	f7ff f880 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 8002c90:	4602      	mov	r2, r0
 8002c92:	4613      	mov	r3, r2
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	4413      	add	r3, r2
 8002c98:	009a      	lsls	r2, r3, #2
 8002c9a:	441a      	add	r2, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	fbb2 f6f3 	udiv	r6, r2, r3
 8002ca6:	f7ff f873 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 8002caa:	4602      	mov	r2, r0
 8002cac:	4613      	mov	r3, r2
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	4413      	add	r3, r2
 8002cb2:	009a      	lsls	r2, r3, #2
 8002cb4:	441a      	add	r2, r3
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cc0:	4a20      	ldr	r2, [pc, #128]	; (8002d44 <UART_SetConfig+0x350>)
 8002cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc6:	095b      	lsrs	r3, r3, #5
 8002cc8:	2264      	movs	r2, #100	; 0x64
 8002cca:	fb02 f303 	mul.w	r3, r2, r3
 8002cce:	1af3      	subs	r3, r6, r3
 8002cd0:	011b      	lsls	r3, r3, #4
 8002cd2:	3332      	adds	r3, #50	; 0x32
 8002cd4:	4a1b      	ldr	r2, [pc, #108]	; (8002d44 <UART_SetConfig+0x350>)
 8002cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cda:	095b      	lsrs	r3, r3, #5
 8002cdc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ce0:	441d      	add	r5, r3
 8002ce2:	f7ff f855 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	4613      	mov	r3, r2
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	4413      	add	r3, r2
 8002cee:	009a      	lsls	r2, r3, #2
 8002cf0:	441a      	add	r2, r3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	fbb2 f6f3 	udiv	r6, r2, r3
 8002cfc:	f7ff f848 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 8002d00:	4602      	mov	r2, r0
 8002d02:	4613      	mov	r3, r2
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	4413      	add	r3, r2
 8002d08:	009a      	lsls	r2, r3, #2
 8002d0a:	441a      	add	r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d16:	4a0b      	ldr	r2, [pc, #44]	; (8002d44 <UART_SetConfig+0x350>)
 8002d18:	fba2 2303 	umull	r2, r3, r2, r3
 8002d1c:	095b      	lsrs	r3, r3, #5
 8002d1e:	2264      	movs	r2, #100	; 0x64
 8002d20:	fb02 f303 	mul.w	r3, r2, r3
 8002d24:	1af3      	subs	r3, r6, r3
 8002d26:	011b      	lsls	r3, r3, #4
 8002d28:	3332      	adds	r3, #50	; 0x32
 8002d2a:	4a06      	ldr	r2, [pc, #24]	; (8002d44 <UART_SetConfig+0x350>)
 8002d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d30:	095b      	lsrs	r3, r3, #5
 8002d32:	f003 030f 	and.w	r3, r3, #15
 8002d36:	442b      	add	r3, r5
 8002d38:	60a3      	str	r3, [r4, #8]
 8002d3a:	e071      	b.n	8002e20 <UART_SetConfig+0x42c>
 8002d3c:	40011000 	.word	0x40011000
 8002d40:	40011400 	.word	0x40011400
 8002d44:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681c      	ldr	r4, [r3, #0]
 8002d4c:	f7ff f80c 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8002d50:	4602      	mov	r2, r0
 8002d52:	4613      	mov	r3, r2
 8002d54:	009b      	lsls	r3, r3, #2
 8002d56:	4413      	add	r3, r2
 8002d58:	009a      	lsls	r2, r3, #2
 8002d5a:	441a      	add	r2, r3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	009b      	lsls	r3, r3, #2
 8002d62:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d66:	4a30      	ldr	r2, [pc, #192]	; (8002e28 <UART_SetConfig+0x434>)
 8002d68:	fba2 2303 	umull	r2, r3, r2, r3
 8002d6c:	095b      	lsrs	r3, r3, #5
 8002d6e:	011d      	lsls	r5, r3, #4
 8002d70:	f7fe fffa 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8002d74:	4602      	mov	r2, r0
 8002d76:	4613      	mov	r3, r2
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	4413      	add	r3, r2
 8002d7c:	009a      	lsls	r2, r3, #2
 8002d7e:	441a      	add	r2, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	fbb2 f6f3 	udiv	r6, r2, r3
 8002d8a:	f7fe ffed 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	4613      	mov	r3, r2
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	4413      	add	r3, r2
 8002d96:	009a      	lsls	r2, r3, #2
 8002d98:	441a      	add	r2, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002da4:	4a20      	ldr	r2, [pc, #128]	; (8002e28 <UART_SetConfig+0x434>)
 8002da6:	fba2 2303 	umull	r2, r3, r2, r3
 8002daa:	095b      	lsrs	r3, r3, #5
 8002dac:	2264      	movs	r2, #100	; 0x64
 8002dae:	fb02 f303 	mul.w	r3, r2, r3
 8002db2:	1af3      	subs	r3, r6, r3
 8002db4:	011b      	lsls	r3, r3, #4
 8002db6:	3332      	adds	r3, #50	; 0x32
 8002db8:	4a1b      	ldr	r2, [pc, #108]	; (8002e28 <UART_SetConfig+0x434>)
 8002dba:	fba2 2303 	umull	r2, r3, r2, r3
 8002dbe:	095b      	lsrs	r3, r3, #5
 8002dc0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002dc4:	441d      	add	r5, r3
 8002dc6:	f7fe ffcf 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	4613      	mov	r3, r2
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	4413      	add	r3, r2
 8002dd2:	009a      	lsls	r2, r3, #2
 8002dd4:	441a      	add	r2, r3
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	fbb2 f6f3 	udiv	r6, r2, r3
 8002de0:	f7fe ffc2 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8002de4:	4602      	mov	r2, r0
 8002de6:	4613      	mov	r3, r2
 8002de8:	009b      	lsls	r3, r3, #2
 8002dea:	4413      	add	r3, r2
 8002dec:	009a      	lsls	r2, r3, #2
 8002dee:	441a      	add	r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	009b      	lsls	r3, r3, #2
 8002df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dfa:	4a0b      	ldr	r2, [pc, #44]	; (8002e28 <UART_SetConfig+0x434>)
 8002dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8002e00:	095b      	lsrs	r3, r3, #5
 8002e02:	2264      	movs	r2, #100	; 0x64
 8002e04:	fb02 f303 	mul.w	r3, r2, r3
 8002e08:	1af3      	subs	r3, r6, r3
 8002e0a:	011b      	lsls	r3, r3, #4
 8002e0c:	3332      	adds	r3, #50	; 0x32
 8002e0e:	4a06      	ldr	r2, [pc, #24]	; (8002e28 <UART_SetConfig+0x434>)
 8002e10:	fba2 2303 	umull	r2, r3, r2, r3
 8002e14:	095b      	lsrs	r3, r3, #5
 8002e16:	f003 030f 	and.w	r3, r3, #15
 8002e1a:	442b      	add	r3, r5
 8002e1c:	60a3      	str	r3, [r4, #8]
}
 8002e1e:	e7ff      	b.n	8002e20 <UART_SetConfig+0x42c>
 8002e20:	bf00      	nop
 8002e22:	3714      	adds	r7, #20
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e28:	51eb851f 	.word	0x51eb851f

08002e2c <_7SEG_GPIO_Init>:
#include "7seg.h"

void _7SEG_GPIO_Init()
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b08a      	sub	sp, #40	; 0x28
 8002e30:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002e32:	2300      	movs	r3, #0
 8002e34:	613b      	str	r3, [r7, #16]
 8002e36:	4a6b      	ldr	r2, [pc, #428]	; (8002fe4 <_7SEG_GPIO_Init+0x1b8>)
 8002e38:	4b6a      	ldr	r3, [pc, #424]	; (8002fe4 <_7SEG_GPIO_Init+0x1b8>)
 8002e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3c:	f043 0301 	orr.w	r3, r3, #1
 8002e40:	6313      	str	r3, [r2, #48]	; 0x30
 8002e42:	4b68      	ldr	r3, [pc, #416]	; (8002fe4 <_7SEG_GPIO_Init+0x1b8>)
 8002e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e46:	f003 0301 	and.w	r3, r3, #1
 8002e4a:	613b      	str	r3, [r7, #16]
 8002e4c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002e4e:	2300      	movs	r3, #0
 8002e50:	60fb      	str	r3, [r7, #12]
 8002e52:	4a64      	ldr	r2, [pc, #400]	; (8002fe4 <_7SEG_GPIO_Init+0x1b8>)
 8002e54:	4b63      	ldr	r3, [pc, #396]	; (8002fe4 <_7SEG_GPIO_Init+0x1b8>)
 8002e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e58:	f043 0304 	orr.w	r3, r3, #4
 8002e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e5e:	4b61      	ldr	r3, [pc, #388]	; (8002fe4 <_7SEG_GPIO_Init+0x1b8>)
 8002e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e62:	f003 0304 	and.w	r3, r3, #4
 8002e66:	60fb      	str	r3, [r7, #12]
 8002e68:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	60bb      	str	r3, [r7, #8]
 8002e6e:	4a5d      	ldr	r2, [pc, #372]	; (8002fe4 <_7SEG_GPIO_Init+0x1b8>)
 8002e70:	4b5c      	ldr	r3, [pc, #368]	; (8002fe4 <_7SEG_GPIO_Init+0x1b8>)
 8002e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e74:	f043 0308 	orr.w	r3, r3, #8
 8002e78:	6313      	str	r3, [r2, #48]	; 0x30
 8002e7a:	4b5a      	ldr	r3, [pc, #360]	; (8002fe4 <_7SEG_GPIO_Init+0x1b8>)
 8002e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7e:	f003 0308 	and.w	r3, r3, #8
 8002e82:	60bb      	str	r3, [r7, #8]
 8002e84:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002e86:	2300      	movs	r3, #0
 8002e88:	607b      	str	r3, [r7, #4]
 8002e8a:	4a56      	ldr	r2, [pc, #344]	; (8002fe4 <_7SEG_GPIO_Init+0x1b8>)
 8002e8c:	4b55      	ldr	r3, [pc, #340]	; (8002fe4 <_7SEG_GPIO_Init+0x1b8>)
 8002e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e90:	f043 0310 	orr.w	r3, r3, #16
 8002e94:	6313      	str	r3, [r2, #48]	; 0x30
 8002e96:	4b53      	ldr	r3, [pc, #332]	; (8002fe4 <_7SEG_GPIO_Init+0x1b8>)
 8002e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9a:	f003 0310 	and.w	r3, r3, #16
 8002e9e:	607b      	str	r3, [r7, #4]
 8002ea0:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 8002ea2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002ea6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eac:	2300      	movs	r3, #0
 8002eae:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 8002eb4:	f107 0314 	add.w	r3, r7, #20
 8002eb8:	4619      	mov	r1, r3
 8002eba:	484b      	ldr	r0, [pc, #300]	; (8002fe8 <_7SEG_GPIO_Init+0x1bc>)
 8002ebc:	f7fe f96e 	bl	800119c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 8002ec0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ec4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 8002ec6:	f107 0314 	add.w	r3, r7, #20
 8002eca:	4619      	mov	r1, r3
 8002ecc:	4847      	ldr	r0, [pc, #284]	; (8002fec <_7SEG_GPIO_Init+0x1c0>)
 8002ece:	f7fe f965 	bl	800119c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 8002ed2:	2340      	movs	r3, #64	; 0x40
 8002ed4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 8002ed6:	f107 0314 	add.w	r3, r7, #20
 8002eda:	4619      	mov	r1, r3
 8002edc:	4842      	ldr	r0, [pc, #264]	; (8002fe8 <_7SEG_GPIO_Init+0x1bc>)
 8002ede:	f7fe f95d 	bl	800119c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 8002ee2:	2320      	movs	r3, #32
 8002ee4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 8002ee6:	f107 0314 	add.w	r3, r7, #20
 8002eea:	4619      	mov	r1, r3
 8002eec:	483e      	ldr	r0, [pc, #248]	; (8002fe8 <_7SEG_GPIO_Init+0x1bc>)
 8002eee:	f7fe f955 	bl	800119c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 8002ef2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002ef6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 8002ef8:	f107 0314 	add.w	r3, r7, #20
 8002efc:	4619      	mov	r1, r3
 8002efe:	483c      	ldr	r0, [pc, #240]	; (8002ff0 <_7SEG_GPIO_Init+0x1c4>)
 8002f00:	f7fe f94c 	bl	800119c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 8002f04:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f08:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 8002f0a:	f107 0314 	add.w	r3, r7, #20
 8002f0e:	4619      	mov	r1, r3
 8002f10:	4837      	ldr	r0, [pc, #220]	; (8002ff0 <_7SEG_GPIO_Init+0x1c4>)
 8002f12:	f7fe f943 	bl	800119c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 8002f16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f1a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 8002f1c:	f107 0314 	add.w	r3, r7, #20
 8002f20:	4619      	mov	r1, r3
 8002f22:	4831      	ldr	r0, [pc, #196]	; (8002fe8 <_7SEG_GPIO_Init+0x1bc>)
 8002f24:	f7fe f93a 	bl	800119c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 8002f28:	2380      	movs	r3, #128	; 0x80
 8002f2a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 8002f2c:	f107 0314 	add.w	r3, r7, #20
 8002f30:	4619      	mov	r1, r3
 8002f32:	482d      	ldr	r0, [pc, #180]	; (8002fe8 <_7SEG_GPIO_Init+0x1bc>)
 8002f34:	f7fe f932 	bl	800119c <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 8002f38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f3c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 8002f3e:	f107 0314 	add.w	r3, r7, #20
 8002f42:	4619      	mov	r1, r3
 8002f44:	482b      	ldr	r0, [pc, #172]	; (8002ff4 <_7SEG_GPIO_Init+0x1c8>)
 8002f46:	f7fe f929 	bl	800119c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 8002f4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f4e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8002f50:	f107 0314 	add.w	r3, r7, #20
 8002f54:	4619      	mov	r1, r3
 8002f56:	4827      	ldr	r0, [pc, #156]	; (8002ff4 <_7SEG_GPIO_Init+0x1c8>)
 8002f58:	f7fe f920 	bl	800119c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 8002f5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f60:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 8002f62:	f107 0314 	add.w	r3, r7, #20
 8002f66:	4619      	mov	r1, r3
 8002f68:	4822      	ldr	r0, [pc, #136]	; (8002ff4 <_7SEG_GPIO_Init+0x1c8>)
 8002f6a:	f7fe f917 	bl	800119c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 8002f6e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002f72:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 8002f74:	f107 0314 	add.w	r3, r7, #20
 8002f78:	4619      	mov	r1, r3
 8002f7a:	481e      	ldr	r0, [pc, #120]	; (8002ff4 <_7SEG_GPIO_Init+0x1c8>)
 8002f7c:	f7fe f90e 	bl	800119c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 8002f80:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f84:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 8002f86:	f107 0314 	add.w	r3, r7, #20
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	4819      	ldr	r0, [pc, #100]	; (8002ff4 <_7SEG_GPIO_Init+0x1c8>)
 8002f8e:	f7fe f905 	bl	800119c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 8002f92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f96:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 8002f98:	f107 0314 	add.w	r3, r7, #20
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	4815      	ldr	r0, [pc, #84]	; (8002ff4 <_7SEG_GPIO_Init+0x1c8>)
 8002fa0:	f7fe f8fc 	bl	800119c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 8002fa4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002fa8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 8002faa:	f107 0314 	add.w	r3, r7, #20
 8002fae:	4619      	mov	r1, r3
 8002fb0:	4810      	ldr	r0, [pc, #64]	; (8002ff4 <_7SEG_GPIO_Init+0x1c8>)
 8002fb2:	f7fe f8f3 	bl	800119c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 8002fb6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002fba:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 8002fbc:	f107 0314 	add.w	r3, r7, #20
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	480c      	ldr	r0, [pc, #48]	; (8002ff4 <_7SEG_GPIO_Init+0x1c8>)
 8002fc4:	f7fe f8ea 	bl	800119c <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 8002fc8:	2201      	movs	r2, #1
 8002fca:	2100      	movs	r1, #0
 8002fcc:	2000      	movs	r0, #0
 8002fce:	f000 f813 	bl	8002ff8 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	2100      	movs	r1, #0
 8002fd6:	2001      	movs	r0, #1
 8002fd8:	f000 f80e 	bl	8002ff8 <_7SEG_SetNumber>
}
 8002fdc:	bf00      	nop
 8002fde:	3728      	adds	r7, #40	; 0x28
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	40023800 	.word	0x40023800
 8002fe8:	40020c00 	.word	0x40020c00
 8002fec:	40020000 	.word	0x40020000
 8002ff0:	40020800 	.word	0x40020800
 8002ff4:	40021000 	.word	0x40021000

08002ff8 <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	60f8      	str	r0, [r7, #12]
 8003000:	60b9      	str	r1, [r7, #8]
 8003002:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2b00      	cmp	r3, #0
 8003008:	f040 81dc 	bne.w	80033c4 <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 800300c:	68b9      	ldr	r1, [r7, #8]
 800300e:	4bcb      	ldr	r3, [pc, #812]	; (800333c <_7SEG_SetNumber+0x344>)
 8003010:	fb83 2301 	smull	r2, r3, r3, r1
 8003014:	109a      	asrs	r2, r3, #2
 8003016:	17cb      	asrs	r3, r1, #31
 8003018:	1ad2      	subs	r2, r2, r3
 800301a:	4613      	mov	r3, r2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	4413      	add	r3, r2
 8003020:	005b      	lsls	r3, r3, #1
 8003022:	1aca      	subs	r2, r1, r3
 8003024:	2a09      	cmp	r2, #9
 8003026:	f200 81ba 	bhi.w	800339e <_7SEG_SetNumber+0x3a6>
 800302a:	a301      	add	r3, pc, #4	; (adr r3, 8003030 <_7SEG_SetNumber+0x38>)
 800302c:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8003030:	08003059 	.word	0x08003059
 8003034:	080030ab 	.word	0x080030ab
 8003038:	080030fd 	.word	0x080030fd
 800303c:	0800314f 	.word	0x0800314f
 8003040:	080031a1 	.word	0x080031a1
 8003044:	080031f3 	.word	0x080031f3
 8003048:	08003245 	.word	0x08003245
 800304c:	08003297 	.word	0x08003297
 8003050:	080032e9 	.word	0x080032e9
 8003054:	0800334d 	.word	0x0800334d
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 8003058:	2200      	movs	r2, #0
 800305a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800305e:	48b8      	ldr	r0, [pc, #736]	; (8003340 <_7SEG_SetNumber+0x348>)
 8003060:	f7fe fa36 	bl	80014d0 <HAL_GPIO_WritePin>
 8003064:	2200      	movs	r2, #0
 8003066:	f44f 7180 	mov.w	r1, #256	; 0x100
 800306a:	48b6      	ldr	r0, [pc, #728]	; (8003344 <_7SEG_SetNumber+0x34c>)
 800306c:	f7fe fa30 	bl	80014d0 <HAL_GPIO_WritePin>
 8003070:	2200      	movs	r2, #0
 8003072:	2140      	movs	r1, #64	; 0x40
 8003074:	48b2      	ldr	r0, [pc, #712]	; (8003340 <_7SEG_SetNumber+0x348>)
 8003076:	f7fe fa2b 	bl	80014d0 <HAL_GPIO_WritePin>
 800307a:	2200      	movs	r2, #0
 800307c:	2120      	movs	r1, #32
 800307e:	48b0      	ldr	r0, [pc, #704]	; (8003340 <_7SEG_SetNumber+0x348>)
 8003080:	f7fe fa26 	bl	80014d0 <HAL_GPIO_WritePin>
 8003084:	2200      	movs	r2, #0
 8003086:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800308a:	48af      	ldr	r0, [pc, #700]	; (8003348 <_7SEG_SetNumber+0x350>)
 800308c:	f7fe fa20 	bl	80014d0 <HAL_GPIO_WritePin>
 8003090:	2200      	movs	r2, #0
 8003092:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003096:	48ac      	ldr	r0, [pc, #688]	; (8003348 <_7SEG_SetNumber+0x350>)
 8003098:	f7fe fa1a 	bl	80014d0 <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 800309c:	2201      	movs	r2, #1
 800309e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80030a2:	48a7      	ldr	r0, [pc, #668]	; (8003340 <_7SEG_SetNumber+0x348>)
 80030a4:	f7fe fa14 	bl	80014d0 <HAL_GPIO_WritePin>
				break;
 80030a8:	e179      	b.n	800339e <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 80030aa:	2200      	movs	r2, #0
 80030ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80030b0:	48a4      	ldr	r0, [pc, #656]	; (8003344 <_7SEG_SetNumber+0x34c>)
 80030b2:	f7fe fa0d 	bl	80014d0 <HAL_GPIO_WritePin>
 80030b6:	2200      	movs	r2, #0
 80030b8:	2140      	movs	r1, #64	; 0x40
 80030ba:	48a1      	ldr	r0, [pc, #644]	; (8003340 <_7SEG_SetNumber+0x348>)
 80030bc:	f7fe fa08 	bl	80014d0 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 80030c0:	2201      	movs	r2, #1
 80030c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80030c6:	489e      	ldr	r0, [pc, #632]	; (8003340 <_7SEG_SetNumber+0x348>)
 80030c8:	f7fe fa02 	bl	80014d0 <HAL_GPIO_WritePin>
 80030cc:	2201      	movs	r2, #1
 80030ce:	2120      	movs	r1, #32
 80030d0:	489b      	ldr	r0, [pc, #620]	; (8003340 <_7SEG_SetNumber+0x348>)
 80030d2:	f7fe f9fd 	bl	80014d0 <HAL_GPIO_WritePin>
 80030d6:	2201      	movs	r2, #1
 80030d8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80030dc:	489a      	ldr	r0, [pc, #616]	; (8003348 <_7SEG_SetNumber+0x350>)
 80030de:	f7fe f9f7 	bl	80014d0 <HAL_GPIO_WritePin>
 80030e2:	2201      	movs	r2, #1
 80030e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80030e8:	4897      	ldr	r0, [pc, #604]	; (8003348 <_7SEG_SetNumber+0x350>)
 80030ea:	f7fe f9f1 	bl	80014d0 <HAL_GPIO_WritePin>
 80030ee:	2201      	movs	r2, #1
 80030f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80030f4:	4892      	ldr	r0, [pc, #584]	; (8003340 <_7SEG_SetNumber+0x348>)
 80030f6:	f7fe f9eb 	bl	80014d0 <HAL_GPIO_WritePin>
				break;
 80030fa:	e150      	b.n	800339e <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 80030fc:	2200      	movs	r2, #0
 80030fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003102:	488f      	ldr	r0, [pc, #572]	; (8003340 <_7SEG_SetNumber+0x348>)
 8003104:	f7fe f9e4 	bl	80014d0 <HAL_GPIO_WritePin>
 8003108:	2200      	movs	r2, #0
 800310a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800310e:	488d      	ldr	r0, [pc, #564]	; (8003344 <_7SEG_SetNumber+0x34c>)
 8003110:	f7fe f9de 	bl	80014d0 <HAL_GPIO_WritePin>
 8003114:	2200      	movs	r2, #0
 8003116:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800311a:	4889      	ldr	r0, [pc, #548]	; (8003340 <_7SEG_SetNumber+0x348>)
 800311c:	f7fe f9d8 	bl	80014d0 <HAL_GPIO_WritePin>
 8003120:	2200      	movs	r2, #0
 8003122:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003126:	4888      	ldr	r0, [pc, #544]	; (8003348 <_7SEG_SetNumber+0x350>)
 8003128:	f7fe f9d2 	bl	80014d0 <HAL_GPIO_WritePin>
 800312c:	2200      	movs	r2, #0
 800312e:	2120      	movs	r1, #32
 8003130:	4883      	ldr	r0, [pc, #524]	; (8003340 <_7SEG_SetNumber+0x348>)
 8003132:	f7fe f9cd 	bl	80014d0 <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 8003136:	2201      	movs	r2, #1
 8003138:	2140      	movs	r1, #64	; 0x40
 800313a:	4881      	ldr	r0, [pc, #516]	; (8003340 <_7SEG_SetNumber+0x348>)
 800313c:	f7fe f9c8 	bl	80014d0 <HAL_GPIO_WritePin>
 8003140:	2201      	movs	r2, #1
 8003142:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003146:	4880      	ldr	r0, [pc, #512]	; (8003348 <_7SEG_SetNumber+0x350>)
 8003148:	f7fe f9c2 	bl	80014d0 <HAL_GPIO_WritePin>
				break;
 800314c:	e127      	b.n	800339e <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 800314e:	2200      	movs	r2, #0
 8003150:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003154:	487a      	ldr	r0, [pc, #488]	; (8003340 <_7SEG_SetNumber+0x348>)
 8003156:	f7fe f9bb 	bl	80014d0 <HAL_GPIO_WritePin>
 800315a:	2200      	movs	r2, #0
 800315c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003160:	4878      	ldr	r0, [pc, #480]	; (8003344 <_7SEG_SetNumber+0x34c>)
 8003162:	f7fe f9b5 	bl	80014d0 <HAL_GPIO_WritePin>
 8003166:	2200      	movs	r2, #0
 8003168:	2140      	movs	r1, #64	; 0x40
 800316a:	4875      	ldr	r0, [pc, #468]	; (8003340 <_7SEG_SetNumber+0x348>)
 800316c:	f7fe f9b0 	bl	80014d0 <HAL_GPIO_WritePin>
 8003170:	2200      	movs	r2, #0
 8003172:	2120      	movs	r1, #32
 8003174:	4872      	ldr	r0, [pc, #456]	; (8003340 <_7SEG_SetNumber+0x348>)
 8003176:	f7fe f9ab 	bl	80014d0 <HAL_GPIO_WritePin>
 800317a:	2200      	movs	r2, #0
 800317c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003180:	486f      	ldr	r0, [pc, #444]	; (8003340 <_7SEG_SetNumber+0x348>)
 8003182:	f7fe f9a5 	bl	80014d0 <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 8003186:	2201      	movs	r2, #1
 8003188:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800318c:	486e      	ldr	r0, [pc, #440]	; (8003348 <_7SEG_SetNumber+0x350>)
 800318e:	f7fe f99f 	bl	80014d0 <HAL_GPIO_WritePin>
 8003192:	2201      	movs	r2, #1
 8003194:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003198:	486b      	ldr	r0, [pc, #428]	; (8003348 <_7SEG_SetNumber+0x350>)
 800319a:	f7fe f999 	bl	80014d0 <HAL_GPIO_WritePin>
				break;
 800319e:	e0fe      	b.n	800339e <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 80031a0:	2200      	movs	r2, #0
 80031a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80031a6:	4868      	ldr	r0, [pc, #416]	; (8003348 <_7SEG_SetNumber+0x350>)
 80031a8:	f7fe f992 	bl	80014d0 <HAL_GPIO_WritePin>
 80031ac:	2200      	movs	r2, #0
 80031ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80031b2:	4863      	ldr	r0, [pc, #396]	; (8003340 <_7SEG_SetNumber+0x348>)
 80031b4:	f7fe f98c 	bl	80014d0 <HAL_GPIO_WritePin>
 80031b8:	2200      	movs	r2, #0
 80031ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031be:	4861      	ldr	r0, [pc, #388]	; (8003344 <_7SEG_SetNumber+0x34c>)
 80031c0:	f7fe f986 	bl	80014d0 <HAL_GPIO_WritePin>
 80031c4:	2200      	movs	r2, #0
 80031c6:	2140      	movs	r1, #64	; 0x40
 80031c8:	485d      	ldr	r0, [pc, #372]	; (8003340 <_7SEG_SetNumber+0x348>)
 80031ca:	f7fe f981 	bl	80014d0 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 80031ce:	2201      	movs	r2, #1
 80031d0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80031d4:	485a      	ldr	r0, [pc, #360]	; (8003340 <_7SEG_SetNumber+0x348>)
 80031d6:	f7fe f97b 	bl	80014d0 <HAL_GPIO_WritePin>
 80031da:	2201      	movs	r2, #1
 80031dc:	2120      	movs	r1, #32
 80031de:	4858      	ldr	r0, [pc, #352]	; (8003340 <_7SEG_SetNumber+0x348>)
 80031e0:	f7fe f976 	bl	80014d0 <HAL_GPIO_WritePin>
 80031e4:	2201      	movs	r2, #1
 80031e6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80031ea:	4857      	ldr	r0, [pc, #348]	; (8003348 <_7SEG_SetNumber+0x350>)
 80031ec:	f7fe f970 	bl	80014d0 <HAL_GPIO_WritePin>
				break;
 80031f0:	e0d5      	b.n	800339e <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 80031f2:	2200      	movs	r2, #0
 80031f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80031f8:	4851      	ldr	r0, [pc, #324]	; (8003340 <_7SEG_SetNumber+0x348>)
 80031fa:	f7fe f969 	bl	80014d0 <HAL_GPIO_WritePin>
 80031fe:	2200      	movs	r2, #0
 8003200:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003204:	4850      	ldr	r0, [pc, #320]	; (8003348 <_7SEG_SetNumber+0x350>)
 8003206:	f7fe f963 	bl	80014d0 <HAL_GPIO_WritePin>
 800320a:	2200      	movs	r2, #0
 800320c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003210:	484b      	ldr	r0, [pc, #300]	; (8003340 <_7SEG_SetNumber+0x348>)
 8003212:	f7fe f95d 	bl	80014d0 <HAL_GPIO_WritePin>
 8003216:	2200      	movs	r2, #0
 8003218:	2140      	movs	r1, #64	; 0x40
 800321a:	4849      	ldr	r0, [pc, #292]	; (8003340 <_7SEG_SetNumber+0x348>)
 800321c:	f7fe f958 	bl	80014d0 <HAL_GPIO_WritePin>
 8003220:	2200      	movs	r2, #0
 8003222:	2120      	movs	r1, #32
 8003224:	4846      	ldr	r0, [pc, #280]	; (8003340 <_7SEG_SetNumber+0x348>)
 8003226:	f7fe f953 	bl	80014d0 <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 800322a:	2201      	movs	r2, #1
 800322c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003230:	4844      	ldr	r0, [pc, #272]	; (8003344 <_7SEG_SetNumber+0x34c>)
 8003232:	f7fe f94d 	bl	80014d0 <HAL_GPIO_WritePin>
 8003236:	2201      	movs	r2, #1
 8003238:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800323c:	4842      	ldr	r0, [pc, #264]	; (8003348 <_7SEG_SetNumber+0x350>)
 800323e:	f7fe f947 	bl	80014d0 <HAL_GPIO_WritePin>
				break;
 8003242:	e0ac      	b.n	800339e <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8003244:	2200      	movs	r2, #0
 8003246:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800324a:	483d      	ldr	r0, [pc, #244]	; (8003340 <_7SEG_SetNumber+0x348>)
 800324c:	f7fe f940 	bl	80014d0 <HAL_GPIO_WritePin>
 8003250:	2200      	movs	r2, #0
 8003252:	2140      	movs	r1, #64	; 0x40
 8003254:	483a      	ldr	r0, [pc, #232]	; (8003340 <_7SEG_SetNumber+0x348>)
 8003256:	f7fe f93b 	bl	80014d0 <HAL_GPIO_WritePin>
 800325a:	2200      	movs	r2, #0
 800325c:	2120      	movs	r1, #32
 800325e:	4838      	ldr	r0, [pc, #224]	; (8003340 <_7SEG_SetNumber+0x348>)
 8003260:	f7fe f936 	bl	80014d0 <HAL_GPIO_WritePin>
 8003264:	2200      	movs	r2, #0
 8003266:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800326a:	4837      	ldr	r0, [pc, #220]	; (8003348 <_7SEG_SetNumber+0x350>)
 800326c:	f7fe f930 	bl	80014d0 <HAL_GPIO_WritePin>
 8003270:	2200      	movs	r2, #0
 8003272:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003276:	4834      	ldr	r0, [pc, #208]	; (8003348 <_7SEG_SetNumber+0x350>)
 8003278:	f7fe f92a 	bl	80014d0 <HAL_GPIO_WritePin>
 800327c:	2200      	movs	r2, #0
 800327e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003282:	482f      	ldr	r0, [pc, #188]	; (8003340 <_7SEG_SetNumber+0x348>)
 8003284:	f7fe f924 	bl	80014d0 <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 8003288:	2201      	movs	r2, #1
 800328a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800328e:	482d      	ldr	r0, [pc, #180]	; (8003344 <_7SEG_SetNumber+0x34c>)
 8003290:	f7fe f91e 	bl	80014d0 <HAL_GPIO_WritePin>
				break;
 8003294:	e083      	b.n	800339e <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 8003296:	2200      	movs	r2, #0
 8003298:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800329c:	482a      	ldr	r0, [pc, #168]	; (8003348 <_7SEG_SetNumber+0x350>)
 800329e:	f7fe f917 	bl	80014d0 <HAL_GPIO_WritePin>
 80032a2:	2200      	movs	r2, #0
 80032a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80032a8:	4825      	ldr	r0, [pc, #148]	; (8003340 <_7SEG_SetNumber+0x348>)
 80032aa:	f7fe f911 	bl	80014d0 <HAL_GPIO_WritePin>
 80032ae:	2200      	movs	r2, #0
 80032b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80032b4:	4823      	ldr	r0, [pc, #140]	; (8003344 <_7SEG_SetNumber+0x34c>)
 80032b6:	f7fe f90b 	bl	80014d0 <HAL_GPIO_WritePin>
 80032ba:	2200      	movs	r2, #0
 80032bc:	2140      	movs	r1, #64	; 0x40
 80032be:	4820      	ldr	r0, [pc, #128]	; (8003340 <_7SEG_SetNumber+0x348>)
 80032c0:	f7fe f906 	bl	80014d0 <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 80032c4:	2201      	movs	r2, #1
 80032c6:	2120      	movs	r1, #32
 80032c8:	481d      	ldr	r0, [pc, #116]	; (8003340 <_7SEG_SetNumber+0x348>)
 80032ca:	f7fe f901 	bl	80014d0 <HAL_GPIO_WritePin>
 80032ce:	2201      	movs	r2, #1
 80032d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80032d4:	481c      	ldr	r0, [pc, #112]	; (8003348 <_7SEG_SetNumber+0x350>)
 80032d6:	f7fe f8fb 	bl	80014d0 <HAL_GPIO_WritePin>
 80032da:	2201      	movs	r2, #1
 80032dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80032e0:	4817      	ldr	r0, [pc, #92]	; (8003340 <_7SEG_SetNumber+0x348>)
 80032e2:	f7fe f8f5 	bl	80014d0 <HAL_GPIO_WritePin>
				break;
 80032e6:	e05a      	b.n	800339e <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 80032e8:	2200      	movs	r2, #0
 80032ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80032ee:	4814      	ldr	r0, [pc, #80]	; (8003340 <_7SEG_SetNumber+0x348>)
 80032f0:	f7fe f8ee 	bl	80014d0 <HAL_GPIO_WritePin>
 80032f4:	2200      	movs	r2, #0
 80032f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80032fa:	4812      	ldr	r0, [pc, #72]	; (8003344 <_7SEG_SetNumber+0x34c>)
 80032fc:	f7fe f8e8 	bl	80014d0 <HAL_GPIO_WritePin>
 8003300:	2200      	movs	r2, #0
 8003302:	2140      	movs	r1, #64	; 0x40
 8003304:	480e      	ldr	r0, [pc, #56]	; (8003340 <_7SEG_SetNumber+0x348>)
 8003306:	f7fe f8e3 	bl	80014d0 <HAL_GPIO_WritePin>
 800330a:	2200      	movs	r2, #0
 800330c:	2120      	movs	r1, #32
 800330e:	480c      	ldr	r0, [pc, #48]	; (8003340 <_7SEG_SetNumber+0x348>)
 8003310:	f7fe f8de 	bl	80014d0 <HAL_GPIO_WritePin>
 8003314:	2200      	movs	r2, #0
 8003316:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800331a:	480b      	ldr	r0, [pc, #44]	; (8003348 <_7SEG_SetNumber+0x350>)
 800331c:	f7fe f8d8 	bl	80014d0 <HAL_GPIO_WritePin>
 8003320:	2200      	movs	r2, #0
 8003322:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003326:	4808      	ldr	r0, [pc, #32]	; (8003348 <_7SEG_SetNumber+0x350>)
 8003328:	f7fe f8d2 	bl	80014d0 <HAL_GPIO_WritePin>
 800332c:	2200      	movs	r2, #0
 800332e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003332:	4803      	ldr	r0, [pc, #12]	; (8003340 <_7SEG_SetNumber+0x348>)
 8003334:	f7fe f8cc 	bl	80014d0 <HAL_GPIO_WritePin>
				break;
 8003338:	e031      	b.n	800339e <_7SEG_SetNumber+0x3a6>
 800333a:	bf00      	nop
 800333c:	66666667 	.word	0x66666667
 8003340:	40020c00 	.word	0x40020c00
 8003344:	40020000 	.word	0x40020000
 8003348:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 800334c:	2200      	movs	r2, #0
 800334e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003352:	48c8      	ldr	r0, [pc, #800]	; (8003674 <_7SEG_SetNumber+0x67c>)
 8003354:	f7fe f8bc 	bl	80014d0 <HAL_GPIO_WritePin>
 8003358:	2200      	movs	r2, #0
 800335a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800335e:	48c6      	ldr	r0, [pc, #792]	; (8003678 <_7SEG_SetNumber+0x680>)
 8003360:	f7fe f8b6 	bl	80014d0 <HAL_GPIO_WritePin>
 8003364:	2200      	movs	r2, #0
 8003366:	2140      	movs	r1, #64	; 0x40
 8003368:	48c2      	ldr	r0, [pc, #776]	; (8003674 <_7SEG_SetNumber+0x67c>)
 800336a:	f7fe f8b1 	bl	80014d0 <HAL_GPIO_WritePin>
 800336e:	2200      	movs	r2, #0
 8003370:	2120      	movs	r1, #32
 8003372:	48c0      	ldr	r0, [pc, #768]	; (8003674 <_7SEG_SetNumber+0x67c>)
 8003374:	f7fe f8ac 	bl	80014d0 <HAL_GPIO_WritePin>
 8003378:	2200      	movs	r2, #0
 800337a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800337e:	48bf      	ldr	r0, [pc, #764]	; (800367c <_7SEG_SetNumber+0x684>)
 8003380:	f7fe f8a6 	bl	80014d0 <HAL_GPIO_WritePin>
 8003384:	2200      	movs	r2, #0
 8003386:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800338a:	48ba      	ldr	r0, [pc, #744]	; (8003674 <_7SEG_SetNumber+0x67c>)
 800338c:	f7fe f8a0 	bl	80014d0 <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 8003390:	2201      	movs	r2, #1
 8003392:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003396:	48b9      	ldr	r0, [pc, #740]	; (800367c <_7SEG_SetNumber+0x684>)
 8003398:	f7fe f89a 	bl	80014d0 <HAL_GPIO_WritePin>
				break;
 800339c:	bf00      	nop
		}

		if(dp == ON)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d105      	bne.n	80033b0 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 80033a4:	2200      	movs	r2, #0
 80033a6:	2180      	movs	r1, #128	; 0x80
 80033a8:	48b2      	ldr	r0, [pc, #712]	; (8003674 <_7SEG_SetNumber+0x67c>)
 80033aa:	f7fe f891 	bl	80014d0 <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 80033ae:	e1ff      	b.n	80037b0 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	f040 81fc 	bne.w	80037b0 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 80033b8:	2201      	movs	r2, #1
 80033ba:	2180      	movs	r1, #128	; 0x80
 80033bc:	48ad      	ldr	r0, [pc, #692]	; (8003674 <_7SEG_SetNumber+0x67c>)
 80033be:	f7fe f887 	bl	80014d0 <HAL_GPIO_WritePin>
}
 80033c2:	e1f5      	b.n	80037b0 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	f040 81f2 	bne.w	80037b0 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 80033cc:	68b9      	ldr	r1, [r7, #8]
 80033ce:	4bac      	ldr	r3, [pc, #688]	; (8003680 <_7SEG_SetNumber+0x688>)
 80033d0:	fb83 2301 	smull	r2, r3, r3, r1
 80033d4:	109a      	asrs	r2, r3, #2
 80033d6:	17cb      	asrs	r3, r1, #31
 80033d8:	1ad2      	subs	r2, r2, r3
 80033da:	4613      	mov	r3, r2
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	4413      	add	r3, r2
 80033e0:	005b      	lsls	r3, r3, #1
 80033e2:	1aca      	subs	r2, r1, r3
 80033e4:	2a09      	cmp	r2, #9
 80033e6:	f200 81d0 	bhi.w	800378a <_7SEG_SetNumber+0x792>
 80033ea:	a301      	add	r3, pc, #4	; (adr r3, 80033f0 <_7SEG_SetNumber+0x3f8>)
 80033ec:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 80033f0:	08003419 	.word	0x08003419
 80033f4:	0800346f 	.word	0x0800346f
 80033f8:	080034c5 	.word	0x080034c5
 80033fc:	0800351b 	.word	0x0800351b
 8003400:	08003571 	.word	0x08003571
 8003404:	080035c7 	.word	0x080035c7
 8003408:	0800361d 	.word	0x0800361d
 800340c:	08003689 	.word	0x08003689
 8003410:	080036df 	.word	0x080036df
 8003414:	08003735 	.word	0x08003735
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8003418:	2200      	movs	r2, #0
 800341a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800341e:	4899      	ldr	r0, [pc, #612]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003420:	f7fe f856 	bl	80014d0 <HAL_GPIO_WritePin>
 8003424:	2200      	movs	r2, #0
 8003426:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800342a:	4896      	ldr	r0, [pc, #600]	; (8003684 <_7SEG_SetNumber+0x68c>)
 800342c:	f7fe f850 	bl	80014d0 <HAL_GPIO_WritePin>
 8003430:	2200      	movs	r2, #0
 8003432:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003436:	4893      	ldr	r0, [pc, #588]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003438:	f7fe f84a 	bl	80014d0 <HAL_GPIO_WritePin>
 800343c:	2200      	movs	r2, #0
 800343e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003442:	4890      	ldr	r0, [pc, #576]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003444:	f7fe f844 	bl	80014d0 <HAL_GPIO_WritePin>
 8003448:	2200      	movs	r2, #0
 800344a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800344e:	488d      	ldr	r0, [pc, #564]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003450:	f7fe f83e 	bl	80014d0 <HAL_GPIO_WritePin>
 8003454:	2200      	movs	r2, #0
 8003456:	f44f 7180 	mov.w	r1, #256	; 0x100
 800345a:	488a      	ldr	r0, [pc, #552]	; (8003684 <_7SEG_SetNumber+0x68c>)
 800345c:	f7fe f838 	bl	80014d0 <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 8003460:	2201      	movs	r2, #1
 8003462:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003466:	4887      	ldr	r0, [pc, #540]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003468:	f7fe f832 	bl	80014d0 <HAL_GPIO_WritePin>
				break;
 800346c:	e18d      	b.n	800378a <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 800346e:	2200      	movs	r2, #0
 8003470:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003474:	4883      	ldr	r0, [pc, #524]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003476:	f7fe f82b 	bl	80014d0 <HAL_GPIO_WritePin>
 800347a:	2200      	movs	r2, #0
 800347c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003480:	4880      	ldr	r0, [pc, #512]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003482:	f7fe f825 	bl	80014d0 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 8003486:	2201      	movs	r2, #1
 8003488:	f44f 7100 	mov.w	r1, #512	; 0x200
 800348c:	487d      	ldr	r0, [pc, #500]	; (8003684 <_7SEG_SetNumber+0x68c>)
 800348e:	f7fe f81f 	bl	80014d0 <HAL_GPIO_WritePin>
 8003492:	2201      	movs	r2, #1
 8003494:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003498:	487a      	ldr	r0, [pc, #488]	; (8003684 <_7SEG_SetNumber+0x68c>)
 800349a:	f7fe f819 	bl	80014d0 <HAL_GPIO_WritePin>
 800349e:	2201      	movs	r2, #1
 80034a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80034a4:	4877      	ldr	r0, [pc, #476]	; (8003684 <_7SEG_SetNumber+0x68c>)
 80034a6:	f7fe f813 	bl	80014d0 <HAL_GPIO_WritePin>
 80034aa:	2201      	movs	r2, #1
 80034ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80034b0:	4874      	ldr	r0, [pc, #464]	; (8003684 <_7SEG_SetNumber+0x68c>)
 80034b2:	f7fe f80d 	bl	80014d0 <HAL_GPIO_WritePin>
 80034b6:	2201      	movs	r2, #1
 80034b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80034bc:	4871      	ldr	r0, [pc, #452]	; (8003684 <_7SEG_SetNumber+0x68c>)
 80034be:	f7fe f807 	bl	80014d0 <HAL_GPIO_WritePin>
				break;
 80034c2:	e162      	b.n	800378a <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 80034c4:	2200      	movs	r2, #0
 80034c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80034ca:	486e      	ldr	r0, [pc, #440]	; (8003684 <_7SEG_SetNumber+0x68c>)
 80034cc:	f7fe f800 	bl	80014d0 <HAL_GPIO_WritePin>
 80034d0:	2200      	movs	r2, #0
 80034d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80034d6:	486b      	ldr	r0, [pc, #428]	; (8003684 <_7SEG_SetNumber+0x68c>)
 80034d8:	f7fd fffa 	bl	80014d0 <HAL_GPIO_WritePin>
 80034dc:	2200      	movs	r2, #0
 80034de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80034e2:	4868      	ldr	r0, [pc, #416]	; (8003684 <_7SEG_SetNumber+0x68c>)
 80034e4:	f7fd fff4 	bl	80014d0 <HAL_GPIO_WritePin>
 80034e8:	2200      	movs	r2, #0
 80034ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80034ee:	4865      	ldr	r0, [pc, #404]	; (8003684 <_7SEG_SetNumber+0x68c>)
 80034f0:	f7fd ffee 	bl	80014d0 <HAL_GPIO_WritePin>
 80034f4:	2200      	movs	r2, #0
 80034f6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80034fa:	4862      	ldr	r0, [pc, #392]	; (8003684 <_7SEG_SetNumber+0x68c>)
 80034fc:	f7fd ffe8 	bl	80014d0 <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8003500:	2201      	movs	r2, #1
 8003502:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003506:	485f      	ldr	r0, [pc, #380]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003508:	f7fd ffe2 	bl	80014d0 <HAL_GPIO_WritePin>
 800350c:	2201      	movs	r2, #1
 800350e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003512:	485c      	ldr	r0, [pc, #368]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003514:	f7fd ffdc 	bl	80014d0 <HAL_GPIO_WritePin>
				break;
 8003518:	e137      	b.n	800378a <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 800351a:	2200      	movs	r2, #0
 800351c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003520:	4858      	ldr	r0, [pc, #352]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003522:	f7fd ffd5 	bl	80014d0 <HAL_GPIO_WritePin>
 8003526:	2200      	movs	r2, #0
 8003528:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800352c:	4855      	ldr	r0, [pc, #340]	; (8003684 <_7SEG_SetNumber+0x68c>)
 800352e:	f7fd ffcf 	bl	80014d0 <HAL_GPIO_WritePin>
 8003532:	2200      	movs	r2, #0
 8003534:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003538:	4852      	ldr	r0, [pc, #328]	; (8003684 <_7SEG_SetNumber+0x68c>)
 800353a:	f7fd ffc9 	bl	80014d0 <HAL_GPIO_WritePin>
 800353e:	2200      	movs	r2, #0
 8003540:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003544:	484f      	ldr	r0, [pc, #316]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003546:	f7fd ffc3 	bl	80014d0 <HAL_GPIO_WritePin>
 800354a:	2200      	movs	r2, #0
 800354c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003550:	484c      	ldr	r0, [pc, #304]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003552:	f7fd ffbd 	bl	80014d0 <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8003556:	2201      	movs	r2, #1
 8003558:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800355c:	4849      	ldr	r0, [pc, #292]	; (8003684 <_7SEG_SetNumber+0x68c>)
 800355e:	f7fd ffb7 	bl	80014d0 <HAL_GPIO_WritePin>
 8003562:	2201      	movs	r2, #1
 8003564:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003568:	4846      	ldr	r0, [pc, #280]	; (8003684 <_7SEG_SetNumber+0x68c>)
 800356a:	f7fd ffb1 	bl	80014d0 <HAL_GPIO_WritePin>
				break;
 800356e:	e10c      	b.n	800378a <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8003570:	2200      	movs	r2, #0
 8003572:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003576:	4843      	ldr	r0, [pc, #268]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003578:	f7fd ffaa 	bl	80014d0 <HAL_GPIO_WritePin>
 800357c:	2200      	movs	r2, #0
 800357e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003582:	4840      	ldr	r0, [pc, #256]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003584:	f7fd ffa4 	bl	80014d0 <HAL_GPIO_WritePin>
 8003588:	2200      	movs	r2, #0
 800358a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800358e:	483d      	ldr	r0, [pc, #244]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003590:	f7fd ff9e 	bl	80014d0 <HAL_GPIO_WritePin>
 8003594:	2200      	movs	r2, #0
 8003596:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800359a:	483a      	ldr	r0, [pc, #232]	; (8003684 <_7SEG_SetNumber+0x68c>)
 800359c:	f7fd ff98 	bl	80014d0 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 80035a0:	2201      	movs	r2, #1
 80035a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80035a6:	4837      	ldr	r0, [pc, #220]	; (8003684 <_7SEG_SetNumber+0x68c>)
 80035a8:	f7fd ff92 	bl	80014d0 <HAL_GPIO_WritePin>
 80035ac:	2201      	movs	r2, #1
 80035ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80035b2:	4834      	ldr	r0, [pc, #208]	; (8003684 <_7SEG_SetNumber+0x68c>)
 80035b4:	f7fd ff8c 	bl	80014d0 <HAL_GPIO_WritePin>
 80035b8:	2201      	movs	r2, #1
 80035ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80035be:	4831      	ldr	r0, [pc, #196]	; (8003684 <_7SEG_SetNumber+0x68c>)
 80035c0:	f7fd ff86 	bl	80014d0 <HAL_GPIO_WritePin>
				break;
 80035c4:	e0e1      	b.n	800378a <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 80035c6:	2200      	movs	r2, #0
 80035c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80035cc:	482d      	ldr	r0, [pc, #180]	; (8003684 <_7SEG_SetNumber+0x68c>)
 80035ce:	f7fd ff7f 	bl	80014d0 <HAL_GPIO_WritePin>
 80035d2:	2200      	movs	r2, #0
 80035d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80035d8:	482a      	ldr	r0, [pc, #168]	; (8003684 <_7SEG_SetNumber+0x68c>)
 80035da:	f7fd ff79 	bl	80014d0 <HAL_GPIO_WritePin>
 80035de:	2200      	movs	r2, #0
 80035e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80035e4:	4827      	ldr	r0, [pc, #156]	; (8003684 <_7SEG_SetNumber+0x68c>)
 80035e6:	f7fd ff73 	bl	80014d0 <HAL_GPIO_WritePin>
 80035ea:	2200      	movs	r2, #0
 80035ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80035f0:	4824      	ldr	r0, [pc, #144]	; (8003684 <_7SEG_SetNumber+0x68c>)
 80035f2:	f7fd ff6d 	bl	80014d0 <HAL_GPIO_WritePin>
 80035f6:	2200      	movs	r2, #0
 80035f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80035fc:	4821      	ldr	r0, [pc, #132]	; (8003684 <_7SEG_SetNumber+0x68c>)
 80035fe:	f7fd ff67 	bl	80014d0 <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8003602:	2201      	movs	r2, #1
 8003604:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003608:	481e      	ldr	r0, [pc, #120]	; (8003684 <_7SEG_SetNumber+0x68c>)
 800360a:	f7fd ff61 	bl	80014d0 <HAL_GPIO_WritePin>
 800360e:	2201      	movs	r2, #1
 8003610:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003614:	481b      	ldr	r0, [pc, #108]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003616:	f7fd ff5b 	bl	80014d0 <HAL_GPIO_WritePin>
				break;
 800361a:	e0b6      	b.n	800378a <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 800361c:	2200      	movs	r2, #0
 800361e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003622:	4818      	ldr	r0, [pc, #96]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003624:	f7fd ff54 	bl	80014d0 <HAL_GPIO_WritePin>
 8003628:	2200      	movs	r2, #0
 800362a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800362e:	4815      	ldr	r0, [pc, #84]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003630:	f7fd ff4e 	bl	80014d0 <HAL_GPIO_WritePin>
 8003634:	2200      	movs	r2, #0
 8003636:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800363a:	4812      	ldr	r0, [pc, #72]	; (8003684 <_7SEG_SetNumber+0x68c>)
 800363c:	f7fd ff48 	bl	80014d0 <HAL_GPIO_WritePin>
 8003640:	2200      	movs	r2, #0
 8003642:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003646:	480f      	ldr	r0, [pc, #60]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003648:	f7fd ff42 	bl	80014d0 <HAL_GPIO_WritePin>
 800364c:	2200      	movs	r2, #0
 800364e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003652:	480c      	ldr	r0, [pc, #48]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003654:	f7fd ff3c 	bl	80014d0 <HAL_GPIO_WritePin>
 8003658:	2200      	movs	r2, #0
 800365a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800365e:	4809      	ldr	r0, [pc, #36]	; (8003684 <_7SEG_SetNumber+0x68c>)
 8003660:	f7fd ff36 	bl	80014d0 <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8003664:	2201      	movs	r2, #1
 8003666:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800366a:	4806      	ldr	r0, [pc, #24]	; (8003684 <_7SEG_SetNumber+0x68c>)
 800366c:	f7fd ff30 	bl	80014d0 <HAL_GPIO_WritePin>
				break;
 8003670:	e08b      	b.n	800378a <_7SEG_SetNumber+0x792>
 8003672:	bf00      	nop
 8003674:	40020c00 	.word	0x40020c00
 8003678:	40020000 	.word	0x40020000
 800367c:	40020800 	.word	0x40020800
 8003680:	66666667 	.word	0x66666667
 8003684:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8003688:	2200      	movs	r2, #0
 800368a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800368e:	484a      	ldr	r0, [pc, #296]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 8003690:	f7fd ff1e 	bl	80014d0 <HAL_GPIO_WritePin>
 8003694:	2200      	movs	r2, #0
 8003696:	f44f 7100 	mov.w	r1, #512	; 0x200
 800369a:	4847      	ldr	r0, [pc, #284]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 800369c:	f7fd ff18 	bl	80014d0 <HAL_GPIO_WritePin>
 80036a0:	2200      	movs	r2, #0
 80036a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80036a6:	4844      	ldr	r0, [pc, #272]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 80036a8:	f7fd ff12 	bl	80014d0 <HAL_GPIO_WritePin>
 80036ac:	2200      	movs	r2, #0
 80036ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80036b2:	4841      	ldr	r0, [pc, #260]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 80036b4:	f7fd ff0c 	bl	80014d0 <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 80036b8:	2201      	movs	r2, #1
 80036ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80036be:	483e      	ldr	r0, [pc, #248]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 80036c0:	f7fd ff06 	bl	80014d0 <HAL_GPIO_WritePin>
 80036c4:	2201      	movs	r2, #1
 80036c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80036ca:	483b      	ldr	r0, [pc, #236]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 80036cc:	f7fd ff00 	bl	80014d0 <HAL_GPIO_WritePin>
 80036d0:	2201      	movs	r2, #1
 80036d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80036d6:	4838      	ldr	r0, [pc, #224]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 80036d8:	f7fd fefa 	bl	80014d0 <HAL_GPIO_WritePin>
				break;
 80036dc:	e055      	b.n	800378a <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 80036de:	2200      	movs	r2, #0
 80036e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80036e4:	4834      	ldr	r0, [pc, #208]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 80036e6:	f7fd fef3 	bl	80014d0 <HAL_GPIO_WritePin>
 80036ea:	2200      	movs	r2, #0
 80036ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80036f0:	4831      	ldr	r0, [pc, #196]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 80036f2:	f7fd feed 	bl	80014d0 <HAL_GPIO_WritePin>
 80036f6:	2200      	movs	r2, #0
 80036f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80036fc:	482e      	ldr	r0, [pc, #184]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 80036fe:	f7fd fee7 	bl	80014d0 <HAL_GPIO_WritePin>
 8003702:	2200      	movs	r2, #0
 8003704:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003708:	482b      	ldr	r0, [pc, #172]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 800370a:	f7fd fee1 	bl	80014d0 <HAL_GPIO_WritePin>
 800370e:	2200      	movs	r2, #0
 8003710:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003714:	4828      	ldr	r0, [pc, #160]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 8003716:	f7fd fedb 	bl	80014d0 <HAL_GPIO_WritePin>
 800371a:	2200      	movs	r2, #0
 800371c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003720:	4825      	ldr	r0, [pc, #148]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 8003722:	f7fd fed5 	bl	80014d0 <HAL_GPIO_WritePin>
 8003726:	2200      	movs	r2, #0
 8003728:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800372c:	4822      	ldr	r0, [pc, #136]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 800372e:	f7fd fecf 	bl	80014d0 <HAL_GPIO_WritePin>
				break;
 8003732:	e02a      	b.n	800378a <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8003734:	2200      	movs	r2, #0
 8003736:	f44f 7100 	mov.w	r1, #512	; 0x200
 800373a:	481f      	ldr	r0, [pc, #124]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 800373c:	f7fd fec8 	bl	80014d0 <HAL_GPIO_WritePin>
 8003740:	2200      	movs	r2, #0
 8003742:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003746:	481c      	ldr	r0, [pc, #112]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 8003748:	f7fd fec2 	bl	80014d0 <HAL_GPIO_WritePin>
 800374c:	2200      	movs	r2, #0
 800374e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003752:	4819      	ldr	r0, [pc, #100]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 8003754:	f7fd febc 	bl	80014d0 <HAL_GPIO_WritePin>
 8003758:	2200      	movs	r2, #0
 800375a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800375e:	4816      	ldr	r0, [pc, #88]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 8003760:	f7fd feb6 	bl	80014d0 <HAL_GPIO_WritePin>
 8003764:	2200      	movs	r2, #0
 8003766:	f44f 7180 	mov.w	r1, #256	; 0x100
 800376a:	4813      	ldr	r0, [pc, #76]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 800376c:	f7fd feb0 	bl	80014d0 <HAL_GPIO_WritePin>
 8003770:	2200      	movs	r2, #0
 8003772:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003776:	4810      	ldr	r0, [pc, #64]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 8003778:	f7fd feaa 	bl	80014d0 <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 800377c:	2201      	movs	r2, #1
 800377e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003782:	480d      	ldr	r0, [pc, #52]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 8003784:	f7fd fea4 	bl	80014d0 <HAL_GPIO_WritePin>
				break;
 8003788:	bf00      	nop
		if(dp == ON)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2b01      	cmp	r3, #1
 800378e:	d106      	bne.n	800379e <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 8003790:	2200      	movs	r2, #0
 8003792:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003796:	4808      	ldr	r0, [pc, #32]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 8003798:	f7fd fe9a 	bl	80014d0 <HAL_GPIO_WritePin>
}
 800379c:	e008      	b.n	80037b0 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d105      	bne.n	80037b0 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 80037a4:	2201      	movs	r2, #1
 80037a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80037aa:	4803      	ldr	r0, [pc, #12]	; (80037b8 <_7SEG_SetNumber+0x7c0>)
 80037ac:	f7fd fe90 	bl	80014d0 <HAL_GPIO_WritePin>
}
 80037b0:	bf00      	nop
 80037b2:	3710      	adds	r7, #16
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	40021000 	.word	0x40021000

080037bc <CLCD_GPIO_Init>:
#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b086      	sub	sp, #24
 80037c0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80037c2:	2300      	movs	r3, #0
 80037c4:	603b      	str	r3, [r7, #0]
 80037c6:	4a23      	ldr	r2, [pc, #140]	; (8003854 <CLCD_GPIO_Init+0x98>)
 80037c8:	4b22      	ldr	r3, [pc, #136]	; (8003854 <CLCD_GPIO_Init+0x98>)
 80037ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037cc:	f043 0310 	orr.w	r3, r3, #16
 80037d0:	6313      	str	r3, [r2, #48]	; 0x30
 80037d2:	4b20      	ldr	r3, [pc, #128]	; (8003854 <CLCD_GPIO_Init+0x98>)
 80037d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037d6:	f003 0310 	and.w	r3, r3, #16
 80037da:	603b      	str	r3, [r7, #0]
 80037dc:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 80037de:	2301      	movs	r3, #1
 80037e0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037e2:	2301      	movs	r3, #1
 80037e4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037e6:	2300      	movs	r3, #0
 80037e8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037ea:	2300      	movs	r3, #0
 80037ec:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 80037ee:	1d3b      	adds	r3, r7, #4
 80037f0:	4619      	mov	r1, r3
 80037f2:	4819      	ldr	r0, [pc, #100]	; (8003858 <CLCD_GPIO_Init+0x9c>)
 80037f4:	f7fd fcd2 	bl	800119c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 80037f8:	2302      	movs	r3, #2
 80037fa:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 80037fc:	1d3b      	adds	r3, r7, #4
 80037fe:	4619      	mov	r1, r3
 8003800:	4815      	ldr	r0, [pc, #84]	; (8003858 <CLCD_GPIO_Init+0x9c>)
 8003802:	f7fd fccb 	bl	800119c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8003806:	2304      	movs	r3, #4
 8003808:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 800380a:	1d3b      	adds	r3, r7, #4
 800380c:	4619      	mov	r1, r3
 800380e:	4812      	ldr	r0, [pc, #72]	; (8003858 <CLCD_GPIO_Init+0x9c>)
 8003810:	f7fd fcc4 	bl	800119c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8003814:	2310      	movs	r3, #16
 8003816:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8003818:	1d3b      	adds	r3, r7, #4
 800381a:	4619      	mov	r1, r3
 800381c:	480e      	ldr	r0, [pc, #56]	; (8003858 <CLCD_GPIO_Init+0x9c>)
 800381e:	f7fd fcbd 	bl	800119c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8003822:	2320      	movs	r3, #32
 8003824:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8003826:	1d3b      	adds	r3, r7, #4
 8003828:	4619      	mov	r1, r3
 800382a:	480b      	ldr	r0, [pc, #44]	; (8003858 <CLCD_GPIO_Init+0x9c>)
 800382c:	f7fd fcb6 	bl	800119c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8003830:	2340      	movs	r3, #64	; 0x40
 8003832:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8003834:	1d3b      	adds	r3, r7, #4
 8003836:	4619      	mov	r1, r3
 8003838:	4807      	ldr	r0, [pc, #28]	; (8003858 <CLCD_GPIO_Init+0x9c>)
 800383a:	f7fd fcaf 	bl	800119c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 800383e:	2380      	movs	r3, #128	; 0x80
 8003840:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8003842:	1d3b      	adds	r3, r7, #4
 8003844:	4619      	mov	r1, r3
 8003846:	4804      	ldr	r0, [pc, #16]	; (8003858 <CLCD_GPIO_Init+0x9c>)
 8003848:	f7fd fca8 	bl	800119c <HAL_GPIO_Init>
}
 800384c:	bf00      	nop
 800384e:	3718      	adds	r7, #24
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	40023800 	.word	0x40023800
 8003858:	40021000 	.word	0x40021000

0800385c <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	4603      	mov	r3, r0
 8003864:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8003866:	4a61      	ldr	r2, [pc, #388]	; (80039ec <CLCD_Write_Instruction+0x190>)
 8003868:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800386c:	2b00      	cmp	r3, #0
 800386e:	da04      	bge.n	800387a <CLCD_Write_Instruction+0x1e>
 8003870:	4b5e      	ldr	r3, [pc, #376]	; (80039ec <CLCD_Write_Instruction+0x190>)
 8003872:	695b      	ldr	r3, [r3, #20]
 8003874:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003878:	e003      	b.n	8003882 <CLCD_Write_Instruction+0x26>
 800387a:	4b5c      	ldr	r3, [pc, #368]	; (80039ec <CLCD_Write_Instruction+0x190>)
 800387c:	695b      	ldr	r3, [r3, #20]
 800387e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003882:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8003884:	4a59      	ldr	r2, [pc, #356]	; (80039ec <CLCD_Write_Instruction+0x190>)
 8003886:	79fb      	ldrb	r3, [r7, #7]
 8003888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800388c:	2b00      	cmp	r3, #0
 800388e:	d004      	beq.n	800389a <CLCD_Write_Instruction+0x3e>
 8003890:	4b56      	ldr	r3, [pc, #344]	; (80039ec <CLCD_Write_Instruction+0x190>)
 8003892:	695b      	ldr	r3, [r3, #20]
 8003894:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003898:	e003      	b.n	80038a2 <CLCD_Write_Instruction+0x46>
 800389a:	4b54      	ldr	r3, [pc, #336]	; (80039ec <CLCD_Write_Instruction+0x190>)
 800389c:	695b      	ldr	r3, [r3, #20]
 800389e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80038a2:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80038a4:	4a51      	ldr	r2, [pc, #324]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80038a6:	79fb      	ldrb	r3, [r7, #7]
 80038a8:	f003 0320 	and.w	r3, r3, #32
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d004      	beq.n	80038ba <CLCD_Write_Instruction+0x5e>
 80038b0:	4b4e      	ldr	r3, [pc, #312]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80038b2:	695b      	ldr	r3, [r3, #20]
 80038b4:	f043 0320 	orr.w	r3, r3, #32
 80038b8:	e003      	b.n	80038c2 <CLCD_Write_Instruction+0x66>
 80038ba:	4b4c      	ldr	r3, [pc, #304]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80038bc:	695b      	ldr	r3, [r3, #20]
 80038be:	f023 0320 	bic.w	r3, r3, #32
 80038c2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80038c4:	4a49      	ldr	r2, [pc, #292]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80038c6:	79fb      	ldrb	r3, [r7, #7]
 80038c8:	f003 0310 	and.w	r3, r3, #16
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d004      	beq.n	80038da <CLCD_Write_Instruction+0x7e>
 80038d0:	4b46      	ldr	r3, [pc, #280]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80038d2:	695b      	ldr	r3, [r3, #20]
 80038d4:	f043 0310 	orr.w	r3, r3, #16
 80038d8:	e003      	b.n	80038e2 <CLCD_Write_Instruction+0x86>
 80038da:	4b44      	ldr	r3, [pc, #272]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	f023 0310 	bic.w	r3, r3, #16
 80038e2:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 80038e4:	4a41      	ldr	r2, [pc, #260]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80038e6:	4b41      	ldr	r3, [pc, #260]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80038e8:	695b      	ldr	r3, [r3, #20]
 80038ea:	f023 0301 	bic.w	r3, r3, #1
 80038ee:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80038f0:	4a3e      	ldr	r2, [pc, #248]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80038f2:	4b3e      	ldr	r3, [pc, #248]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80038f4:	695b      	ldr	r3, [r3, #20]
 80038f6:	f023 0302 	bic.w	r3, r3, #2
 80038fa:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80038fc:	4a3b      	ldr	r2, [pc, #236]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80038fe:	4b3b      	ldr	r3, [pc, #236]	; (80039ec <CLCD_Write_Instruction+0x190>)
 8003900:	695b      	ldr	r3, [r3, #20]
 8003902:	f023 0304 	bic.w	r3, r3, #4
 8003906:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8003908:	4a38      	ldr	r2, [pc, #224]	; (80039ec <CLCD_Write_Instruction+0x190>)
 800390a:	4b38      	ldr	r3, [pc, #224]	; (80039ec <CLCD_Write_Instruction+0x190>)
 800390c:	695b      	ldr	r3, [r3, #20]
 800390e:	f043 0304 	orr.w	r3, r3, #4
 8003912:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8003914:	4a35      	ldr	r2, [pc, #212]	; (80039ec <CLCD_Write_Instruction+0x190>)
 8003916:	4b35      	ldr	r3, [pc, #212]	; (80039ec <CLCD_Write_Instruction+0x190>)
 8003918:	695b      	ldr	r3, [r3, #20]
 800391a:	f023 0304 	bic.w	r3, r3, #4
 800391e:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8003920:	4a32      	ldr	r2, [pc, #200]	; (80039ec <CLCD_Write_Instruction+0x190>)
 8003922:	79fb      	ldrb	r3, [r7, #7]
 8003924:	f003 0308 	and.w	r3, r3, #8
 8003928:	2b00      	cmp	r3, #0
 800392a:	d004      	beq.n	8003936 <CLCD_Write_Instruction+0xda>
 800392c:	4b2f      	ldr	r3, [pc, #188]	; (80039ec <CLCD_Write_Instruction+0x190>)
 800392e:	695b      	ldr	r3, [r3, #20]
 8003930:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003934:	e003      	b.n	800393e <CLCD_Write_Instruction+0xe2>
 8003936:	4b2d      	ldr	r3, [pc, #180]	; (80039ec <CLCD_Write_Instruction+0x190>)
 8003938:	695b      	ldr	r3, [r3, #20]
 800393a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800393e:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8003940:	4a2a      	ldr	r2, [pc, #168]	; (80039ec <CLCD_Write_Instruction+0x190>)
 8003942:	79fb      	ldrb	r3, [r7, #7]
 8003944:	f003 0304 	and.w	r3, r3, #4
 8003948:	2b00      	cmp	r3, #0
 800394a:	d004      	beq.n	8003956 <CLCD_Write_Instruction+0xfa>
 800394c:	4b27      	ldr	r3, [pc, #156]	; (80039ec <CLCD_Write_Instruction+0x190>)
 800394e:	695b      	ldr	r3, [r3, #20]
 8003950:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003954:	e003      	b.n	800395e <CLCD_Write_Instruction+0x102>
 8003956:	4b25      	ldr	r3, [pc, #148]	; (80039ec <CLCD_Write_Instruction+0x190>)
 8003958:	695b      	ldr	r3, [r3, #20]
 800395a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800395e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8003960:	4a22      	ldr	r2, [pc, #136]	; (80039ec <CLCD_Write_Instruction+0x190>)
 8003962:	79fb      	ldrb	r3, [r7, #7]
 8003964:	f003 0302 	and.w	r3, r3, #2
 8003968:	2b00      	cmp	r3, #0
 800396a:	d004      	beq.n	8003976 <CLCD_Write_Instruction+0x11a>
 800396c:	4b1f      	ldr	r3, [pc, #124]	; (80039ec <CLCD_Write_Instruction+0x190>)
 800396e:	695b      	ldr	r3, [r3, #20]
 8003970:	f043 0320 	orr.w	r3, r3, #32
 8003974:	e003      	b.n	800397e <CLCD_Write_Instruction+0x122>
 8003976:	4b1d      	ldr	r3, [pc, #116]	; (80039ec <CLCD_Write_Instruction+0x190>)
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	f023 0320 	bic.w	r3, r3, #32
 800397e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8003980:	4a1a      	ldr	r2, [pc, #104]	; (80039ec <CLCD_Write_Instruction+0x190>)
 8003982:	79fb      	ldrb	r3, [r7, #7]
 8003984:	f003 0301 	and.w	r3, r3, #1
 8003988:	2b00      	cmp	r3, #0
 800398a:	d004      	beq.n	8003996 <CLCD_Write_Instruction+0x13a>
 800398c:	4b17      	ldr	r3, [pc, #92]	; (80039ec <CLCD_Write_Instruction+0x190>)
 800398e:	695b      	ldr	r3, [r3, #20]
 8003990:	f043 0310 	orr.w	r3, r3, #16
 8003994:	e003      	b.n	800399e <CLCD_Write_Instruction+0x142>
 8003996:	4b15      	ldr	r3, [pc, #84]	; (80039ec <CLCD_Write_Instruction+0x190>)
 8003998:	695b      	ldr	r3, [r3, #20]
 800399a:	f023 0310 	bic.w	r3, r3, #16
 800399e:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 80039a0:	4a12      	ldr	r2, [pc, #72]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80039a2:	4b12      	ldr	r3, [pc, #72]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80039a4:	695b      	ldr	r3, [r3, #20]
 80039a6:	f023 0301 	bic.w	r3, r3, #1
 80039aa:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80039ac:	4a0f      	ldr	r2, [pc, #60]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80039ae:	4b0f      	ldr	r3, [pc, #60]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80039b0:	695b      	ldr	r3, [r3, #20]
 80039b2:	f023 0302 	bic.w	r3, r3, #2
 80039b6:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80039b8:	4a0c      	ldr	r2, [pc, #48]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80039ba:	4b0c      	ldr	r3, [pc, #48]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80039bc:	695b      	ldr	r3, [r3, #20]
 80039be:	f023 0304 	bic.w	r3, r3, #4
 80039c2:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80039c4:	4a09      	ldr	r2, [pc, #36]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80039c6:	4b09      	ldr	r3, [pc, #36]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80039c8:	695b      	ldr	r3, [r3, #20]
 80039ca:	f043 0304 	orr.w	r3, r3, #4
 80039ce:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80039d0:	4a06      	ldr	r2, [pc, #24]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80039d2:	4b06      	ldr	r3, [pc, #24]	; (80039ec <CLCD_Write_Instruction+0x190>)
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	f023 0304 	bic.w	r3, r3, #4
 80039da:	6153      	str	r3, [r2, #20]
	Delay(0x1ffff);
 80039dc:	4804      	ldr	r0, [pc, #16]	; (80039f0 <CLCD_Write_Instruction+0x194>)
 80039de:	f000 f94d 	bl	8003c7c <Delay>
}
 80039e2:	bf00      	nop
 80039e4:	3708      	adds	r7, #8
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	40021000 	.word	0x40021000
 80039f0:	0001ffff 	.word	0x0001ffff

080039f4 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	4603      	mov	r3, r0
 80039fc:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80039fe:	4a61      	ldr	r2, [pc, #388]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	da04      	bge.n	8003a12 <CLCD_Write_Display+0x1e>
 8003a08:	4b5e      	ldr	r3, [pc, #376]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003a0a:	695b      	ldr	r3, [r3, #20]
 8003a0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a10:	e003      	b.n	8003a1a <CLCD_Write_Display+0x26>
 8003a12:	4b5c      	ldr	r3, [pc, #368]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a1a:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8003a1c:	4a59      	ldr	r2, [pc, #356]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003a1e:	79fb      	ldrb	r3, [r7, #7]
 8003a20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d004      	beq.n	8003a32 <CLCD_Write_Display+0x3e>
 8003a28:	4b56      	ldr	r3, [pc, #344]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003a2a:	695b      	ldr	r3, [r3, #20]
 8003a2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a30:	e003      	b.n	8003a3a <CLCD_Write_Display+0x46>
 8003a32:	4b54      	ldr	r3, [pc, #336]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003a34:	695b      	ldr	r3, [r3, #20]
 8003a36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a3a:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8003a3c:	4a51      	ldr	r2, [pc, #324]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003a3e:	79fb      	ldrb	r3, [r7, #7]
 8003a40:	f003 0320 	and.w	r3, r3, #32
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d004      	beq.n	8003a52 <CLCD_Write_Display+0x5e>
 8003a48:	4b4e      	ldr	r3, [pc, #312]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003a4a:	695b      	ldr	r3, [r3, #20]
 8003a4c:	f043 0320 	orr.w	r3, r3, #32
 8003a50:	e003      	b.n	8003a5a <CLCD_Write_Display+0x66>
 8003a52:	4b4c      	ldr	r3, [pc, #304]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003a54:	695b      	ldr	r3, [r3, #20]
 8003a56:	f023 0320 	bic.w	r3, r3, #32
 8003a5a:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8003a5c:	4a49      	ldr	r2, [pc, #292]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003a5e:	79fb      	ldrb	r3, [r7, #7]
 8003a60:	f003 0310 	and.w	r3, r3, #16
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d004      	beq.n	8003a72 <CLCD_Write_Display+0x7e>
 8003a68:	4b46      	ldr	r3, [pc, #280]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003a6a:	695b      	ldr	r3, [r3, #20]
 8003a6c:	f043 0310 	orr.w	r3, r3, #16
 8003a70:	e003      	b.n	8003a7a <CLCD_Write_Display+0x86>
 8003a72:	4b44      	ldr	r3, [pc, #272]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003a74:	695b      	ldr	r3, [r3, #20]
 8003a76:	f023 0310 	bic.w	r3, r3, #16
 8003a7a:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8003a7c:	4a41      	ldr	r2, [pc, #260]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003a7e:	4b41      	ldr	r3, [pc, #260]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003a80:	695b      	ldr	r3, [r3, #20]
 8003a82:	f043 0301 	orr.w	r3, r3, #1
 8003a86:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8003a88:	4a3e      	ldr	r2, [pc, #248]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003a8a:	4b3e      	ldr	r3, [pc, #248]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	f023 0302 	bic.w	r3, r3, #2
 8003a92:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8003a94:	4a3b      	ldr	r2, [pc, #236]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003a96:	4b3b      	ldr	r3, [pc, #236]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003a98:	695b      	ldr	r3, [r3, #20]
 8003a9a:	f023 0304 	bic.w	r3, r3, #4
 8003a9e:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8003aa0:	4a38      	ldr	r2, [pc, #224]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003aa2:	4b38      	ldr	r3, [pc, #224]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003aa4:	695b      	ldr	r3, [r3, #20]
 8003aa6:	f043 0304 	orr.w	r3, r3, #4
 8003aaa:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8003aac:	4a35      	ldr	r2, [pc, #212]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003aae:	4b35      	ldr	r3, [pc, #212]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003ab0:	695b      	ldr	r3, [r3, #20]
 8003ab2:	f023 0304 	bic.w	r3, r3, #4
 8003ab6:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8003ab8:	4a32      	ldr	r2, [pc, #200]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003aba:	79fb      	ldrb	r3, [r7, #7]
 8003abc:	f003 0308 	and.w	r3, r3, #8
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d004      	beq.n	8003ace <CLCD_Write_Display+0xda>
 8003ac4:	4b2f      	ldr	r3, [pc, #188]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003ac6:	695b      	ldr	r3, [r3, #20]
 8003ac8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003acc:	e003      	b.n	8003ad6 <CLCD_Write_Display+0xe2>
 8003ace:	4b2d      	ldr	r3, [pc, #180]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003ad0:	695b      	ldr	r3, [r3, #20]
 8003ad2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ad6:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8003ad8:	4a2a      	ldr	r2, [pc, #168]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003ada:	79fb      	ldrb	r3, [r7, #7]
 8003adc:	f003 0304 	and.w	r3, r3, #4
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d004      	beq.n	8003aee <CLCD_Write_Display+0xfa>
 8003ae4:	4b27      	ldr	r3, [pc, #156]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003ae6:	695b      	ldr	r3, [r3, #20]
 8003ae8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003aec:	e003      	b.n	8003af6 <CLCD_Write_Display+0x102>
 8003aee:	4b25      	ldr	r3, [pc, #148]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003af0:	695b      	ldr	r3, [r3, #20]
 8003af2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003af6:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8003af8:	4a22      	ldr	r2, [pc, #136]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003afa:	79fb      	ldrb	r3, [r7, #7]
 8003afc:	f003 0302 	and.w	r3, r3, #2
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d004      	beq.n	8003b0e <CLCD_Write_Display+0x11a>
 8003b04:	4b1f      	ldr	r3, [pc, #124]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003b06:	695b      	ldr	r3, [r3, #20]
 8003b08:	f043 0320 	orr.w	r3, r3, #32
 8003b0c:	e003      	b.n	8003b16 <CLCD_Write_Display+0x122>
 8003b0e:	4b1d      	ldr	r3, [pc, #116]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003b10:	695b      	ldr	r3, [r3, #20]
 8003b12:	f023 0320 	bic.w	r3, r3, #32
 8003b16:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8003b18:	4a1a      	ldr	r2, [pc, #104]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003b1a:	79fb      	ldrb	r3, [r7, #7]
 8003b1c:	f003 0301 	and.w	r3, r3, #1
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d004      	beq.n	8003b2e <CLCD_Write_Display+0x13a>
 8003b24:	4b17      	ldr	r3, [pc, #92]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003b26:	695b      	ldr	r3, [r3, #20]
 8003b28:	f043 0310 	orr.w	r3, r3, #16
 8003b2c:	e003      	b.n	8003b36 <CLCD_Write_Display+0x142>
 8003b2e:	4b15      	ldr	r3, [pc, #84]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003b30:	695b      	ldr	r3, [r3, #20]
 8003b32:	f023 0310 	bic.w	r3, r3, #16
 8003b36:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8003b38:	4a12      	ldr	r2, [pc, #72]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003b3a:	4b12      	ldr	r3, [pc, #72]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003b3c:	695b      	ldr	r3, [r3, #20]
 8003b3e:	f043 0301 	orr.w	r3, r3, #1
 8003b42:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8003b44:	4a0f      	ldr	r2, [pc, #60]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003b46:	4b0f      	ldr	r3, [pc, #60]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	f023 0302 	bic.w	r3, r3, #2
 8003b4e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8003b50:	4a0c      	ldr	r2, [pc, #48]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003b52:	4b0c      	ldr	r3, [pc, #48]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003b54:	695b      	ldr	r3, [r3, #20]
 8003b56:	f023 0304 	bic.w	r3, r3, #4
 8003b5a:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8003b5c:	4a09      	ldr	r2, [pc, #36]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003b5e:	4b09      	ldr	r3, [pc, #36]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	f043 0304 	orr.w	r3, r3, #4
 8003b66:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8003b68:	4a06      	ldr	r2, [pc, #24]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003b6a:	4b06      	ldr	r3, [pc, #24]	; (8003b84 <CLCD_Write_Display+0x190>)
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	f023 0304 	bic.w	r3, r3, #4
 8003b72:	6153      	str	r3, [r2, #20]
	
	Delay(0x1ffff);
 8003b74:	4804      	ldr	r0, [pc, #16]	; (8003b88 <CLCD_Write_Display+0x194>)
 8003b76:	f000 f881 	bl	8003c7c <Delay>
}
 8003b7a:	bf00      	nop
 8003b7c:	3708      	adds	r7, #8
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	40021000 	.word	0x40021000
 8003b88:	0001ffff 	.word	0x0001ffff

08003b8c <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b082      	sub	sp, #8
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	4603      	mov	r3, r0
 8003b94:	460a      	mov	r2, r1
 8003b96:	71fb      	strb	r3, [r7, #7]
 8003b98:	4613      	mov	r3, r2
 8003b9a:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 Character LCD
	switch(y)
 8003b9c:	79bb      	ldrb	r3, [r7, #6]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d002      	beq.n	8003ba8 <CLCD_Gotoxy+0x1c>
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d007      	beq.n	8003bb6 <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : instruction_out(0x90+x); break;
		//case 3 : instruction_out(0xd0+x); break;
	}
}
 8003ba6:	e00d      	b.n	8003bc4 <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 8003ba8:	79fb      	ldrb	r3, [r7, #7]
 8003baa:	3b80      	subs	r3, #128	; 0x80
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7ff fe54 	bl	800385c <CLCD_Write_Instruction>
 8003bb4:	e006      	b.n	8003bc4 <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 8003bb6:	79fb      	ldrb	r3, [r7, #7]
 8003bb8:	3b40      	subs	r3, #64	; 0x40
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f7ff fe4d 	bl	800385c <CLCD_Write_Instruction>
 8003bc2:	bf00      	nop
}
 8003bc4:	bf00      	nop
 8003bc6:	3708      	adds	r7, #8
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}

08003bcc <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b084      	sub	sp, #16
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	603a      	str	r2, [r7, #0]
 8003bd6:	71fb      	strb	r3, [r7, #7]
 8003bd8:	460b      	mov	r3, r1
 8003bda:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 8003be0:	79ba      	ldrb	r2, [r7, #6]
 8003be2:	79fb      	ldrb	r3, [r7, #7]
 8003be4:	4611      	mov	r1, r2
 8003be6:	4618      	mov	r0, r3
 8003be8:	f7ff ffd0 	bl	8003b8c <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 8003bec:	683a      	ldr	r2, [r7, #0]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	4413      	add	r3, r2
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f7ff fefd 	bl	80039f4 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	3301      	adds	r3, #1
 8003bfe:	60fb      	str	r3, [r7, #12]
 8003c00:	683a      	ldr	r2, [r7, #0]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	4413      	add	r3, r2
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d1ef      	bne.n	8003bec <CLCD_Puts+0x20>
}
 8003c0c:	bf00      	nop
 8003c0e:	3710      	adds	r7, #16
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}

08003c14 <CLCD_Init>:

void CLCD_Init(void)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	af00      	add	r7, sp, #0
	Delay(0x1fffff);
 8003c18:	4811      	ldr	r0, [pc, #68]	; (8003c60 <CLCD_Init+0x4c>)
 8003c1a:	f000 f82f 	bl	8003c7c <Delay>
	Delay(0x1fffff);
 8003c1e:	4810      	ldr	r0, [pc, #64]	; (8003c60 <CLCD_Init+0x4c>)
 8003c20:	f000 f82c 	bl	8003c7c <Delay>
	CLCD_Write_Instruction(0x28);
 8003c24:	2028      	movs	r0, #40	; 0x28
 8003c26:	f7ff fe19 	bl	800385c <CLCD_Write_Instruction>
	Delay(0x1fffff);
 8003c2a:	480d      	ldr	r0, [pc, #52]	; (8003c60 <CLCD_Init+0x4c>)
 8003c2c:	f000 f826 	bl	8003c7c <Delay>
	CLCD_Write_Instruction(0x28);
 8003c30:	2028      	movs	r0, #40	; 0x28
 8003c32:	f7ff fe13 	bl	800385c <CLCD_Write_Instruction>
	Delay(0x1fffff);
 8003c36:	480a      	ldr	r0, [pc, #40]	; (8003c60 <CLCD_Init+0x4c>)
 8003c38:	f000 f820 	bl	8003c7c <Delay>
	CLCD_Write_Instruction(0x0C);
 8003c3c:	200c      	movs	r0, #12
 8003c3e:	f7ff fe0d 	bl	800385c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 8003c42:	2006      	movs	r0, #6
 8003c44:	f7ff fe0a 	bl	800385c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8003c48:	2002      	movs	r0, #2
 8003c4a:	f7ff fe07 	bl	800385c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8003c4e:	2001      	movs	r0, #1
 8003c50:	f7ff fe04 	bl	800385c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8003c54:	2001      	movs	r0, #1
 8003c56:	f7ff fe01 	bl	800385c <CLCD_Write_Instruction>
}
 8003c5a:	bf00      	nop
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	001fffff 	.word	0x001fffff

08003c64 <CLCD_Clear>:

void CLCD_Clear(void)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	af00      	add	r7, sp, #0
	CLCD_Write_Instruction(0x01);
 8003c68:	2001      	movs	r0, #1
 8003c6a:	f7ff fdf7 	bl	800385c <CLCD_Write_Instruction>
	Delay(0x1fffff);
 8003c6e:	4802      	ldr	r0, [pc, #8]	; (8003c78 <CLCD_Clear+0x14>)
 8003c70:	f000 f804 	bl	8003c7c <Delay>
}
 8003c74:	bf00      	nop
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	001fffff 	.word	0x001fffff

08003c7c <Delay>:

static void Delay(__IO uint32_t nCount)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b083      	sub	sp, #12
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
	while(nCount--)
 8003c84:	bf00      	nop
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	1e5a      	subs	r2, r3, #1
 8003c8a:	607a      	str	r2, [r7, #4]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d1fa      	bne.n	8003c86 <Delay+0xa>
	{
	}
}
 8003c90:	bf00      	nop
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr

08003c9c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b08a      	sub	sp, #40	; 0x28
 8003ca0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	613b      	str	r3, [r7, #16]
 8003ca6:	4a5e      	ldr	r2, [pc, #376]	; (8003e20 <MX_GPIO_Init+0x184>)
 8003ca8:	4b5d      	ldr	r3, [pc, #372]	; (8003e20 <MX_GPIO_Init+0x184>)
 8003caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cac:	f043 0310 	orr.w	r3, r3, #16
 8003cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8003cb2:	4b5b      	ldr	r3, [pc, #364]	; (8003e20 <MX_GPIO_Init+0x184>)
 8003cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb6:	f003 0310 	and.w	r3, r3, #16
 8003cba:	613b      	str	r3, [r7, #16]
 8003cbc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	60fb      	str	r3, [r7, #12]
 8003cc2:	4a57      	ldr	r2, [pc, #348]	; (8003e20 <MX_GPIO_Init+0x184>)
 8003cc4:	4b56      	ldr	r3, [pc, #344]	; (8003e20 <MX_GPIO_Init+0x184>)
 8003cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc8:	f043 0304 	orr.w	r3, r3, #4
 8003ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8003cce:	4b54      	ldr	r3, [pc, #336]	; (8003e20 <MX_GPIO_Init+0x184>)
 8003cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd2:	f003 0304 	and.w	r3, r3, #4
 8003cd6:	60fb      	str	r3, [r7, #12]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003cda:	2300      	movs	r3, #0
 8003cdc:	60bb      	str	r3, [r7, #8]
 8003cde:	4a50      	ldr	r2, [pc, #320]	; (8003e20 <MX_GPIO_Init+0x184>)
 8003ce0:	4b4f      	ldr	r3, [pc, #316]	; (8003e20 <MX_GPIO_Init+0x184>)
 8003ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ce8:	6313      	str	r3, [r2, #48]	; 0x30
 8003cea:	4b4d      	ldr	r3, [pc, #308]	; (8003e20 <MX_GPIO_Init+0x184>)
 8003cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cf2:	60bb      	str	r3, [r7, #8]
 8003cf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	607b      	str	r3, [r7, #4]
 8003cfa:	4a49      	ldr	r2, [pc, #292]	; (8003e20 <MX_GPIO_Init+0x184>)
 8003cfc:	4b48      	ldr	r3, [pc, #288]	; (8003e20 <MX_GPIO_Init+0x184>)
 8003cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d00:	f043 0302 	orr.w	r3, r3, #2
 8003d04:	6313      	str	r3, [r2, #48]	; 0x30
 8003d06:	4b46      	ldr	r3, [pc, #280]	; (8003e20 <MX_GPIO_Init+0x184>)
 8003d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	607b      	str	r3, [r7, #4]
 8003d10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d12:	2300      	movs	r3, #0
 8003d14:	603b      	str	r3, [r7, #0]
 8003d16:	4a42      	ldr	r2, [pc, #264]	; (8003e20 <MX_GPIO_Init+0x184>)
 8003d18:	4b41      	ldr	r3, [pc, #260]	; (8003e20 <MX_GPIO_Init+0x184>)
 8003d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d1c:	f043 0308 	orr.w	r3, r3, #8
 8003d20:	6313      	str	r3, [r2, #48]	; 0x30
 8003d22:	4b3f      	ldr	r3, [pc, #252]	; (8003e20 <MX_GPIO_Init+0x184>)
 8003d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d26:	f003 0308 	and.w	r3, r3, #8
 8003d2a:	603b      	str	r3, [r7, #0]
 8003d2c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 8003d2e:	2200      	movs	r2, #0
 8003d30:	21f7      	movs	r1, #247	; 0xf7
 8003d32:	483c      	ldr	r0, [pc, #240]	; (8003e24 <MX_GPIO_Init+0x188>)
 8003d34:	f7fd fbcc 	bl	80014d0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 8003d38:	2200      	movs	r2, #0
 8003d3a:	2121      	movs	r1, #33	; 0x21
 8003d3c:	483a      	ldr	r0, [pc, #232]	; (8003e28 <MX_GPIO_Init+0x18c>)
 8003d3e:	f7fd fbc7 	bl	80014d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8003d42:	2200      	movs	r2, #0
 8003d44:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8003d48:	4838      	ldr	r0, [pc, #224]	; (8003e2c <MX_GPIO_Init+0x190>)
 8003d4a:	f7fd fbc1 	bl	80014d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8003d4e:	2200      	movs	r2, #0
 8003d50:	2140      	movs	r1, #64	; 0x40
 8003d52:	4837      	ldr	r0, [pc, #220]	; (8003e30 <MX_GPIO_Init+0x194>)
 8003d54:	f7fd fbbc 	bl	80014d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE5 PE6 
                           PE7 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 8003d58:	23f7      	movs	r3, #247	; 0xf7
 8003d5a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d60:	2300      	movs	r3, #0
 8003d62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d64:	2300      	movs	r3, #0
 8003d66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d68:	f107 0314 	add.w	r3, r7, #20
 8003d6c:	4619      	mov	r1, r3
 8003d6e:	482d      	ldr	r0, [pc, #180]	; (8003e24 <MX_GPIO_Init+0x188>)
 8003d70:	f7fd fa14 	bl	800119c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003d74:	2308      	movs	r3, #8
 8003d76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003d78:	4b2e      	ldr	r3, [pc, #184]	; (8003e34 <MX_GPIO_Init+0x198>)
 8003d7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d80:	f107 0314 	add.w	r3, r7, #20
 8003d84:	4619      	mov	r1, r3
 8003d86:	4827      	ldr	r0, [pc, #156]	; (8003e24 <MX_GPIO_Init+0x188>)
 8003d88:	f7fd fa08 	bl	800119c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003d8c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003d92:	4b28      	ldr	r3, [pc, #160]	; (8003e34 <MX_GPIO_Init+0x198>)
 8003d94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d96:	2300      	movs	r3, #0
 8003d98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d9a:	f107 0314 	add.w	r3, r7, #20
 8003d9e:	4619      	mov	r1, r3
 8003da0:	4823      	ldr	r0, [pc, #140]	; (8003e30 <MX_GPIO_Init+0x194>)
 8003da2:	f7fd f9fb 	bl	800119c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 8003da6:	2321      	movs	r3, #33	; 0x21
 8003da8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003daa:	2301      	movs	r3, #1
 8003dac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dae:	2300      	movs	r3, #0
 8003db0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003db2:	2300      	movs	r3, #0
 8003db4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003db6:	f107 0314 	add.w	r3, r7, #20
 8003dba:	4619      	mov	r1, r3
 8003dbc:	481a      	ldr	r0, [pc, #104]	; (8003e28 <MX_GPIO_Init+0x18c>)
 8003dbe:	f7fd f9ed 	bl	800119c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 8003dc2:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8003dc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003dc8:	4b1a      	ldr	r3, [pc, #104]	; (8003e34 <MX_GPIO_Init+0x198>)
 8003dca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003dd0:	f107 0314 	add.w	r3, r7, #20
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	4815      	ldr	r0, [pc, #84]	; (8003e2c <MX_GPIO_Init+0x190>)
 8003dd8:	f7fd f9e0 	bl	800119c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8003ddc:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8003de0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003de2:	2301      	movs	r3, #1
 8003de4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003de6:	2300      	movs	r3, #0
 8003de8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dea:	2300      	movs	r3, #0
 8003dec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003dee:	f107 0314 	add.w	r3, r7, #20
 8003df2:	4619      	mov	r1, r3
 8003df4:	480d      	ldr	r0, [pc, #52]	; (8003e2c <MX_GPIO_Init+0x190>)
 8003df6:	f7fd f9d1 	bl	800119c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003dfa:	2340      	movs	r3, #64	; 0x40
 8003dfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e02:	2300      	movs	r3, #0
 8003e04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e06:	2300      	movs	r3, #0
 8003e08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e0a:	f107 0314 	add.w	r3, r7, #20
 8003e0e:	4619      	mov	r1, r3
 8003e10:	4807      	ldr	r0, [pc, #28]	; (8003e30 <MX_GPIO_Init+0x194>)
 8003e12:	f7fd f9c3 	bl	800119c <HAL_GPIO_Init>

}
 8003e16:	bf00      	nop
 8003e18:	3728      	adds	r7, #40	; 0x28
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	40023800 	.word	0x40023800
 8003e24:	40021000 	.word	0x40021000
 8003e28:	40020400 	.word	0x40020400
 8003e2c:	40020c00 	.word	0x40020c00
 8003e30:	40020800 	.word	0x40020800
 8003e34:	10310000 	.word	0x10310000

08003e38 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b088      	sub	sp, #32
 8003e3c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003e3e:	f7fc ffe3 	bl	8000e08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003e42:	f000 f85b 	bl	8003efc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003e46:	f7ff ff29 	bl	8003c9c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8003e4a:	f000 faa3 	bl	8004394 <MX_USART3_UART_Init>
  MX_TIM7_Init();
 8003e4e:	f000 fa49 	bl	80042e4 <MX_TIM7_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8003e52:	f000 f8c9 	bl	8003fe8 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8003e56:	2201      	movs	r2, #1
 8003e58:	2140      	movs	r1, #64	; 0x40
 8003e5a:	481f      	ldr	r0, [pc, #124]	; (8003ed8 <main+0xa0>)
 8003e5c:	f7fd fb38 	bl	80014d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8003e60:	2201      	movs	r2, #1
 8003e62:	2101      	movs	r1, #1
 8003e64:	481d      	ldr	r0, [pc, #116]	; (8003edc <main+0xa4>)
 8003e66:	f7fd fb33 	bl	80014d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	2120      	movs	r1, #32
 8003e6e:	481b      	ldr	r0, [pc, #108]	; (8003edc <main+0xa4>)
 8003e70:	f7fd fb2e 	bl	80014d0 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8003e74:	2201      	movs	r2, #1
 8003e76:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003e7a:	4819      	ldr	r0, [pc, #100]	; (8003ee0 <main+0xa8>)
 8003e7c:	f7fd fb28 	bl	80014d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8003e80:	2201      	movs	r2, #1
 8003e82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003e86:	4816      	ldr	r0, [pc, #88]	; (8003ee0 <main+0xa8>)
 8003e88:	f7fd fb22 	bl	80014d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003e92:	4813      	ldr	r0, [pc, #76]	; (8003ee0 <main+0xa8>)
 8003e94:	f7fd fb1c 	bl	80014d0 <HAL_GPIO_WritePin>

	HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 8003e98:	2201      	movs	r2, #1
 8003e9a:	4912      	ldr	r1, [pc, #72]	; (8003ee4 <main+0xac>)
 8003e9c:	4812      	ldr	r0, [pc, #72]	; (8003ee8 <main+0xb0>)
 8003e9e:	f7fe fae9 	bl	8002474 <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8003ea2:	4812      	ldr	r0, [pc, #72]	; (8003eec <main+0xb4>)
 8003ea4:	f7fd ffb3 	bl	8001e0e <HAL_TIM_Base_Start_IT>

	CLCD_GPIO_Init();
 8003ea8:	f7ff fc88 	bl	80037bc <CLCD_GPIO_Init>
	CLCD_Init();
 8003eac:	f7ff feb2 	bl	8003c14 <CLCD_Init>
	CLCD_Puts(0, 0, "Welcome to");
 8003eb0:	4a0f      	ldr	r2, [pc, #60]	; (8003ef0 <main+0xb8>)
 8003eb2:	2100      	movs	r1, #0
 8003eb4:	2000      	movs	r0, #0
 8003eb6:	f7ff fe89 	bl	8003bcc <CLCD_Puts>
	CLCD_Puts(0, 1, "M-HIVE");
 8003eba:	4a0e      	ldr	r2, [pc, #56]	; (8003ef4 <main+0xbc>)
 8003ebc:	2101      	movs	r1, #1
 8003ebe:	2000      	movs	r0, #0
 8003ec0:	f7ff fe84 	bl	8003bcc <CLCD_Puts>
	CLCD_Clear();
 8003ec4:	f7ff fece 	bl	8003c64 <CLCD_Clear>

	_7SEG_GPIO_Init();
 8003ec8:	f7fe ffb0 	bl	8002e2c <_7SEG_GPIO_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	uint8_t a = 0;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	77fb      	strb	r3, [r7, #31]
	float f = 1.234;
 8003ed0:	4b09      	ldr	r3, [pc, #36]	; (8003ef8 <main+0xc0>)
 8003ed2:	61bb      	str	r3, [r7, #24]
	uint8_t str[20];
  while (1)
 8003ed4:	e7fe      	b.n	8003ed4 <main+0x9c>
 8003ed6:	bf00      	nop
 8003ed8:	40020800 	.word	0x40020800
 8003edc:	40020400 	.word	0x40020400
 8003ee0:	40020c00 	.word	0x40020c00
 8003ee4:	2000020c 	.word	0x2000020c
 8003ee8:	2000024c 	.word	0x2000024c
 8003eec:	20000210 	.word	0x20000210
 8003ef0:	08005fa0 	.word	0x08005fa0
 8003ef4:	08005fac 	.word	0x08005fac
 8003ef8:	3f9df3b6 	.word	0x3f9df3b6

08003efc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b094      	sub	sp, #80	; 0x50
 8003f00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f02:	2300      	movs	r3, #0
 8003f04:	60bb      	str	r3, [r7, #8]
 8003f06:	4a34      	ldr	r2, [pc, #208]	; (8003fd8 <SystemClock_Config+0xdc>)
 8003f08:	4b33      	ldr	r3, [pc, #204]	; (8003fd8 <SystemClock_Config+0xdc>)
 8003f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f10:	6413      	str	r3, [r2, #64]	; 0x40
 8003f12:	4b31      	ldr	r3, [pc, #196]	; (8003fd8 <SystemClock_Config+0xdc>)
 8003f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f1a:	60bb      	str	r3, [r7, #8]
 8003f1c:	68bb      	ldr	r3, [r7, #8]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f1e:	2300      	movs	r3, #0
 8003f20:	607b      	str	r3, [r7, #4]
 8003f22:	4a2e      	ldr	r2, [pc, #184]	; (8003fdc <SystemClock_Config+0xe0>)
 8003f24:	4b2d      	ldr	r3, [pc, #180]	; (8003fdc <SystemClock_Config+0xe0>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f2c:	6013      	str	r3, [r2, #0]
 8003f2e:	4b2b      	ldr	r3, [pc, #172]	; (8003fdc <SystemClock_Config+0xe0>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f36:	607b      	str	r3, [r7, #4]
 8003f38:	687b      	ldr	r3, [r7, #4]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003f3e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003f42:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003f44:	2302      	movs	r3, #2
 8003f46:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003f48:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003f4c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003f4e:	2304      	movs	r3, #4
 8003f50:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003f52:	23a8      	movs	r3, #168	; 0xa8
 8003f54:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003f56:	2302      	movs	r3, #2
 8003f58:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003f5a:	2304      	movs	r3, #4
 8003f5c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003f5e:	f107 0320 	add.w	r3, r7, #32
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7fd faf8 	bl	8001558 <HAL_RCC_OscConfig>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d003      	beq.n	8003f76 <SystemClock_Config+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003f6e:	21af      	movs	r1, #175	; 0xaf
 8003f70:	481b      	ldr	r0, [pc, #108]	; (8003fe0 <SystemClock_Config+0xe4>)
 8003f72:	f000 f8cb 	bl	800410c <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003f76:	230f      	movs	r3, #15
 8003f78:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003f7a:	2302      	movs	r3, #2
 8003f7c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003f82:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003f86:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003f88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f8c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003f8e:	f107 030c 	add.w	r3, r7, #12
 8003f92:	2105      	movs	r1, #5
 8003f94:	4618      	mov	r0, r3
 8003f96:	f7fd fd21 	bl	80019dc <HAL_RCC_ClockConfig>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d003      	beq.n	8003fa8 <SystemClock_Config+0xac>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003fa0:	21bd      	movs	r1, #189	; 0xbd
 8003fa2:	480f      	ldr	r0, [pc, #60]	; (8003fe0 <SystemClock_Config+0xe4>)
 8003fa4:	f000 f8b2 	bl	800410c <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003fa8:	f7fd fed2 	bl	8001d50 <HAL_RCC_GetHCLKFreq>
 8003fac:	4602      	mov	r2, r0
 8003fae:	4b0d      	ldr	r3, [pc, #52]	; (8003fe4 <SystemClock_Config+0xe8>)
 8003fb0:	fba3 2302 	umull	r2, r3, r3, r2
 8003fb4:	099b      	lsrs	r3, r3, #6
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f7fd f897 	bl	80010ea <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003fbc:	2004      	movs	r0, #4
 8003fbe:	f7fd f8a1 	bl	8001104 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	2100      	movs	r1, #0
 8003fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8003fca:	f7fd f864 	bl	8001096 <HAL_NVIC_SetPriority>
}
 8003fce:	bf00      	nop
 8003fd0:	3750      	adds	r7, #80	; 0x50
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}
 8003fd6:	bf00      	nop
 8003fd8:	40023800 	.word	0x40023800
 8003fdc:	40007000 	.word	0x40007000
 8003fe0:	08005fb4 	.word	0x08005fb4
 8003fe4:	10624dd3 	.word	0x10624dd3

08003fe8 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003fec:	2200      	movs	r2, #0
 8003fee:	2100      	movs	r1, #0
 8003ff0:	2027      	movs	r0, #39	; 0x27
 8003ff2:	f7fd f850 	bl	8001096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003ff6:	2027      	movs	r0, #39	; 0x27
 8003ff8:	f7fd f869 	bl	80010ce <HAL_NVIC_EnableIRQ>
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	2100      	movs	r1, #0
 8004000:	2037      	movs	r0, #55	; 0x37
 8004002:	f7fd f848 	bl	8001096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004006:	2037      	movs	r0, #55	; 0x37
 8004008:	f7fd f861 	bl	80010ce <HAL_NVIC_EnableIRQ>
  /* EXTI3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800400c:	2200      	movs	r2, #0
 800400e:	2100      	movs	r1, #0
 8004010:	2009      	movs	r0, #9
 8004012:	f7fd f840 	bl	8001096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8004016:	2009      	movs	r0, #9
 8004018:	f7fd f859 	bl	80010ce <HAL_NVIC_EnableIRQ>
  /* EXTI4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800401c:	2200      	movs	r2, #0
 800401e:	2100      	movs	r1, #0
 8004020:	200a      	movs	r0, #10
 8004022:	f7fd f838 	bl	8001096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8004026:	200a      	movs	r0, #10
 8004028:	f7fd f851 	bl	80010ce <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800402c:	2200      	movs	r2, #0
 800402e:	2100      	movs	r1, #0
 8004030:	2028      	movs	r0, #40	; 0x28
 8004032:	f7fd f830 	bl	8001096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004036:	2028      	movs	r0, #40	; 0x28
 8004038:	f7fd f849 	bl	80010ce <HAL_NVIC_EnableIRQ>
}
 800403c:	bf00      	nop
 800403e:	bd80      	pop	{r7, pc}

08004040 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a08      	ldr	r2, [pc, #32]	; (8004070 <HAL_UART_RxCpltCallback+0x30>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d10a      	bne.n	8004068 <HAL_UART_RxCpltCallback+0x28>
	{
		HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 8004052:	2201      	movs	r2, #1
 8004054:	4907      	ldr	r1, [pc, #28]	; (8004074 <HAL_UART_RxCpltCallback+0x34>)
 8004056:	4808      	ldr	r0, [pc, #32]	; (8004078 <HAL_UART_RxCpltCallback+0x38>)
 8004058:	f7fe fa0c 	bl	8002474 <HAL_UART_Receive_IT>
		HAL_UART_Transmit(&huart3, &rx3_data, 1, 10);
 800405c:	230a      	movs	r3, #10
 800405e:	2201      	movs	r2, #1
 8004060:	4904      	ldr	r1, [pc, #16]	; (8004074 <HAL_UART_RxCpltCallback+0x34>)
 8004062:	4805      	ldr	r0, [pc, #20]	; (8004078 <HAL_UART_RxCpltCallback+0x38>)
 8004064:	f7fe f96e 	bl	8002344 <HAL_UART_Transmit>
	}
}
 8004068:	bf00      	nop
 800406a:	3708      	adds	r7, #8
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}
 8004070:	40004800 	.word	0x40004800
 8004074:	2000020c 	.word	0x2000020c
 8004078:	2000024c 	.word	0x2000024c

0800407c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
	static unsigned char cnt = 0;
	if(htim->Instance == TIM7)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a07      	ldr	r2, [pc, #28]	; (80040a8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d105      	bne.n	800409a <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		cnt++;
 800408e:	4b07      	ldr	r3, [pc, #28]	; (80040ac <HAL_TIM_PeriodElapsedCallback+0x30>)
 8004090:	781b      	ldrb	r3, [r3, #0]
 8004092:	3301      	adds	r3, #1
 8004094:	b2da      	uxtb	r2, r3
 8004096:	4b05      	ldr	r3, [pc, #20]	; (80040ac <HAL_TIM_PeriodElapsedCallback+0x30>)
 8004098:	701a      	strb	r2, [r3, #0]
	}
}
 800409a:	bf00      	nop
 800409c:	370c      	adds	r7, #12
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr
 80040a6:	bf00      	nop
 80040a8:	40001400 	.word	0x40001400
 80040ac:	200001f8 	.word	0x200001f8

080040b0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b082      	sub	sp, #8
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	4603      	mov	r3, r0
 80040b8:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_3)
 80040ba:	88fb      	ldrh	r3, [r7, #6]
 80040bc:	2b08      	cmp	r3, #8
 80040be:	d104      	bne.n	80040ca <HAL_GPIO_EXTI_Callback+0x1a>
	{
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80040c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80040c4:	480f      	ldr	r0, [pc, #60]	; (8004104 <HAL_GPIO_EXTI_Callback+0x54>)
 80040c6:	f7fd fa1c 	bl	8001502 <HAL_GPIO_TogglePin>
	}

	if(GPIO_Pin == GPIO_PIN_15)
 80040ca:	88fb      	ldrh	r3, [r7, #6]
 80040cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040d0:	d104      	bne.n	80040dc <HAL_GPIO_EXTI_Callback+0x2c>
	{
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 80040d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80040d6:	480b      	ldr	r0, [pc, #44]	; (8004104 <HAL_GPIO_EXTI_Callback+0x54>)
 80040d8:	f7fd fa13 	bl	8001502 <HAL_GPIO_TogglePin>
	}

	if(GPIO_Pin == GPIO_PIN_4)
 80040dc:	88fb      	ldrh	r3, [r7, #6]
 80040de:	2b10      	cmp	r3, #16
 80040e0:	d104      	bne.n	80040ec <HAL_GPIO_EXTI_Callback+0x3c>
	{
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 80040e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80040e6:	4807      	ldr	r0, [pc, #28]	; (8004104 <HAL_GPIO_EXTI_Callback+0x54>)
 80040e8:	f7fd fa0b 	bl	8001502 <HAL_GPIO_TogglePin>
	}

	if(GPIO_Pin == GPIO_PIN_10)
 80040ec:	88fb      	ldrh	r3, [r7, #6]
 80040ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040f2:	d103      	bne.n	80040fc <HAL_GPIO_EXTI_Callback+0x4c>
	{
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 80040f4:	2101      	movs	r1, #1
 80040f6:	4804      	ldr	r0, [pc, #16]	; (8004108 <HAL_GPIO_EXTI_Callback+0x58>)
 80040f8:	f7fd fa03 	bl	8001502 <HAL_GPIO_TogglePin>
	}
}
 80040fc:	bf00      	nop
 80040fe:	3708      	adds	r7, #8
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}
 8004104:	40020c00 	.word	0x40020c00
 8004108:	40020400 	.word	0x40020400

0800410c <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 800410c:	b480      	push	{r7}
 800410e:	b083      	sub	sp, #12
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
 8004114:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8004116:	e7fe      	b.n	8004116 <_Error_Handler+0xa>

08004118 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800411e:	2300      	movs	r3, #0
 8004120:	607b      	str	r3, [r7, #4]
 8004122:	4a25      	ldr	r2, [pc, #148]	; (80041b8 <HAL_MspInit+0xa0>)
 8004124:	4b24      	ldr	r3, [pc, #144]	; (80041b8 <HAL_MspInit+0xa0>)
 8004126:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004128:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800412c:	6453      	str	r3, [r2, #68]	; 0x44
 800412e:	4b22      	ldr	r3, [pc, #136]	; (80041b8 <HAL_MspInit+0xa0>)
 8004130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004132:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004136:	607b      	str	r3, [r7, #4]
 8004138:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800413a:	2300      	movs	r3, #0
 800413c:	603b      	str	r3, [r7, #0]
 800413e:	4a1e      	ldr	r2, [pc, #120]	; (80041b8 <HAL_MspInit+0xa0>)
 8004140:	4b1d      	ldr	r3, [pc, #116]	; (80041b8 <HAL_MspInit+0xa0>)
 8004142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004144:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004148:	6413      	str	r3, [r2, #64]	; 0x40
 800414a:	4b1b      	ldr	r3, [pc, #108]	; (80041b8 <HAL_MspInit+0xa0>)
 800414c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800414e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004152:	603b      	str	r3, [r7, #0]
 8004154:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004156:	2003      	movs	r0, #3
 8004158:	f7fc ff92 	bl	8001080 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800415c:	2200      	movs	r2, #0
 800415e:	2100      	movs	r1, #0
 8004160:	f06f 000b 	mvn.w	r0, #11
 8004164:	f7fc ff97 	bl	8001096 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8004168:	2200      	movs	r2, #0
 800416a:	2100      	movs	r1, #0
 800416c:	f06f 000a 	mvn.w	r0, #10
 8004170:	f7fc ff91 	bl	8001096 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8004174:	2200      	movs	r2, #0
 8004176:	2100      	movs	r1, #0
 8004178:	f06f 0009 	mvn.w	r0, #9
 800417c:	f7fc ff8b 	bl	8001096 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8004180:	2200      	movs	r2, #0
 8004182:	2100      	movs	r1, #0
 8004184:	f06f 0004 	mvn.w	r0, #4
 8004188:	f7fc ff85 	bl	8001096 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800418c:	2200      	movs	r2, #0
 800418e:	2100      	movs	r1, #0
 8004190:	f06f 0003 	mvn.w	r0, #3
 8004194:	f7fc ff7f 	bl	8001096 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8004198:	2200      	movs	r2, #0
 800419a:	2100      	movs	r1, #0
 800419c:	f06f 0001 	mvn.w	r0, #1
 80041a0:	f7fc ff79 	bl	8001096 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80041a4:	2200      	movs	r2, #0
 80041a6:	2100      	movs	r1, #0
 80041a8:	f04f 30ff 	mov.w	r0, #4294967295
 80041ac:	f7fc ff73 	bl	8001096 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80041b0:	bf00      	nop
 80041b2:	3708      	adds	r7, #8
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	40023800 	.word	0x40023800

080041bc <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 80041bc:	b480      	push	{r7}
 80041be:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80041c0:	bf00      	nop
 80041c2:	46bd      	mov	sp, r7
 80041c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c8:	4770      	bx	lr

080041ca <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80041ca:	b480      	push	{r7}
 80041cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80041ce:	e7fe      	b.n	80041ce <HardFault_Handler+0x4>

080041d0 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80041d0:	b480      	push	{r7}
 80041d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80041d4:	e7fe      	b.n	80041d4 <MemManage_Handler+0x4>

080041d6 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80041d6:	b480      	push	{r7}
 80041d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80041da:	e7fe      	b.n	80041da <BusFault_Handler+0x4>

080041dc <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80041dc:	b480      	push	{r7}
 80041de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80041e0:	e7fe      	b.n	80041e0 <UsageFault_Handler+0x4>

080041e2 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 80041e2:	b480      	push	{r7}
 80041e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80041e6:	bf00      	nop
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr

080041f0 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 80041f0:	b480      	push	{r7}
 80041f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80041f4:	bf00      	nop
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr

080041fe <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80041fe:	b480      	push	{r7}
 8004200:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004202:	bf00      	nop
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr

0800420c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004210:	f7fc fe4c 	bl	8000eac <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8004214:	f7fc ff92 	bl	800113c <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004218:	bf00      	nop
 800421a:	bd80      	pop	{r7, pc}

0800421c <EXTI3_IRQHandler>:

/**
* @brief This function handles EXTI line3 interrupt.
*/
void EXTI3_IRQHandler(void)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8004220:	2008      	movs	r0, #8
 8004222:	f7fd f981 	bl	8001528 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8004226:	bf00      	nop
 8004228:	bd80      	pop	{r7, pc}

0800422a <EXTI4_IRQHandler>:

/**
* @brief This function handles EXTI line4 interrupt.
*/
void EXTI4_IRQHandler(void)
{
 800422a:	b580      	push	{r7, lr}
 800422c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800422e:	2010      	movs	r0, #16
 8004230:	f7fd f97a 	bl	8001528 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004234:	bf00      	nop
 8004236:	bd80      	pop	{r7, pc}

08004238 <USART3_IRQHandler>:

/**
* @brief This function handles USART3 global interrupt.
*/
void USART3_IRQHandler(void)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800423c:	4802      	ldr	r0, [pc, #8]	; (8004248 <USART3_IRQHandler+0x10>)
 800423e:	f7fe f967 	bl	8002510 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004242:	bf00      	nop
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	2000024c 	.word	0x2000024c

0800424c <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8004250:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004254:	f7fd f968 	bl	8001528 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8004258:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800425c:	f7fd f964 	bl	8001528 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004260:	bf00      	nop
 8004262:	bd80      	pop	{r7, pc}

08004264 <TIM7_IRQHandler>:

/**
* @brief This function handles TIM7 global interrupt.
*/
void TIM7_IRQHandler(void)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004268:	4802      	ldr	r0, [pc, #8]	; (8004274 <TIM7_IRQHandler+0x10>)
 800426a:	f7fd fdeb 	bl	8001e44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800426e:	bf00      	nop
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	20000210 	.word	0x20000210

08004278 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004278:	b480      	push	{r7}
 800427a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800427c:	4a16      	ldr	r2, [pc, #88]	; (80042d8 <SystemInit+0x60>)
 800427e:	4b16      	ldr	r3, [pc, #88]	; (80042d8 <SystemInit+0x60>)
 8004280:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004284:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004288:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800428c:	4a13      	ldr	r2, [pc, #76]	; (80042dc <SystemInit+0x64>)
 800428e:	4b13      	ldr	r3, [pc, #76]	; (80042dc <SystemInit+0x64>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f043 0301 	orr.w	r3, r3, #1
 8004296:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004298:	4b10      	ldr	r3, [pc, #64]	; (80042dc <SystemInit+0x64>)
 800429a:	2200      	movs	r2, #0
 800429c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800429e:	4a0f      	ldr	r2, [pc, #60]	; (80042dc <SystemInit+0x64>)
 80042a0:	4b0e      	ldr	r3, [pc, #56]	; (80042dc <SystemInit+0x64>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80042a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042ac:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80042ae:	4b0b      	ldr	r3, [pc, #44]	; (80042dc <SystemInit+0x64>)
 80042b0:	4a0b      	ldr	r2, [pc, #44]	; (80042e0 <SystemInit+0x68>)
 80042b2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80042b4:	4a09      	ldr	r2, [pc, #36]	; (80042dc <SystemInit+0x64>)
 80042b6:	4b09      	ldr	r3, [pc, #36]	; (80042dc <SystemInit+0x64>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042be:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80042c0:	4b06      	ldr	r3, [pc, #24]	; (80042dc <SystemInit+0x64>)
 80042c2:	2200      	movs	r2, #0
 80042c4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80042c6:	4b04      	ldr	r3, [pc, #16]	; (80042d8 <SystemInit+0x60>)
 80042c8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80042cc:	609a      	str	r2, [r3, #8]
#endif
}
 80042ce:	bf00      	nop
 80042d0:	46bd      	mov	sp, r7
 80042d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d6:	4770      	bx	lr
 80042d8:	e000ed00 	.word	0xe000ed00
 80042dc:	40023800 	.word	0x40023800
 80042e0:	24003010 	.word	0x24003010

080042e4 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b082      	sub	sp, #8
 80042e8:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig;

  htim7.Instance = TIM7;
 80042ea:	4b16      	ldr	r3, [pc, #88]	; (8004344 <MX_TIM7_Init+0x60>)
 80042ec:	4a16      	ldr	r2, [pc, #88]	; (8004348 <MX_TIM7_Init+0x64>)
 80042ee:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9999;
 80042f0:	4b14      	ldr	r3, [pc, #80]	; (8004344 <MX_TIM7_Init+0x60>)
 80042f2:	f242 720f 	movw	r2, #9999	; 0x270f
 80042f6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042f8:	4b12      	ldr	r3, [pc, #72]	; (8004344 <MX_TIM7_Init+0x60>)
 80042fa:	2200      	movs	r2, #0
 80042fc:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 8399;
 80042fe:	4b11      	ldr	r3, [pc, #68]	; (8004344 <MX_TIM7_Init+0x60>)
 8004300:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8004304:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004306:	480f      	ldr	r0, [pc, #60]	; (8004344 <MX_TIM7_Init+0x60>)
 8004308:	f7fd fd56 	bl	8001db8 <HAL_TIM_Base_Init>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d003      	beq.n	800431a <MX_TIM7_Init+0x36>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004312:	213c      	movs	r1, #60	; 0x3c
 8004314:	480d      	ldr	r0, [pc, #52]	; (800434c <MX_TIM7_Init+0x68>)
 8004316:	f7ff fef9 	bl	800410c <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800431a:	2300      	movs	r3, #0
 800431c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800431e:	2300      	movs	r3, #0
 8004320:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004322:	463b      	mov	r3, r7
 8004324:	4619      	mov	r1, r3
 8004326:	4807      	ldr	r0, [pc, #28]	; (8004344 <MX_TIM7_Init+0x60>)
 8004328:	f7fd ff66 	bl	80021f8 <HAL_TIMEx_MasterConfigSynchronization>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d003      	beq.n	800433a <MX_TIM7_Init+0x56>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004332:	2143      	movs	r1, #67	; 0x43
 8004334:	4805      	ldr	r0, [pc, #20]	; (800434c <MX_TIM7_Init+0x68>)
 8004336:	f7ff fee9 	bl	800410c <_Error_Handler>
  }

}
 800433a:	bf00      	nop
 800433c:	3708      	adds	r7, #8
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	20000210 	.word	0x20000210
 8004348:	40001400 	.word	0x40001400
 800434c:	08005fc4 	.word	0x08005fc4

08004350 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004350:	b480      	push	{r7}
 8004352:	b085      	sub	sp, #20
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a0b      	ldr	r2, [pc, #44]	; (800438c <HAL_TIM_Base_MspInit+0x3c>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d10d      	bne.n	800437e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004362:	2300      	movs	r3, #0
 8004364:	60fb      	str	r3, [r7, #12]
 8004366:	4a0a      	ldr	r2, [pc, #40]	; (8004390 <HAL_TIM_Base_MspInit+0x40>)
 8004368:	4b09      	ldr	r3, [pc, #36]	; (8004390 <HAL_TIM_Base_MspInit+0x40>)
 800436a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436c:	f043 0320 	orr.w	r3, r3, #32
 8004370:	6413      	str	r3, [r2, #64]	; 0x40
 8004372:	4b07      	ldr	r3, [pc, #28]	; (8004390 <HAL_TIM_Base_MspInit+0x40>)
 8004374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004376:	f003 0320 	and.w	r3, r3, #32
 800437a:	60fb      	str	r3, [r7, #12]
 800437c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800437e:	bf00      	nop
 8004380:	3714      	adds	r7, #20
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr
 800438a:	bf00      	nop
 800438c:	40001400 	.word	0x40001400
 8004390:	40023800 	.word	0x40023800

08004394 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8004398:	4b12      	ldr	r3, [pc, #72]	; (80043e4 <MX_USART3_UART_Init+0x50>)
 800439a:	4a13      	ldr	r2, [pc, #76]	; (80043e8 <MX_USART3_UART_Init+0x54>)
 800439c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800439e:	4b11      	ldr	r3, [pc, #68]	; (80043e4 <MX_USART3_UART_Init+0x50>)
 80043a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80043a4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80043a6:	4b0f      	ldr	r3, [pc, #60]	; (80043e4 <MX_USART3_UART_Init+0x50>)
 80043a8:	2200      	movs	r2, #0
 80043aa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80043ac:	4b0d      	ldr	r3, [pc, #52]	; (80043e4 <MX_USART3_UART_Init+0x50>)
 80043ae:	2200      	movs	r2, #0
 80043b0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80043b2:	4b0c      	ldr	r3, [pc, #48]	; (80043e4 <MX_USART3_UART_Init+0x50>)
 80043b4:	2200      	movs	r2, #0
 80043b6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80043b8:	4b0a      	ldr	r3, [pc, #40]	; (80043e4 <MX_USART3_UART_Init+0x50>)
 80043ba:	220c      	movs	r2, #12
 80043bc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80043be:	4b09      	ldr	r3, [pc, #36]	; (80043e4 <MX_USART3_UART_Init+0x50>)
 80043c0:	2200      	movs	r2, #0
 80043c2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80043c4:	4b07      	ldr	r3, [pc, #28]	; (80043e4 <MX_USART3_UART_Init+0x50>)
 80043c6:	2200      	movs	r2, #0
 80043c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80043ca:	4806      	ldr	r0, [pc, #24]	; (80043e4 <MX_USART3_UART_Init+0x50>)
 80043cc:	f7fd ff6d 	bl	80022aa <HAL_UART_Init>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d003      	beq.n	80043de <MX_USART3_UART_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80043d6:	2142      	movs	r1, #66	; 0x42
 80043d8:	4804      	ldr	r0, [pc, #16]	; (80043ec <MX_USART3_UART_Init+0x58>)
 80043da:	f7ff fe97 	bl	800410c <_Error_Handler>
  }

}
 80043de:	bf00      	nop
 80043e0:	bd80      	pop	{r7, pc}
 80043e2:	bf00      	nop
 80043e4:	2000024c 	.word	0x2000024c
 80043e8:	40004800 	.word	0x40004800
 80043ec:	08005fd4 	.word	0x08005fd4

080043f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b088      	sub	sp, #32
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART3)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a12      	ldr	r2, [pc, #72]	; (8004448 <HAL_UART_MspInit+0x58>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d11e      	bne.n	8004440 <HAL_UART_MspInit+0x50>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004402:	2300      	movs	r3, #0
 8004404:	60bb      	str	r3, [r7, #8]
 8004406:	4a11      	ldr	r2, [pc, #68]	; (800444c <HAL_UART_MspInit+0x5c>)
 8004408:	4b10      	ldr	r3, [pc, #64]	; (800444c <HAL_UART_MspInit+0x5c>)
 800440a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800440c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004410:	6413      	str	r3, [r2, #64]	; 0x40
 8004412:	4b0e      	ldr	r3, [pc, #56]	; (800444c <HAL_UART_MspInit+0x5c>)
 8004414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004416:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800441a:	60bb      	str	r3, [r7, #8]
 800441c:	68bb      	ldr	r3, [r7, #8]
  
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800441e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004422:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004424:	2302      	movs	r3, #2
 8004426:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004428:	2301      	movs	r3, #1
 800442a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800442c:	2303      	movs	r3, #3
 800442e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004430:	2307      	movs	r3, #7
 8004432:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004434:	f107 030c 	add.w	r3, r7, #12
 8004438:	4619      	mov	r1, r3
 800443a:	4805      	ldr	r0, [pc, #20]	; (8004450 <HAL_UART_MspInit+0x60>)
 800443c:	f7fc feae 	bl	800119c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004440:	bf00      	nop
 8004442:	3720      	adds	r7, #32
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}
 8004448:	40004800 	.word	0x40004800
 800444c:	40023800 	.word	0x40023800
 8004450:	40020c00 	.word	0x40020c00

08004454 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004454:	f8df d034 	ldr.w	sp, [pc, #52]	; 800448c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004458:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800445a:	e003      	b.n	8004464 <LoopCopyDataInit>

0800445c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800445c:	4b0c      	ldr	r3, [pc, #48]	; (8004490 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800445e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004460:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004462:	3104      	adds	r1, #4

08004464 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004464:	480b      	ldr	r0, [pc, #44]	; (8004494 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004466:	4b0c      	ldr	r3, [pc, #48]	; (8004498 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004468:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800446a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800446c:	d3f6      	bcc.n	800445c <CopyDataInit>
  ldr  r2, =_sbss
 800446e:	4a0b      	ldr	r2, [pc, #44]	; (800449c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004470:	e002      	b.n	8004478 <LoopFillZerobss>

08004472 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004472:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004474:	f842 3b04 	str.w	r3, [r2], #4

08004478 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004478:	4b09      	ldr	r3, [pc, #36]	; (80044a0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800447a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800447c:	d3f9      	bcc.n	8004472 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800447e:	f7ff fefb 	bl	8004278 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004482:	f000 f811 	bl	80044a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004486:	f7ff fcd7 	bl	8003e38 <main>
  bx  lr    
 800448a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800448c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004490:	08006238 	.word	0x08006238
  ldr  r0, =_sdata
 8004494:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004498:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 800449c:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 80044a0:	20000290 	.word	0x20000290

080044a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80044a4:	e7fe      	b.n	80044a4 <ADC_IRQHandler>
	...

080044a8 <__libc_init_array>:
 80044a8:	b570      	push	{r4, r5, r6, lr}
 80044aa:	4e0d      	ldr	r6, [pc, #52]	; (80044e0 <__libc_init_array+0x38>)
 80044ac:	4c0d      	ldr	r4, [pc, #52]	; (80044e4 <__libc_init_array+0x3c>)
 80044ae:	1ba4      	subs	r4, r4, r6
 80044b0:	10a4      	asrs	r4, r4, #2
 80044b2:	2500      	movs	r5, #0
 80044b4:	42a5      	cmp	r5, r4
 80044b6:	d109      	bne.n	80044cc <__libc_init_array+0x24>
 80044b8:	4e0b      	ldr	r6, [pc, #44]	; (80044e8 <__libc_init_array+0x40>)
 80044ba:	4c0c      	ldr	r4, [pc, #48]	; (80044ec <__libc_init_array+0x44>)
 80044bc:	f001 fd64 	bl	8005f88 <_init>
 80044c0:	1ba4      	subs	r4, r4, r6
 80044c2:	10a4      	asrs	r4, r4, #2
 80044c4:	2500      	movs	r5, #0
 80044c6:	42a5      	cmp	r5, r4
 80044c8:	d105      	bne.n	80044d6 <__libc_init_array+0x2e>
 80044ca:	bd70      	pop	{r4, r5, r6, pc}
 80044cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80044d0:	4798      	blx	r3
 80044d2:	3501      	adds	r5, #1
 80044d4:	e7ee      	b.n	80044b4 <__libc_init_array+0xc>
 80044d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80044da:	4798      	blx	r3
 80044dc:	3501      	adds	r5, #1
 80044de:	e7f2      	b.n	80044c6 <__libc_init_array+0x1e>
 80044e0:	08006230 	.word	0x08006230
 80044e4:	08006230 	.word	0x08006230
 80044e8:	08006230 	.word	0x08006230
 80044ec:	08006234 	.word	0x08006234

080044f0 <__cvt>:
 80044f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044f4:	ec55 4b10 	vmov	r4, r5, d0
 80044f8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80044fa:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80044fe:	2d00      	cmp	r5, #0
 8004500:	460e      	mov	r6, r1
 8004502:	4691      	mov	r9, r2
 8004504:	4619      	mov	r1, r3
 8004506:	bfb8      	it	lt
 8004508:	4622      	movlt	r2, r4
 800450a:	462b      	mov	r3, r5
 800450c:	f027 0720 	bic.w	r7, r7, #32
 8004510:	bfbb      	ittet	lt
 8004512:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004516:	461d      	movlt	r5, r3
 8004518:	2300      	movge	r3, #0
 800451a:	232d      	movlt	r3, #45	; 0x2d
 800451c:	bfb8      	it	lt
 800451e:	4614      	movlt	r4, r2
 8004520:	2f46      	cmp	r7, #70	; 0x46
 8004522:	700b      	strb	r3, [r1, #0]
 8004524:	d004      	beq.n	8004530 <__cvt+0x40>
 8004526:	2f45      	cmp	r7, #69	; 0x45
 8004528:	d100      	bne.n	800452c <__cvt+0x3c>
 800452a:	3601      	adds	r6, #1
 800452c:	2102      	movs	r1, #2
 800452e:	e000      	b.n	8004532 <__cvt+0x42>
 8004530:	2103      	movs	r1, #3
 8004532:	ab03      	add	r3, sp, #12
 8004534:	9301      	str	r3, [sp, #4]
 8004536:	ab02      	add	r3, sp, #8
 8004538:	9300      	str	r3, [sp, #0]
 800453a:	4632      	mov	r2, r6
 800453c:	4653      	mov	r3, sl
 800453e:	ec45 4b10 	vmov	d0, r4, r5
 8004542:	f000 fbad 	bl	8004ca0 <_dtoa_r>
 8004546:	2f47      	cmp	r7, #71	; 0x47
 8004548:	4680      	mov	r8, r0
 800454a:	d102      	bne.n	8004552 <__cvt+0x62>
 800454c:	f019 0f01 	tst.w	r9, #1
 8004550:	d026      	beq.n	80045a0 <__cvt+0xb0>
 8004552:	2f46      	cmp	r7, #70	; 0x46
 8004554:	eb08 0906 	add.w	r9, r8, r6
 8004558:	d111      	bne.n	800457e <__cvt+0x8e>
 800455a:	f898 3000 	ldrb.w	r3, [r8]
 800455e:	2b30      	cmp	r3, #48	; 0x30
 8004560:	d10a      	bne.n	8004578 <__cvt+0x88>
 8004562:	2200      	movs	r2, #0
 8004564:	2300      	movs	r3, #0
 8004566:	4620      	mov	r0, r4
 8004568:	4629      	mov	r1, r5
 800456a:	f7fc fa55 	bl	8000a18 <__aeabi_dcmpeq>
 800456e:	b918      	cbnz	r0, 8004578 <__cvt+0x88>
 8004570:	f1c6 0601 	rsb	r6, r6, #1
 8004574:	f8ca 6000 	str.w	r6, [sl]
 8004578:	f8da 3000 	ldr.w	r3, [sl]
 800457c:	4499      	add	r9, r3
 800457e:	2200      	movs	r2, #0
 8004580:	2300      	movs	r3, #0
 8004582:	4620      	mov	r0, r4
 8004584:	4629      	mov	r1, r5
 8004586:	f7fc fa47 	bl	8000a18 <__aeabi_dcmpeq>
 800458a:	b938      	cbnz	r0, 800459c <__cvt+0xac>
 800458c:	2230      	movs	r2, #48	; 0x30
 800458e:	9b03      	ldr	r3, [sp, #12]
 8004590:	4599      	cmp	r9, r3
 8004592:	d905      	bls.n	80045a0 <__cvt+0xb0>
 8004594:	1c59      	adds	r1, r3, #1
 8004596:	9103      	str	r1, [sp, #12]
 8004598:	701a      	strb	r2, [r3, #0]
 800459a:	e7f8      	b.n	800458e <__cvt+0x9e>
 800459c:	f8cd 900c 	str.w	r9, [sp, #12]
 80045a0:	9b03      	ldr	r3, [sp, #12]
 80045a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80045a4:	eba3 0308 	sub.w	r3, r3, r8
 80045a8:	4640      	mov	r0, r8
 80045aa:	6013      	str	r3, [r2, #0]
 80045ac:	b004      	add	sp, #16
 80045ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080045b2 <__exponent>:
 80045b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80045b4:	4603      	mov	r3, r0
 80045b6:	2900      	cmp	r1, #0
 80045b8:	bfb8      	it	lt
 80045ba:	4249      	neglt	r1, r1
 80045bc:	f803 2b02 	strb.w	r2, [r3], #2
 80045c0:	bfb4      	ite	lt
 80045c2:	222d      	movlt	r2, #45	; 0x2d
 80045c4:	222b      	movge	r2, #43	; 0x2b
 80045c6:	2909      	cmp	r1, #9
 80045c8:	7042      	strb	r2, [r0, #1]
 80045ca:	dd20      	ble.n	800460e <__exponent+0x5c>
 80045cc:	f10d 0207 	add.w	r2, sp, #7
 80045d0:	4617      	mov	r7, r2
 80045d2:	260a      	movs	r6, #10
 80045d4:	fb91 f5f6 	sdiv	r5, r1, r6
 80045d8:	fb06 1115 	mls	r1, r6, r5, r1
 80045dc:	3130      	adds	r1, #48	; 0x30
 80045de:	2d09      	cmp	r5, #9
 80045e0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80045e4:	f102 34ff 	add.w	r4, r2, #4294967295
 80045e8:	4629      	mov	r1, r5
 80045ea:	dc09      	bgt.n	8004600 <__exponent+0x4e>
 80045ec:	3130      	adds	r1, #48	; 0x30
 80045ee:	3a02      	subs	r2, #2
 80045f0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80045f4:	42ba      	cmp	r2, r7
 80045f6:	461c      	mov	r4, r3
 80045f8:	d304      	bcc.n	8004604 <__exponent+0x52>
 80045fa:	1a20      	subs	r0, r4, r0
 80045fc:	b003      	add	sp, #12
 80045fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004600:	4622      	mov	r2, r4
 8004602:	e7e7      	b.n	80045d4 <__exponent+0x22>
 8004604:	f812 1b01 	ldrb.w	r1, [r2], #1
 8004608:	f803 1b01 	strb.w	r1, [r3], #1
 800460c:	e7f2      	b.n	80045f4 <__exponent+0x42>
 800460e:	2230      	movs	r2, #48	; 0x30
 8004610:	461c      	mov	r4, r3
 8004612:	4411      	add	r1, r2
 8004614:	f804 2b02 	strb.w	r2, [r4], #2
 8004618:	7059      	strb	r1, [r3, #1]
 800461a:	e7ee      	b.n	80045fa <__exponent+0x48>

0800461c <_printf_float>:
 800461c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004620:	b08d      	sub	sp, #52	; 0x34
 8004622:	460c      	mov	r4, r1
 8004624:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8004628:	4616      	mov	r6, r2
 800462a:	461f      	mov	r7, r3
 800462c:	4605      	mov	r5, r0
 800462e:	f001 f905 	bl	800583c <_localeconv_r>
 8004632:	6803      	ldr	r3, [r0, #0]
 8004634:	9304      	str	r3, [sp, #16]
 8004636:	4618      	mov	r0, r3
 8004638:	f7fb fdc6 	bl	80001c8 <strlen>
 800463c:	2300      	movs	r3, #0
 800463e:	930a      	str	r3, [sp, #40]	; 0x28
 8004640:	f8d8 3000 	ldr.w	r3, [r8]
 8004644:	9005      	str	r0, [sp, #20]
 8004646:	3307      	adds	r3, #7
 8004648:	f023 0307 	bic.w	r3, r3, #7
 800464c:	f103 0208 	add.w	r2, r3, #8
 8004650:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004654:	f8d4 b000 	ldr.w	fp, [r4]
 8004658:	f8c8 2000 	str.w	r2, [r8]
 800465c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004660:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004664:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004668:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800466c:	9307      	str	r3, [sp, #28]
 800466e:	f8cd 8018 	str.w	r8, [sp, #24]
 8004672:	f04f 32ff 	mov.w	r2, #4294967295
 8004676:	4ba5      	ldr	r3, [pc, #660]	; (800490c <_printf_float+0x2f0>)
 8004678:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800467c:	f7fc f9fe 	bl	8000a7c <__aeabi_dcmpun>
 8004680:	2800      	cmp	r0, #0
 8004682:	f040 81fb 	bne.w	8004a7c <_printf_float+0x460>
 8004686:	f04f 32ff 	mov.w	r2, #4294967295
 800468a:	4ba0      	ldr	r3, [pc, #640]	; (800490c <_printf_float+0x2f0>)
 800468c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004690:	f7fc f9d6 	bl	8000a40 <__aeabi_dcmple>
 8004694:	2800      	cmp	r0, #0
 8004696:	f040 81f1 	bne.w	8004a7c <_printf_float+0x460>
 800469a:	2200      	movs	r2, #0
 800469c:	2300      	movs	r3, #0
 800469e:	4640      	mov	r0, r8
 80046a0:	4649      	mov	r1, r9
 80046a2:	f7fc f9c3 	bl	8000a2c <__aeabi_dcmplt>
 80046a6:	b110      	cbz	r0, 80046ae <_printf_float+0x92>
 80046a8:	232d      	movs	r3, #45	; 0x2d
 80046aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046ae:	4b98      	ldr	r3, [pc, #608]	; (8004910 <_printf_float+0x2f4>)
 80046b0:	4a98      	ldr	r2, [pc, #608]	; (8004914 <_printf_float+0x2f8>)
 80046b2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80046b6:	bf8c      	ite	hi
 80046b8:	4690      	movhi	r8, r2
 80046ba:	4698      	movls	r8, r3
 80046bc:	2303      	movs	r3, #3
 80046be:	f02b 0204 	bic.w	r2, fp, #4
 80046c2:	6123      	str	r3, [r4, #16]
 80046c4:	6022      	str	r2, [r4, #0]
 80046c6:	f04f 0900 	mov.w	r9, #0
 80046ca:	9700      	str	r7, [sp, #0]
 80046cc:	4633      	mov	r3, r6
 80046ce:	aa0b      	add	r2, sp, #44	; 0x2c
 80046d0:	4621      	mov	r1, r4
 80046d2:	4628      	mov	r0, r5
 80046d4:	f000 f9e2 	bl	8004a9c <_printf_common>
 80046d8:	3001      	adds	r0, #1
 80046da:	f040 8093 	bne.w	8004804 <_printf_float+0x1e8>
 80046de:	f04f 30ff 	mov.w	r0, #4294967295
 80046e2:	b00d      	add	sp, #52	; 0x34
 80046e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046e8:	6861      	ldr	r1, [r4, #4]
 80046ea:	1c4b      	adds	r3, r1, #1
 80046ec:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80046f0:	d13f      	bne.n	8004772 <_printf_float+0x156>
 80046f2:	2306      	movs	r3, #6
 80046f4:	6063      	str	r3, [r4, #4]
 80046f6:	2300      	movs	r3, #0
 80046f8:	9303      	str	r3, [sp, #12]
 80046fa:	ab0a      	add	r3, sp, #40	; 0x28
 80046fc:	9302      	str	r3, [sp, #8]
 80046fe:	ab09      	add	r3, sp, #36	; 0x24
 8004700:	9300      	str	r3, [sp, #0]
 8004702:	ec49 8b10 	vmov	d0, r8, r9
 8004706:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800470a:	6022      	str	r2, [r4, #0]
 800470c:	f8cd a004 	str.w	sl, [sp, #4]
 8004710:	6861      	ldr	r1, [r4, #4]
 8004712:	4628      	mov	r0, r5
 8004714:	f7ff feec 	bl	80044f0 <__cvt>
 8004718:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800471c:	2b47      	cmp	r3, #71	; 0x47
 800471e:	4680      	mov	r8, r0
 8004720:	d109      	bne.n	8004736 <_printf_float+0x11a>
 8004722:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004724:	1cd8      	adds	r0, r3, #3
 8004726:	db02      	blt.n	800472e <_printf_float+0x112>
 8004728:	6862      	ldr	r2, [r4, #4]
 800472a:	4293      	cmp	r3, r2
 800472c:	dd57      	ble.n	80047de <_printf_float+0x1c2>
 800472e:	f1aa 0a02 	sub.w	sl, sl, #2
 8004732:	fa5f fa8a 	uxtb.w	sl, sl
 8004736:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800473a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800473c:	d834      	bhi.n	80047a8 <_printf_float+0x18c>
 800473e:	3901      	subs	r1, #1
 8004740:	4652      	mov	r2, sl
 8004742:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004746:	9109      	str	r1, [sp, #36]	; 0x24
 8004748:	f7ff ff33 	bl	80045b2 <__exponent>
 800474c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800474e:	1883      	adds	r3, r0, r2
 8004750:	2a01      	cmp	r2, #1
 8004752:	4681      	mov	r9, r0
 8004754:	6123      	str	r3, [r4, #16]
 8004756:	dc02      	bgt.n	800475e <_printf_float+0x142>
 8004758:	6822      	ldr	r2, [r4, #0]
 800475a:	07d1      	lsls	r1, r2, #31
 800475c:	d501      	bpl.n	8004762 <_printf_float+0x146>
 800475e:	3301      	adds	r3, #1
 8004760:	6123      	str	r3, [r4, #16]
 8004762:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004766:	2b00      	cmp	r3, #0
 8004768:	d0af      	beq.n	80046ca <_printf_float+0xae>
 800476a:	232d      	movs	r3, #45	; 0x2d
 800476c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004770:	e7ab      	b.n	80046ca <_printf_float+0xae>
 8004772:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004776:	d002      	beq.n	800477e <_printf_float+0x162>
 8004778:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800477c:	d1bb      	bne.n	80046f6 <_printf_float+0xda>
 800477e:	b189      	cbz	r1, 80047a4 <_printf_float+0x188>
 8004780:	2300      	movs	r3, #0
 8004782:	9303      	str	r3, [sp, #12]
 8004784:	ab0a      	add	r3, sp, #40	; 0x28
 8004786:	9302      	str	r3, [sp, #8]
 8004788:	ab09      	add	r3, sp, #36	; 0x24
 800478a:	9300      	str	r3, [sp, #0]
 800478c:	ec49 8b10 	vmov	d0, r8, r9
 8004790:	6022      	str	r2, [r4, #0]
 8004792:	f8cd a004 	str.w	sl, [sp, #4]
 8004796:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800479a:	4628      	mov	r0, r5
 800479c:	f7ff fea8 	bl	80044f0 <__cvt>
 80047a0:	4680      	mov	r8, r0
 80047a2:	e7be      	b.n	8004722 <_printf_float+0x106>
 80047a4:	2301      	movs	r3, #1
 80047a6:	e7a5      	b.n	80046f4 <_printf_float+0xd8>
 80047a8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80047ac:	d119      	bne.n	80047e2 <_printf_float+0x1c6>
 80047ae:	2900      	cmp	r1, #0
 80047b0:	6863      	ldr	r3, [r4, #4]
 80047b2:	dd0c      	ble.n	80047ce <_printf_float+0x1b2>
 80047b4:	6121      	str	r1, [r4, #16]
 80047b6:	b913      	cbnz	r3, 80047be <_printf_float+0x1a2>
 80047b8:	6822      	ldr	r2, [r4, #0]
 80047ba:	07d2      	lsls	r2, r2, #31
 80047bc:	d502      	bpl.n	80047c4 <_printf_float+0x1a8>
 80047be:	3301      	adds	r3, #1
 80047c0:	440b      	add	r3, r1
 80047c2:	6123      	str	r3, [r4, #16]
 80047c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047c6:	65a3      	str	r3, [r4, #88]	; 0x58
 80047c8:	f04f 0900 	mov.w	r9, #0
 80047cc:	e7c9      	b.n	8004762 <_printf_float+0x146>
 80047ce:	b913      	cbnz	r3, 80047d6 <_printf_float+0x1ba>
 80047d0:	6822      	ldr	r2, [r4, #0]
 80047d2:	07d0      	lsls	r0, r2, #31
 80047d4:	d501      	bpl.n	80047da <_printf_float+0x1be>
 80047d6:	3302      	adds	r3, #2
 80047d8:	e7f3      	b.n	80047c2 <_printf_float+0x1a6>
 80047da:	2301      	movs	r3, #1
 80047dc:	e7f1      	b.n	80047c2 <_printf_float+0x1a6>
 80047de:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80047e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80047e6:	4293      	cmp	r3, r2
 80047e8:	db05      	blt.n	80047f6 <_printf_float+0x1da>
 80047ea:	6822      	ldr	r2, [r4, #0]
 80047ec:	6123      	str	r3, [r4, #16]
 80047ee:	07d1      	lsls	r1, r2, #31
 80047f0:	d5e8      	bpl.n	80047c4 <_printf_float+0x1a8>
 80047f2:	3301      	adds	r3, #1
 80047f4:	e7e5      	b.n	80047c2 <_printf_float+0x1a6>
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	bfd4      	ite	le
 80047fa:	f1c3 0302 	rsble	r3, r3, #2
 80047fe:	2301      	movgt	r3, #1
 8004800:	4413      	add	r3, r2
 8004802:	e7de      	b.n	80047c2 <_printf_float+0x1a6>
 8004804:	6823      	ldr	r3, [r4, #0]
 8004806:	055a      	lsls	r2, r3, #21
 8004808:	d407      	bmi.n	800481a <_printf_float+0x1fe>
 800480a:	6923      	ldr	r3, [r4, #16]
 800480c:	4642      	mov	r2, r8
 800480e:	4631      	mov	r1, r6
 8004810:	4628      	mov	r0, r5
 8004812:	47b8      	blx	r7
 8004814:	3001      	adds	r0, #1
 8004816:	d12b      	bne.n	8004870 <_printf_float+0x254>
 8004818:	e761      	b.n	80046de <_printf_float+0xc2>
 800481a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800481e:	f240 80e2 	bls.w	80049e6 <_printf_float+0x3ca>
 8004822:	2200      	movs	r2, #0
 8004824:	2300      	movs	r3, #0
 8004826:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800482a:	f7fc f8f5 	bl	8000a18 <__aeabi_dcmpeq>
 800482e:	2800      	cmp	r0, #0
 8004830:	d03c      	beq.n	80048ac <_printf_float+0x290>
 8004832:	2301      	movs	r3, #1
 8004834:	4a38      	ldr	r2, [pc, #224]	; (8004918 <_printf_float+0x2fc>)
 8004836:	4631      	mov	r1, r6
 8004838:	4628      	mov	r0, r5
 800483a:	47b8      	blx	r7
 800483c:	3001      	adds	r0, #1
 800483e:	f43f af4e 	beq.w	80046de <_printf_float+0xc2>
 8004842:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004844:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004846:	429a      	cmp	r2, r3
 8004848:	db02      	blt.n	8004850 <_printf_float+0x234>
 800484a:	6823      	ldr	r3, [r4, #0]
 800484c:	07d8      	lsls	r0, r3, #31
 800484e:	d50f      	bpl.n	8004870 <_printf_float+0x254>
 8004850:	9b05      	ldr	r3, [sp, #20]
 8004852:	9a04      	ldr	r2, [sp, #16]
 8004854:	4631      	mov	r1, r6
 8004856:	4628      	mov	r0, r5
 8004858:	47b8      	blx	r7
 800485a:	3001      	adds	r0, #1
 800485c:	f43f af3f 	beq.w	80046de <_printf_float+0xc2>
 8004860:	f04f 0800 	mov.w	r8, #0
 8004864:	f104 091a 	add.w	r9, r4, #26
 8004868:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800486a:	3b01      	subs	r3, #1
 800486c:	4598      	cmp	r8, r3
 800486e:	db12      	blt.n	8004896 <_printf_float+0x27a>
 8004870:	6823      	ldr	r3, [r4, #0]
 8004872:	079b      	lsls	r3, r3, #30
 8004874:	d509      	bpl.n	800488a <_printf_float+0x26e>
 8004876:	f04f 0800 	mov.w	r8, #0
 800487a:	f104 0919 	add.w	r9, r4, #25
 800487e:	68e3      	ldr	r3, [r4, #12]
 8004880:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004882:	1a9b      	subs	r3, r3, r2
 8004884:	4598      	cmp	r8, r3
 8004886:	f2c0 80ee 	blt.w	8004a66 <_printf_float+0x44a>
 800488a:	68e0      	ldr	r0, [r4, #12]
 800488c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800488e:	4298      	cmp	r0, r3
 8004890:	bfb8      	it	lt
 8004892:	4618      	movlt	r0, r3
 8004894:	e725      	b.n	80046e2 <_printf_float+0xc6>
 8004896:	2301      	movs	r3, #1
 8004898:	464a      	mov	r2, r9
 800489a:	4631      	mov	r1, r6
 800489c:	4628      	mov	r0, r5
 800489e:	47b8      	blx	r7
 80048a0:	3001      	adds	r0, #1
 80048a2:	f43f af1c 	beq.w	80046de <_printf_float+0xc2>
 80048a6:	f108 0801 	add.w	r8, r8, #1
 80048aa:	e7dd      	b.n	8004868 <_printf_float+0x24c>
 80048ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	dc34      	bgt.n	800491c <_printf_float+0x300>
 80048b2:	2301      	movs	r3, #1
 80048b4:	4a18      	ldr	r2, [pc, #96]	; (8004918 <_printf_float+0x2fc>)
 80048b6:	4631      	mov	r1, r6
 80048b8:	4628      	mov	r0, r5
 80048ba:	47b8      	blx	r7
 80048bc:	3001      	adds	r0, #1
 80048be:	f43f af0e 	beq.w	80046de <_printf_float+0xc2>
 80048c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048c4:	b923      	cbnz	r3, 80048d0 <_printf_float+0x2b4>
 80048c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80048c8:	b913      	cbnz	r3, 80048d0 <_printf_float+0x2b4>
 80048ca:	6823      	ldr	r3, [r4, #0]
 80048cc:	07d9      	lsls	r1, r3, #31
 80048ce:	d5cf      	bpl.n	8004870 <_printf_float+0x254>
 80048d0:	9b05      	ldr	r3, [sp, #20]
 80048d2:	9a04      	ldr	r2, [sp, #16]
 80048d4:	4631      	mov	r1, r6
 80048d6:	4628      	mov	r0, r5
 80048d8:	47b8      	blx	r7
 80048da:	3001      	adds	r0, #1
 80048dc:	f43f aeff 	beq.w	80046de <_printf_float+0xc2>
 80048e0:	f04f 0900 	mov.w	r9, #0
 80048e4:	f104 0a1a 	add.w	sl, r4, #26
 80048e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048ea:	425b      	negs	r3, r3
 80048ec:	4599      	cmp	r9, r3
 80048ee:	db01      	blt.n	80048f4 <_printf_float+0x2d8>
 80048f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80048f2:	e78b      	b.n	800480c <_printf_float+0x1f0>
 80048f4:	2301      	movs	r3, #1
 80048f6:	4652      	mov	r2, sl
 80048f8:	4631      	mov	r1, r6
 80048fa:	4628      	mov	r0, r5
 80048fc:	47b8      	blx	r7
 80048fe:	3001      	adds	r0, #1
 8004900:	f43f aeed 	beq.w	80046de <_printf_float+0xc2>
 8004904:	f109 0901 	add.w	r9, r9, #1
 8004908:	e7ee      	b.n	80048e8 <_printf_float+0x2cc>
 800490a:	bf00      	nop
 800490c:	7fefffff 	.word	0x7fefffff
 8004910:	08005ffc 	.word	0x08005ffc
 8004914:	08006000 	.word	0x08006000
 8004918:	0800600c 	.word	0x0800600c
 800491c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800491e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004920:	429a      	cmp	r2, r3
 8004922:	bfa8      	it	ge
 8004924:	461a      	movge	r2, r3
 8004926:	2a00      	cmp	r2, #0
 8004928:	4691      	mov	r9, r2
 800492a:	dc38      	bgt.n	800499e <_printf_float+0x382>
 800492c:	f104 031a 	add.w	r3, r4, #26
 8004930:	f04f 0b00 	mov.w	fp, #0
 8004934:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004938:	9306      	str	r3, [sp, #24]
 800493a:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800493e:	ebaa 0309 	sub.w	r3, sl, r9
 8004942:	459b      	cmp	fp, r3
 8004944:	db33      	blt.n	80049ae <_printf_float+0x392>
 8004946:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004948:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800494a:	429a      	cmp	r2, r3
 800494c:	db3a      	blt.n	80049c4 <_printf_float+0x3a8>
 800494e:	6823      	ldr	r3, [r4, #0]
 8004950:	07da      	lsls	r2, r3, #31
 8004952:	d437      	bmi.n	80049c4 <_printf_float+0x3a8>
 8004954:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004956:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004958:	eba3 020a 	sub.w	r2, r3, sl
 800495c:	eba3 0901 	sub.w	r9, r3, r1
 8004960:	4591      	cmp	r9, r2
 8004962:	bfa8      	it	ge
 8004964:	4691      	movge	r9, r2
 8004966:	f1b9 0f00 	cmp.w	r9, #0
 800496a:	dc33      	bgt.n	80049d4 <_printf_float+0x3b8>
 800496c:	f04f 0800 	mov.w	r8, #0
 8004970:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004974:	f104 0a1a 	add.w	sl, r4, #26
 8004978:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800497a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800497c:	1a9b      	subs	r3, r3, r2
 800497e:	eba3 0309 	sub.w	r3, r3, r9
 8004982:	4598      	cmp	r8, r3
 8004984:	f6bf af74 	bge.w	8004870 <_printf_float+0x254>
 8004988:	2301      	movs	r3, #1
 800498a:	4652      	mov	r2, sl
 800498c:	4631      	mov	r1, r6
 800498e:	4628      	mov	r0, r5
 8004990:	47b8      	blx	r7
 8004992:	3001      	adds	r0, #1
 8004994:	f43f aea3 	beq.w	80046de <_printf_float+0xc2>
 8004998:	f108 0801 	add.w	r8, r8, #1
 800499c:	e7ec      	b.n	8004978 <_printf_float+0x35c>
 800499e:	4613      	mov	r3, r2
 80049a0:	4631      	mov	r1, r6
 80049a2:	4642      	mov	r2, r8
 80049a4:	4628      	mov	r0, r5
 80049a6:	47b8      	blx	r7
 80049a8:	3001      	adds	r0, #1
 80049aa:	d1bf      	bne.n	800492c <_printf_float+0x310>
 80049ac:	e697      	b.n	80046de <_printf_float+0xc2>
 80049ae:	2301      	movs	r3, #1
 80049b0:	9a06      	ldr	r2, [sp, #24]
 80049b2:	4631      	mov	r1, r6
 80049b4:	4628      	mov	r0, r5
 80049b6:	47b8      	blx	r7
 80049b8:	3001      	adds	r0, #1
 80049ba:	f43f ae90 	beq.w	80046de <_printf_float+0xc2>
 80049be:	f10b 0b01 	add.w	fp, fp, #1
 80049c2:	e7ba      	b.n	800493a <_printf_float+0x31e>
 80049c4:	9b05      	ldr	r3, [sp, #20]
 80049c6:	9a04      	ldr	r2, [sp, #16]
 80049c8:	4631      	mov	r1, r6
 80049ca:	4628      	mov	r0, r5
 80049cc:	47b8      	blx	r7
 80049ce:	3001      	adds	r0, #1
 80049d0:	d1c0      	bne.n	8004954 <_printf_float+0x338>
 80049d2:	e684      	b.n	80046de <_printf_float+0xc2>
 80049d4:	464b      	mov	r3, r9
 80049d6:	eb08 020a 	add.w	r2, r8, sl
 80049da:	4631      	mov	r1, r6
 80049dc:	4628      	mov	r0, r5
 80049de:	47b8      	blx	r7
 80049e0:	3001      	adds	r0, #1
 80049e2:	d1c3      	bne.n	800496c <_printf_float+0x350>
 80049e4:	e67b      	b.n	80046de <_printf_float+0xc2>
 80049e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80049e8:	2a01      	cmp	r2, #1
 80049ea:	dc01      	bgt.n	80049f0 <_printf_float+0x3d4>
 80049ec:	07db      	lsls	r3, r3, #31
 80049ee:	d537      	bpl.n	8004a60 <_printf_float+0x444>
 80049f0:	2301      	movs	r3, #1
 80049f2:	4642      	mov	r2, r8
 80049f4:	4631      	mov	r1, r6
 80049f6:	4628      	mov	r0, r5
 80049f8:	47b8      	blx	r7
 80049fa:	3001      	adds	r0, #1
 80049fc:	f43f ae6f 	beq.w	80046de <_printf_float+0xc2>
 8004a00:	9b05      	ldr	r3, [sp, #20]
 8004a02:	9a04      	ldr	r2, [sp, #16]
 8004a04:	4631      	mov	r1, r6
 8004a06:	4628      	mov	r0, r5
 8004a08:	47b8      	blx	r7
 8004a0a:	3001      	adds	r0, #1
 8004a0c:	f43f ae67 	beq.w	80046de <_printf_float+0xc2>
 8004a10:	2200      	movs	r2, #0
 8004a12:	2300      	movs	r3, #0
 8004a14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004a18:	f7fb fffe 	bl	8000a18 <__aeabi_dcmpeq>
 8004a1c:	b158      	cbz	r0, 8004a36 <_printf_float+0x41a>
 8004a1e:	f04f 0800 	mov.w	r8, #0
 8004a22:	f104 0a1a 	add.w	sl, r4, #26
 8004a26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a28:	3b01      	subs	r3, #1
 8004a2a:	4598      	cmp	r8, r3
 8004a2c:	db0d      	blt.n	8004a4a <_printf_float+0x42e>
 8004a2e:	464b      	mov	r3, r9
 8004a30:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004a34:	e6eb      	b.n	800480e <_printf_float+0x1f2>
 8004a36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a38:	f108 0201 	add.w	r2, r8, #1
 8004a3c:	3b01      	subs	r3, #1
 8004a3e:	4631      	mov	r1, r6
 8004a40:	4628      	mov	r0, r5
 8004a42:	47b8      	blx	r7
 8004a44:	3001      	adds	r0, #1
 8004a46:	d1f2      	bne.n	8004a2e <_printf_float+0x412>
 8004a48:	e649      	b.n	80046de <_printf_float+0xc2>
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	4652      	mov	r2, sl
 8004a4e:	4631      	mov	r1, r6
 8004a50:	4628      	mov	r0, r5
 8004a52:	47b8      	blx	r7
 8004a54:	3001      	adds	r0, #1
 8004a56:	f43f ae42 	beq.w	80046de <_printf_float+0xc2>
 8004a5a:	f108 0801 	add.w	r8, r8, #1
 8004a5e:	e7e2      	b.n	8004a26 <_printf_float+0x40a>
 8004a60:	2301      	movs	r3, #1
 8004a62:	4642      	mov	r2, r8
 8004a64:	e7eb      	b.n	8004a3e <_printf_float+0x422>
 8004a66:	2301      	movs	r3, #1
 8004a68:	464a      	mov	r2, r9
 8004a6a:	4631      	mov	r1, r6
 8004a6c:	4628      	mov	r0, r5
 8004a6e:	47b8      	blx	r7
 8004a70:	3001      	adds	r0, #1
 8004a72:	f43f ae34 	beq.w	80046de <_printf_float+0xc2>
 8004a76:	f108 0801 	add.w	r8, r8, #1
 8004a7a:	e700      	b.n	800487e <_printf_float+0x262>
 8004a7c:	4642      	mov	r2, r8
 8004a7e:	464b      	mov	r3, r9
 8004a80:	4640      	mov	r0, r8
 8004a82:	4649      	mov	r1, r9
 8004a84:	f7fb fffa 	bl	8000a7c <__aeabi_dcmpun>
 8004a88:	2800      	cmp	r0, #0
 8004a8a:	f43f ae2d 	beq.w	80046e8 <_printf_float+0xcc>
 8004a8e:	4b01      	ldr	r3, [pc, #4]	; (8004a94 <_printf_float+0x478>)
 8004a90:	4a01      	ldr	r2, [pc, #4]	; (8004a98 <_printf_float+0x47c>)
 8004a92:	e60e      	b.n	80046b2 <_printf_float+0x96>
 8004a94:	08006004 	.word	0x08006004
 8004a98:	08006008 	.word	0x08006008

08004a9c <_printf_common>:
 8004a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004aa0:	4691      	mov	r9, r2
 8004aa2:	461f      	mov	r7, r3
 8004aa4:	688a      	ldr	r2, [r1, #8]
 8004aa6:	690b      	ldr	r3, [r1, #16]
 8004aa8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004aac:	4293      	cmp	r3, r2
 8004aae:	bfb8      	it	lt
 8004ab0:	4613      	movlt	r3, r2
 8004ab2:	f8c9 3000 	str.w	r3, [r9]
 8004ab6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004aba:	4606      	mov	r6, r0
 8004abc:	460c      	mov	r4, r1
 8004abe:	b112      	cbz	r2, 8004ac6 <_printf_common+0x2a>
 8004ac0:	3301      	adds	r3, #1
 8004ac2:	f8c9 3000 	str.w	r3, [r9]
 8004ac6:	6823      	ldr	r3, [r4, #0]
 8004ac8:	0699      	lsls	r1, r3, #26
 8004aca:	bf42      	ittt	mi
 8004acc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004ad0:	3302      	addmi	r3, #2
 8004ad2:	f8c9 3000 	strmi.w	r3, [r9]
 8004ad6:	6825      	ldr	r5, [r4, #0]
 8004ad8:	f015 0506 	ands.w	r5, r5, #6
 8004adc:	d107      	bne.n	8004aee <_printf_common+0x52>
 8004ade:	f104 0a19 	add.w	sl, r4, #25
 8004ae2:	68e3      	ldr	r3, [r4, #12]
 8004ae4:	f8d9 2000 	ldr.w	r2, [r9]
 8004ae8:	1a9b      	subs	r3, r3, r2
 8004aea:	429d      	cmp	r5, r3
 8004aec:	db29      	blt.n	8004b42 <_printf_common+0xa6>
 8004aee:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004af2:	6822      	ldr	r2, [r4, #0]
 8004af4:	3300      	adds	r3, #0
 8004af6:	bf18      	it	ne
 8004af8:	2301      	movne	r3, #1
 8004afa:	0692      	lsls	r2, r2, #26
 8004afc:	d42e      	bmi.n	8004b5c <_printf_common+0xc0>
 8004afe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004b02:	4639      	mov	r1, r7
 8004b04:	4630      	mov	r0, r6
 8004b06:	47c0      	blx	r8
 8004b08:	3001      	adds	r0, #1
 8004b0a:	d021      	beq.n	8004b50 <_printf_common+0xb4>
 8004b0c:	6823      	ldr	r3, [r4, #0]
 8004b0e:	68e5      	ldr	r5, [r4, #12]
 8004b10:	f8d9 2000 	ldr.w	r2, [r9]
 8004b14:	f003 0306 	and.w	r3, r3, #6
 8004b18:	2b04      	cmp	r3, #4
 8004b1a:	bf08      	it	eq
 8004b1c:	1aad      	subeq	r5, r5, r2
 8004b1e:	68a3      	ldr	r3, [r4, #8]
 8004b20:	6922      	ldr	r2, [r4, #16]
 8004b22:	bf0c      	ite	eq
 8004b24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b28:	2500      	movne	r5, #0
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	bfc4      	itt	gt
 8004b2e:	1a9b      	subgt	r3, r3, r2
 8004b30:	18ed      	addgt	r5, r5, r3
 8004b32:	f04f 0900 	mov.w	r9, #0
 8004b36:	341a      	adds	r4, #26
 8004b38:	454d      	cmp	r5, r9
 8004b3a:	d11b      	bne.n	8004b74 <_printf_common+0xd8>
 8004b3c:	2000      	movs	r0, #0
 8004b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b42:	2301      	movs	r3, #1
 8004b44:	4652      	mov	r2, sl
 8004b46:	4639      	mov	r1, r7
 8004b48:	4630      	mov	r0, r6
 8004b4a:	47c0      	blx	r8
 8004b4c:	3001      	adds	r0, #1
 8004b4e:	d103      	bne.n	8004b58 <_printf_common+0xbc>
 8004b50:	f04f 30ff 	mov.w	r0, #4294967295
 8004b54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b58:	3501      	adds	r5, #1
 8004b5a:	e7c2      	b.n	8004ae2 <_printf_common+0x46>
 8004b5c:	18e1      	adds	r1, r4, r3
 8004b5e:	1c5a      	adds	r2, r3, #1
 8004b60:	2030      	movs	r0, #48	; 0x30
 8004b62:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004b66:	4422      	add	r2, r4
 8004b68:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004b6c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004b70:	3302      	adds	r3, #2
 8004b72:	e7c4      	b.n	8004afe <_printf_common+0x62>
 8004b74:	2301      	movs	r3, #1
 8004b76:	4622      	mov	r2, r4
 8004b78:	4639      	mov	r1, r7
 8004b7a:	4630      	mov	r0, r6
 8004b7c:	47c0      	blx	r8
 8004b7e:	3001      	adds	r0, #1
 8004b80:	d0e6      	beq.n	8004b50 <_printf_common+0xb4>
 8004b82:	f109 0901 	add.w	r9, r9, #1
 8004b86:	e7d7      	b.n	8004b38 <_printf_common+0x9c>

08004b88 <quorem>:
 8004b88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b8c:	6903      	ldr	r3, [r0, #16]
 8004b8e:	690c      	ldr	r4, [r1, #16]
 8004b90:	429c      	cmp	r4, r3
 8004b92:	4680      	mov	r8, r0
 8004b94:	f300 8082 	bgt.w	8004c9c <quorem+0x114>
 8004b98:	3c01      	subs	r4, #1
 8004b9a:	f101 0714 	add.w	r7, r1, #20
 8004b9e:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8004ba2:	f100 0614 	add.w	r6, r0, #20
 8004ba6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004baa:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004bae:	eb06 030e 	add.w	r3, r6, lr
 8004bb2:	3501      	adds	r5, #1
 8004bb4:	eb07 090e 	add.w	r9, r7, lr
 8004bb8:	9301      	str	r3, [sp, #4]
 8004bba:	fbb0 f5f5 	udiv	r5, r0, r5
 8004bbe:	b395      	cbz	r5, 8004c26 <quorem+0x9e>
 8004bc0:	f04f 0a00 	mov.w	sl, #0
 8004bc4:	4638      	mov	r0, r7
 8004bc6:	46b4      	mov	ip, r6
 8004bc8:	46d3      	mov	fp, sl
 8004bca:	f850 2b04 	ldr.w	r2, [r0], #4
 8004bce:	b293      	uxth	r3, r2
 8004bd0:	fb05 a303 	mla	r3, r5, r3, sl
 8004bd4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	ebab 0303 	sub.w	r3, fp, r3
 8004bde:	0c12      	lsrs	r2, r2, #16
 8004be0:	f8bc b000 	ldrh.w	fp, [ip]
 8004be4:	fb05 a202 	mla	r2, r5, r2, sl
 8004be8:	fa13 f38b 	uxtah	r3, r3, fp
 8004bec:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004bf0:	fa1f fb82 	uxth.w	fp, r2
 8004bf4:	f8dc 2000 	ldr.w	r2, [ip]
 8004bf8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004bfc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c06:	4581      	cmp	r9, r0
 8004c08:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004c0c:	f84c 3b04 	str.w	r3, [ip], #4
 8004c10:	d2db      	bcs.n	8004bca <quorem+0x42>
 8004c12:	f856 300e 	ldr.w	r3, [r6, lr]
 8004c16:	b933      	cbnz	r3, 8004c26 <quorem+0x9e>
 8004c18:	9b01      	ldr	r3, [sp, #4]
 8004c1a:	3b04      	subs	r3, #4
 8004c1c:	429e      	cmp	r6, r3
 8004c1e:	461a      	mov	r2, r3
 8004c20:	d330      	bcc.n	8004c84 <quorem+0xfc>
 8004c22:	f8c8 4010 	str.w	r4, [r8, #16]
 8004c26:	4640      	mov	r0, r8
 8004c28:	f001 f833 	bl	8005c92 <__mcmp>
 8004c2c:	2800      	cmp	r0, #0
 8004c2e:	db25      	blt.n	8004c7c <quorem+0xf4>
 8004c30:	3501      	adds	r5, #1
 8004c32:	4630      	mov	r0, r6
 8004c34:	f04f 0e00 	mov.w	lr, #0
 8004c38:	f857 2b04 	ldr.w	r2, [r7], #4
 8004c3c:	f8d0 c000 	ldr.w	ip, [r0]
 8004c40:	b293      	uxth	r3, r2
 8004c42:	ebae 0303 	sub.w	r3, lr, r3
 8004c46:	0c12      	lsrs	r2, r2, #16
 8004c48:	fa13 f38c 	uxtah	r3, r3, ip
 8004c4c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004c50:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004c54:	b29b      	uxth	r3, r3
 8004c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c5a:	45b9      	cmp	r9, r7
 8004c5c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8004c60:	f840 3b04 	str.w	r3, [r0], #4
 8004c64:	d2e8      	bcs.n	8004c38 <quorem+0xb0>
 8004c66:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004c6a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004c6e:	b92a      	cbnz	r2, 8004c7c <quorem+0xf4>
 8004c70:	3b04      	subs	r3, #4
 8004c72:	429e      	cmp	r6, r3
 8004c74:	461a      	mov	r2, r3
 8004c76:	d30b      	bcc.n	8004c90 <quorem+0x108>
 8004c78:	f8c8 4010 	str.w	r4, [r8, #16]
 8004c7c:	4628      	mov	r0, r5
 8004c7e:	b003      	add	sp, #12
 8004c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c84:	6812      	ldr	r2, [r2, #0]
 8004c86:	3b04      	subs	r3, #4
 8004c88:	2a00      	cmp	r2, #0
 8004c8a:	d1ca      	bne.n	8004c22 <quorem+0x9a>
 8004c8c:	3c01      	subs	r4, #1
 8004c8e:	e7c5      	b.n	8004c1c <quorem+0x94>
 8004c90:	6812      	ldr	r2, [r2, #0]
 8004c92:	3b04      	subs	r3, #4
 8004c94:	2a00      	cmp	r2, #0
 8004c96:	d1ef      	bne.n	8004c78 <quorem+0xf0>
 8004c98:	3c01      	subs	r4, #1
 8004c9a:	e7ea      	b.n	8004c72 <quorem+0xea>
 8004c9c:	2000      	movs	r0, #0
 8004c9e:	e7ee      	b.n	8004c7e <quorem+0xf6>

08004ca0 <_dtoa_r>:
 8004ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ca4:	ec57 6b10 	vmov	r6, r7, d0
 8004ca8:	b097      	sub	sp, #92	; 0x5c
 8004caa:	e9cd 6700 	strd	r6, r7, [sp]
 8004cae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004cb0:	9107      	str	r1, [sp, #28]
 8004cb2:	4604      	mov	r4, r0
 8004cb4:	920a      	str	r2, [sp, #40]	; 0x28
 8004cb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8004cb8:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8004cba:	b93e      	cbnz	r6, 8004ccc <_dtoa_r+0x2c>
 8004cbc:	2010      	movs	r0, #16
 8004cbe:	f000 fdcb 	bl	8005858 <malloc>
 8004cc2:	6260      	str	r0, [r4, #36]	; 0x24
 8004cc4:	6046      	str	r6, [r0, #4]
 8004cc6:	6086      	str	r6, [r0, #8]
 8004cc8:	6006      	str	r6, [r0, #0]
 8004cca:	60c6      	str	r6, [r0, #12]
 8004ccc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004cce:	6819      	ldr	r1, [r3, #0]
 8004cd0:	b151      	cbz	r1, 8004ce8 <_dtoa_r+0x48>
 8004cd2:	685a      	ldr	r2, [r3, #4]
 8004cd4:	604a      	str	r2, [r1, #4]
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	4093      	lsls	r3, r2
 8004cda:	608b      	str	r3, [r1, #8]
 8004cdc:	4620      	mov	r0, r4
 8004cde:	f000 fe02 	bl	80058e6 <_Bfree>
 8004ce2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	601a      	str	r2, [r3, #0]
 8004ce8:	9b01      	ldr	r3, [sp, #4]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	bfbf      	itttt	lt
 8004cee:	2301      	movlt	r3, #1
 8004cf0:	602b      	strlt	r3, [r5, #0]
 8004cf2:	9b01      	ldrlt	r3, [sp, #4]
 8004cf4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004cf8:	bfb2      	itee	lt
 8004cfa:	9301      	strlt	r3, [sp, #4]
 8004cfc:	2300      	movge	r3, #0
 8004cfe:	602b      	strge	r3, [r5, #0]
 8004d00:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004d04:	4ba8      	ldr	r3, [pc, #672]	; (8004fa8 <_dtoa_r+0x308>)
 8004d06:	ea33 0308 	bics.w	r3, r3, r8
 8004d0a:	d11b      	bne.n	8004d44 <_dtoa_r+0xa4>
 8004d0c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004d0e:	f242 730f 	movw	r3, #9999	; 0x270f
 8004d12:	6013      	str	r3, [r2, #0]
 8004d14:	9b00      	ldr	r3, [sp, #0]
 8004d16:	b923      	cbnz	r3, 8004d22 <_dtoa_r+0x82>
 8004d18:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004d1c:	2800      	cmp	r0, #0
 8004d1e:	f000 8578 	beq.w	8005812 <_dtoa_r+0xb72>
 8004d22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004d24:	b953      	cbnz	r3, 8004d3c <_dtoa_r+0x9c>
 8004d26:	4ba1      	ldr	r3, [pc, #644]	; (8004fac <_dtoa_r+0x30c>)
 8004d28:	e021      	b.n	8004d6e <_dtoa_r+0xce>
 8004d2a:	4ba1      	ldr	r3, [pc, #644]	; (8004fb0 <_dtoa_r+0x310>)
 8004d2c:	9302      	str	r3, [sp, #8]
 8004d2e:	3308      	adds	r3, #8
 8004d30:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004d32:	6013      	str	r3, [r2, #0]
 8004d34:	9802      	ldr	r0, [sp, #8]
 8004d36:	b017      	add	sp, #92	; 0x5c
 8004d38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d3c:	4b9b      	ldr	r3, [pc, #620]	; (8004fac <_dtoa_r+0x30c>)
 8004d3e:	9302      	str	r3, [sp, #8]
 8004d40:	3303      	adds	r3, #3
 8004d42:	e7f5      	b.n	8004d30 <_dtoa_r+0x90>
 8004d44:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	4630      	mov	r0, r6
 8004d4e:	4639      	mov	r1, r7
 8004d50:	f7fb fe62 	bl	8000a18 <__aeabi_dcmpeq>
 8004d54:	4681      	mov	r9, r0
 8004d56:	b160      	cbz	r0, 8004d72 <_dtoa_r+0xd2>
 8004d58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	6013      	str	r3, [r2, #0]
 8004d5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	f000 8553 	beq.w	800580c <_dtoa_r+0xb6c>
 8004d66:	4b93      	ldr	r3, [pc, #588]	; (8004fb4 <_dtoa_r+0x314>)
 8004d68:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004d6a:	6013      	str	r3, [r2, #0]
 8004d6c:	3b01      	subs	r3, #1
 8004d6e:	9302      	str	r3, [sp, #8]
 8004d70:	e7e0      	b.n	8004d34 <_dtoa_r+0x94>
 8004d72:	aa14      	add	r2, sp, #80	; 0x50
 8004d74:	a915      	add	r1, sp, #84	; 0x54
 8004d76:	ec47 6b10 	vmov	d0, r6, r7
 8004d7a:	4620      	mov	r0, r4
 8004d7c:	f001 f801 	bl	8005d82 <__d2b>
 8004d80:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004d84:	4682      	mov	sl, r0
 8004d86:	2d00      	cmp	r5, #0
 8004d88:	d07e      	beq.n	8004e88 <_dtoa_r+0x1e8>
 8004d8a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004d8e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004d92:	4630      	mov	r0, r6
 8004d94:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004d98:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004d9c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8004da0:	2200      	movs	r2, #0
 8004da2:	4b85      	ldr	r3, [pc, #532]	; (8004fb8 <_dtoa_r+0x318>)
 8004da4:	f7fb fa1c 	bl	80001e0 <__aeabi_dsub>
 8004da8:	a379      	add	r3, pc, #484	; (adr r3, 8004f90 <_dtoa_r+0x2f0>)
 8004daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dae:	f7fb fbcb 	bl	8000548 <__aeabi_dmul>
 8004db2:	a379      	add	r3, pc, #484	; (adr r3, 8004f98 <_dtoa_r+0x2f8>)
 8004db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004db8:	f7fb fa14 	bl	80001e4 <__adddf3>
 8004dbc:	4606      	mov	r6, r0
 8004dbe:	4628      	mov	r0, r5
 8004dc0:	460f      	mov	r7, r1
 8004dc2:	f7fb fb5b 	bl	800047c <__aeabi_i2d>
 8004dc6:	a376      	add	r3, pc, #472	; (adr r3, 8004fa0 <_dtoa_r+0x300>)
 8004dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dcc:	f7fb fbbc 	bl	8000548 <__aeabi_dmul>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	460b      	mov	r3, r1
 8004dd4:	4630      	mov	r0, r6
 8004dd6:	4639      	mov	r1, r7
 8004dd8:	f7fb fa04 	bl	80001e4 <__adddf3>
 8004ddc:	4606      	mov	r6, r0
 8004dde:	460f      	mov	r7, r1
 8004de0:	f7fb fe62 	bl	8000aa8 <__aeabi_d2iz>
 8004de4:	2200      	movs	r2, #0
 8004de6:	4683      	mov	fp, r0
 8004de8:	2300      	movs	r3, #0
 8004dea:	4630      	mov	r0, r6
 8004dec:	4639      	mov	r1, r7
 8004dee:	f7fb fe1d 	bl	8000a2c <__aeabi_dcmplt>
 8004df2:	b158      	cbz	r0, 8004e0c <_dtoa_r+0x16c>
 8004df4:	4658      	mov	r0, fp
 8004df6:	f7fb fb41 	bl	800047c <__aeabi_i2d>
 8004dfa:	4602      	mov	r2, r0
 8004dfc:	460b      	mov	r3, r1
 8004dfe:	4630      	mov	r0, r6
 8004e00:	4639      	mov	r1, r7
 8004e02:	f7fb fe09 	bl	8000a18 <__aeabi_dcmpeq>
 8004e06:	b908      	cbnz	r0, 8004e0c <_dtoa_r+0x16c>
 8004e08:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004e0c:	f1bb 0f16 	cmp.w	fp, #22
 8004e10:	d859      	bhi.n	8004ec6 <_dtoa_r+0x226>
 8004e12:	496a      	ldr	r1, [pc, #424]	; (8004fbc <_dtoa_r+0x31c>)
 8004e14:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8004e18:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004e1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004e20:	f7fb fe22 	bl	8000a68 <__aeabi_dcmpgt>
 8004e24:	2800      	cmp	r0, #0
 8004e26:	d050      	beq.n	8004eca <_dtoa_r+0x22a>
 8004e28:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	930e      	str	r3, [sp, #56]	; 0x38
 8004e30:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004e32:	1b5d      	subs	r5, r3, r5
 8004e34:	1e6b      	subs	r3, r5, #1
 8004e36:	9306      	str	r3, [sp, #24]
 8004e38:	bf45      	ittet	mi
 8004e3a:	f1c5 0301 	rsbmi	r3, r5, #1
 8004e3e:	9305      	strmi	r3, [sp, #20]
 8004e40:	2300      	movpl	r3, #0
 8004e42:	2300      	movmi	r3, #0
 8004e44:	bf4c      	ite	mi
 8004e46:	9306      	strmi	r3, [sp, #24]
 8004e48:	9305      	strpl	r3, [sp, #20]
 8004e4a:	f1bb 0f00 	cmp.w	fp, #0
 8004e4e:	db3e      	blt.n	8004ece <_dtoa_r+0x22e>
 8004e50:	9b06      	ldr	r3, [sp, #24]
 8004e52:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8004e56:	445b      	add	r3, fp
 8004e58:	9306      	str	r3, [sp, #24]
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	9308      	str	r3, [sp, #32]
 8004e5e:	9b07      	ldr	r3, [sp, #28]
 8004e60:	2b09      	cmp	r3, #9
 8004e62:	f200 80af 	bhi.w	8004fc4 <_dtoa_r+0x324>
 8004e66:	2b05      	cmp	r3, #5
 8004e68:	bfc4      	itt	gt
 8004e6a:	3b04      	subgt	r3, #4
 8004e6c:	9307      	strgt	r3, [sp, #28]
 8004e6e:	9b07      	ldr	r3, [sp, #28]
 8004e70:	f1a3 0302 	sub.w	r3, r3, #2
 8004e74:	bfcc      	ite	gt
 8004e76:	2600      	movgt	r6, #0
 8004e78:	2601      	movle	r6, #1
 8004e7a:	2b03      	cmp	r3, #3
 8004e7c:	f200 80ae 	bhi.w	8004fdc <_dtoa_r+0x33c>
 8004e80:	e8df f003 	tbb	[pc, r3]
 8004e84:	772f8482 	.word	0x772f8482
 8004e88:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004e8a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004e8c:	441d      	add	r5, r3
 8004e8e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004e92:	2b20      	cmp	r3, #32
 8004e94:	dd11      	ble.n	8004eba <_dtoa_r+0x21a>
 8004e96:	9a00      	ldr	r2, [sp, #0]
 8004e98:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8004e9c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8004ea0:	fa22 f000 	lsr.w	r0, r2, r0
 8004ea4:	fa08 f303 	lsl.w	r3, r8, r3
 8004ea8:	4318      	orrs	r0, r3
 8004eaa:	f7fb fad7 	bl	800045c <__aeabi_ui2d>
 8004eae:	2301      	movs	r3, #1
 8004eb0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004eb4:	3d01      	subs	r5, #1
 8004eb6:	9312      	str	r3, [sp, #72]	; 0x48
 8004eb8:	e772      	b.n	8004da0 <_dtoa_r+0x100>
 8004eba:	f1c3 0020 	rsb	r0, r3, #32
 8004ebe:	9b00      	ldr	r3, [sp, #0]
 8004ec0:	fa03 f000 	lsl.w	r0, r3, r0
 8004ec4:	e7f1      	b.n	8004eaa <_dtoa_r+0x20a>
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	e7b1      	b.n	8004e2e <_dtoa_r+0x18e>
 8004eca:	900e      	str	r0, [sp, #56]	; 0x38
 8004ecc:	e7b0      	b.n	8004e30 <_dtoa_r+0x190>
 8004ece:	9b05      	ldr	r3, [sp, #20]
 8004ed0:	eba3 030b 	sub.w	r3, r3, fp
 8004ed4:	9305      	str	r3, [sp, #20]
 8004ed6:	f1cb 0300 	rsb	r3, fp, #0
 8004eda:	9308      	str	r3, [sp, #32]
 8004edc:	2300      	movs	r3, #0
 8004ede:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ee0:	e7bd      	b.n	8004e5e <_dtoa_r+0x1be>
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	9309      	str	r3, [sp, #36]	; 0x24
 8004ee6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	dd7a      	ble.n	8004fe2 <_dtoa_r+0x342>
 8004eec:	9304      	str	r3, [sp, #16]
 8004eee:	9303      	str	r3, [sp, #12]
 8004ef0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	606a      	str	r2, [r5, #4]
 8004ef6:	2104      	movs	r1, #4
 8004ef8:	f101 0214 	add.w	r2, r1, #20
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d975      	bls.n	8004fec <_dtoa_r+0x34c>
 8004f00:	6869      	ldr	r1, [r5, #4]
 8004f02:	4620      	mov	r0, r4
 8004f04:	f000 fcbb 	bl	800587e <_Balloc>
 8004f08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f0a:	6028      	str	r0, [r5, #0]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	9302      	str	r3, [sp, #8]
 8004f10:	9b03      	ldr	r3, [sp, #12]
 8004f12:	2b0e      	cmp	r3, #14
 8004f14:	f200 80e5 	bhi.w	80050e2 <_dtoa_r+0x442>
 8004f18:	2e00      	cmp	r6, #0
 8004f1a:	f000 80e2 	beq.w	80050e2 <_dtoa_r+0x442>
 8004f1e:	ed9d 7b00 	vldr	d7, [sp]
 8004f22:	f1bb 0f00 	cmp.w	fp, #0
 8004f26:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8004f2a:	dd74      	ble.n	8005016 <_dtoa_r+0x376>
 8004f2c:	4a23      	ldr	r2, [pc, #140]	; (8004fbc <_dtoa_r+0x31c>)
 8004f2e:	f00b 030f 	and.w	r3, fp, #15
 8004f32:	ea4f 162b 	mov.w	r6, fp, asr #4
 8004f36:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004f3a:	06f0      	lsls	r0, r6, #27
 8004f3c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004f40:	d559      	bpl.n	8004ff6 <_dtoa_r+0x356>
 8004f42:	4b1f      	ldr	r3, [pc, #124]	; (8004fc0 <_dtoa_r+0x320>)
 8004f44:	ec51 0b17 	vmov	r0, r1, d7
 8004f48:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004f4c:	f7fb fc26 	bl	800079c <__aeabi_ddiv>
 8004f50:	e9cd 0100 	strd	r0, r1, [sp]
 8004f54:	f006 060f 	and.w	r6, r6, #15
 8004f58:	2503      	movs	r5, #3
 8004f5a:	4f19      	ldr	r7, [pc, #100]	; (8004fc0 <_dtoa_r+0x320>)
 8004f5c:	2e00      	cmp	r6, #0
 8004f5e:	d14c      	bne.n	8004ffa <_dtoa_r+0x35a>
 8004f60:	4642      	mov	r2, r8
 8004f62:	464b      	mov	r3, r9
 8004f64:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004f68:	f7fb fc18 	bl	800079c <__aeabi_ddiv>
 8004f6c:	e9cd 0100 	strd	r0, r1, [sp]
 8004f70:	e06a      	b.n	8005048 <_dtoa_r+0x3a8>
 8004f72:	2301      	movs	r3, #1
 8004f74:	9309      	str	r3, [sp, #36]	; 0x24
 8004f76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f78:	445b      	add	r3, fp
 8004f7a:	9304      	str	r3, [sp, #16]
 8004f7c:	3301      	adds	r3, #1
 8004f7e:	2b01      	cmp	r3, #1
 8004f80:	9303      	str	r3, [sp, #12]
 8004f82:	bfb8      	it	lt
 8004f84:	2301      	movlt	r3, #1
 8004f86:	e7b3      	b.n	8004ef0 <_dtoa_r+0x250>
 8004f88:	2300      	movs	r3, #0
 8004f8a:	e7ab      	b.n	8004ee4 <_dtoa_r+0x244>
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	e7f1      	b.n	8004f74 <_dtoa_r+0x2d4>
 8004f90:	636f4361 	.word	0x636f4361
 8004f94:	3fd287a7 	.word	0x3fd287a7
 8004f98:	8b60c8b3 	.word	0x8b60c8b3
 8004f9c:	3fc68a28 	.word	0x3fc68a28
 8004fa0:	509f79fb 	.word	0x509f79fb
 8004fa4:	3fd34413 	.word	0x3fd34413
 8004fa8:	7ff00000 	.word	0x7ff00000
 8004fac:	08006017 	.word	0x08006017
 8004fb0:	0800600e 	.word	0x0800600e
 8004fb4:	0800600d 	.word	0x0800600d
 8004fb8:	3ff80000 	.word	0x3ff80000
 8004fbc:	08006048 	.word	0x08006048
 8004fc0:	08006020 	.word	0x08006020
 8004fc4:	2601      	movs	r6, #1
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	9307      	str	r3, [sp, #28]
 8004fca:	9609      	str	r6, [sp, #36]	; 0x24
 8004fcc:	f04f 33ff 	mov.w	r3, #4294967295
 8004fd0:	9304      	str	r3, [sp, #16]
 8004fd2:	9303      	str	r3, [sp, #12]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	2312      	movs	r3, #18
 8004fd8:	920a      	str	r2, [sp, #40]	; 0x28
 8004fda:	e789      	b.n	8004ef0 <_dtoa_r+0x250>
 8004fdc:	2301      	movs	r3, #1
 8004fde:	9309      	str	r3, [sp, #36]	; 0x24
 8004fe0:	e7f4      	b.n	8004fcc <_dtoa_r+0x32c>
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	9304      	str	r3, [sp, #16]
 8004fe6:	9303      	str	r3, [sp, #12]
 8004fe8:	461a      	mov	r2, r3
 8004fea:	e7f5      	b.n	8004fd8 <_dtoa_r+0x338>
 8004fec:	686a      	ldr	r2, [r5, #4]
 8004fee:	3201      	adds	r2, #1
 8004ff0:	606a      	str	r2, [r5, #4]
 8004ff2:	0049      	lsls	r1, r1, #1
 8004ff4:	e780      	b.n	8004ef8 <_dtoa_r+0x258>
 8004ff6:	2502      	movs	r5, #2
 8004ff8:	e7af      	b.n	8004f5a <_dtoa_r+0x2ba>
 8004ffa:	07f1      	lsls	r1, r6, #31
 8004ffc:	d508      	bpl.n	8005010 <_dtoa_r+0x370>
 8004ffe:	4640      	mov	r0, r8
 8005000:	4649      	mov	r1, r9
 8005002:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005006:	f7fb fa9f 	bl	8000548 <__aeabi_dmul>
 800500a:	3501      	adds	r5, #1
 800500c:	4680      	mov	r8, r0
 800500e:	4689      	mov	r9, r1
 8005010:	1076      	asrs	r6, r6, #1
 8005012:	3708      	adds	r7, #8
 8005014:	e7a2      	b.n	8004f5c <_dtoa_r+0x2bc>
 8005016:	f000 809d 	beq.w	8005154 <_dtoa_r+0x4b4>
 800501a:	f1cb 0600 	rsb	r6, fp, #0
 800501e:	4b9f      	ldr	r3, [pc, #636]	; (800529c <_dtoa_r+0x5fc>)
 8005020:	4f9f      	ldr	r7, [pc, #636]	; (80052a0 <_dtoa_r+0x600>)
 8005022:	f006 020f 	and.w	r2, r6, #15
 8005026:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800502a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005032:	f7fb fa89 	bl	8000548 <__aeabi_dmul>
 8005036:	e9cd 0100 	strd	r0, r1, [sp]
 800503a:	1136      	asrs	r6, r6, #4
 800503c:	2300      	movs	r3, #0
 800503e:	2502      	movs	r5, #2
 8005040:	2e00      	cmp	r6, #0
 8005042:	d17c      	bne.n	800513e <_dtoa_r+0x49e>
 8005044:	2b00      	cmp	r3, #0
 8005046:	d191      	bne.n	8004f6c <_dtoa_r+0x2cc>
 8005048:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800504a:	2b00      	cmp	r3, #0
 800504c:	f000 8084 	beq.w	8005158 <_dtoa_r+0x4b8>
 8005050:	e9dd 8900 	ldrd	r8, r9, [sp]
 8005054:	2200      	movs	r2, #0
 8005056:	4b93      	ldr	r3, [pc, #588]	; (80052a4 <_dtoa_r+0x604>)
 8005058:	4640      	mov	r0, r8
 800505a:	4649      	mov	r1, r9
 800505c:	f7fb fce6 	bl	8000a2c <__aeabi_dcmplt>
 8005060:	2800      	cmp	r0, #0
 8005062:	d079      	beq.n	8005158 <_dtoa_r+0x4b8>
 8005064:	9b03      	ldr	r3, [sp, #12]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d076      	beq.n	8005158 <_dtoa_r+0x4b8>
 800506a:	9b04      	ldr	r3, [sp, #16]
 800506c:	2b00      	cmp	r3, #0
 800506e:	dd34      	ble.n	80050da <_dtoa_r+0x43a>
 8005070:	2200      	movs	r2, #0
 8005072:	4b8d      	ldr	r3, [pc, #564]	; (80052a8 <_dtoa_r+0x608>)
 8005074:	4640      	mov	r0, r8
 8005076:	4649      	mov	r1, r9
 8005078:	f7fb fa66 	bl	8000548 <__aeabi_dmul>
 800507c:	e9cd 0100 	strd	r0, r1, [sp]
 8005080:	9e04      	ldr	r6, [sp, #16]
 8005082:	f10b 37ff 	add.w	r7, fp, #4294967295
 8005086:	3501      	adds	r5, #1
 8005088:	4628      	mov	r0, r5
 800508a:	f7fb f9f7 	bl	800047c <__aeabi_i2d>
 800508e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005092:	f7fb fa59 	bl	8000548 <__aeabi_dmul>
 8005096:	2200      	movs	r2, #0
 8005098:	4b84      	ldr	r3, [pc, #528]	; (80052ac <_dtoa_r+0x60c>)
 800509a:	f7fb f8a3 	bl	80001e4 <__adddf3>
 800509e:	4680      	mov	r8, r0
 80050a0:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80050a4:	2e00      	cmp	r6, #0
 80050a6:	d15a      	bne.n	800515e <_dtoa_r+0x4be>
 80050a8:	2200      	movs	r2, #0
 80050aa:	4b81      	ldr	r3, [pc, #516]	; (80052b0 <_dtoa_r+0x610>)
 80050ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80050b0:	f7fb f896 	bl	80001e0 <__aeabi_dsub>
 80050b4:	4642      	mov	r2, r8
 80050b6:	464b      	mov	r3, r9
 80050b8:	e9cd 0100 	strd	r0, r1, [sp]
 80050bc:	f7fb fcd4 	bl	8000a68 <__aeabi_dcmpgt>
 80050c0:	2800      	cmp	r0, #0
 80050c2:	f040 829b 	bne.w	80055fc <_dtoa_r+0x95c>
 80050c6:	4642      	mov	r2, r8
 80050c8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80050cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80050d0:	f7fb fcac 	bl	8000a2c <__aeabi_dcmplt>
 80050d4:	2800      	cmp	r0, #0
 80050d6:	f040 828f 	bne.w	80055f8 <_dtoa_r+0x958>
 80050da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80050de:	e9cd 2300 	strd	r2, r3, [sp]
 80050e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	f2c0 8150 	blt.w	800538a <_dtoa_r+0x6ea>
 80050ea:	f1bb 0f0e 	cmp.w	fp, #14
 80050ee:	f300 814c 	bgt.w	800538a <_dtoa_r+0x6ea>
 80050f2:	4b6a      	ldr	r3, [pc, #424]	; (800529c <_dtoa_r+0x5fc>)
 80050f4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80050f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80050fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050fe:	2b00      	cmp	r3, #0
 8005100:	f280 80da 	bge.w	80052b8 <_dtoa_r+0x618>
 8005104:	9b03      	ldr	r3, [sp, #12]
 8005106:	2b00      	cmp	r3, #0
 8005108:	f300 80d6 	bgt.w	80052b8 <_dtoa_r+0x618>
 800510c:	f040 8273 	bne.w	80055f6 <_dtoa_r+0x956>
 8005110:	2200      	movs	r2, #0
 8005112:	4b67      	ldr	r3, [pc, #412]	; (80052b0 <_dtoa_r+0x610>)
 8005114:	4640      	mov	r0, r8
 8005116:	4649      	mov	r1, r9
 8005118:	f7fb fa16 	bl	8000548 <__aeabi_dmul>
 800511c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005120:	f7fb fc98 	bl	8000a54 <__aeabi_dcmpge>
 8005124:	9e03      	ldr	r6, [sp, #12]
 8005126:	4637      	mov	r7, r6
 8005128:	2800      	cmp	r0, #0
 800512a:	f040 824a 	bne.w	80055c2 <_dtoa_r+0x922>
 800512e:	9b02      	ldr	r3, [sp, #8]
 8005130:	9a02      	ldr	r2, [sp, #8]
 8005132:	1c5d      	adds	r5, r3, #1
 8005134:	2331      	movs	r3, #49	; 0x31
 8005136:	7013      	strb	r3, [r2, #0]
 8005138:	f10b 0b01 	add.w	fp, fp, #1
 800513c:	e245      	b.n	80055ca <_dtoa_r+0x92a>
 800513e:	07f2      	lsls	r2, r6, #31
 8005140:	d505      	bpl.n	800514e <_dtoa_r+0x4ae>
 8005142:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005146:	f7fb f9ff 	bl	8000548 <__aeabi_dmul>
 800514a:	3501      	adds	r5, #1
 800514c:	2301      	movs	r3, #1
 800514e:	1076      	asrs	r6, r6, #1
 8005150:	3708      	adds	r7, #8
 8005152:	e775      	b.n	8005040 <_dtoa_r+0x3a0>
 8005154:	2502      	movs	r5, #2
 8005156:	e777      	b.n	8005048 <_dtoa_r+0x3a8>
 8005158:	465f      	mov	r7, fp
 800515a:	9e03      	ldr	r6, [sp, #12]
 800515c:	e794      	b.n	8005088 <_dtoa_r+0x3e8>
 800515e:	9a02      	ldr	r2, [sp, #8]
 8005160:	4b4e      	ldr	r3, [pc, #312]	; (800529c <_dtoa_r+0x5fc>)
 8005162:	4432      	add	r2, r6
 8005164:	9213      	str	r2, [sp, #76]	; 0x4c
 8005166:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005168:	1e71      	subs	r1, r6, #1
 800516a:	2a00      	cmp	r2, #0
 800516c:	d048      	beq.n	8005200 <_dtoa_r+0x560>
 800516e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8005172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005176:	2000      	movs	r0, #0
 8005178:	494e      	ldr	r1, [pc, #312]	; (80052b4 <_dtoa_r+0x614>)
 800517a:	f7fb fb0f 	bl	800079c <__aeabi_ddiv>
 800517e:	4642      	mov	r2, r8
 8005180:	464b      	mov	r3, r9
 8005182:	f7fb f82d 	bl	80001e0 <__aeabi_dsub>
 8005186:	9d02      	ldr	r5, [sp, #8]
 8005188:	4680      	mov	r8, r0
 800518a:	4689      	mov	r9, r1
 800518c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005190:	f7fb fc8a 	bl	8000aa8 <__aeabi_d2iz>
 8005194:	4606      	mov	r6, r0
 8005196:	f7fb f971 	bl	800047c <__aeabi_i2d>
 800519a:	4602      	mov	r2, r0
 800519c:	460b      	mov	r3, r1
 800519e:	e9dd 0100 	ldrd	r0, r1, [sp]
 80051a2:	f7fb f81d 	bl	80001e0 <__aeabi_dsub>
 80051a6:	3630      	adds	r6, #48	; 0x30
 80051a8:	f805 6b01 	strb.w	r6, [r5], #1
 80051ac:	4642      	mov	r2, r8
 80051ae:	464b      	mov	r3, r9
 80051b0:	e9cd 0100 	strd	r0, r1, [sp]
 80051b4:	f7fb fc3a 	bl	8000a2c <__aeabi_dcmplt>
 80051b8:	2800      	cmp	r0, #0
 80051ba:	d165      	bne.n	8005288 <_dtoa_r+0x5e8>
 80051bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80051c0:	2000      	movs	r0, #0
 80051c2:	4938      	ldr	r1, [pc, #224]	; (80052a4 <_dtoa_r+0x604>)
 80051c4:	f7fb f80c 	bl	80001e0 <__aeabi_dsub>
 80051c8:	4642      	mov	r2, r8
 80051ca:	464b      	mov	r3, r9
 80051cc:	f7fb fc2e 	bl	8000a2c <__aeabi_dcmplt>
 80051d0:	2800      	cmp	r0, #0
 80051d2:	f040 80ba 	bne.w	800534a <_dtoa_r+0x6aa>
 80051d6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80051d8:	429d      	cmp	r5, r3
 80051da:	f43f af7e 	beq.w	80050da <_dtoa_r+0x43a>
 80051de:	2200      	movs	r2, #0
 80051e0:	4b31      	ldr	r3, [pc, #196]	; (80052a8 <_dtoa_r+0x608>)
 80051e2:	4640      	mov	r0, r8
 80051e4:	4649      	mov	r1, r9
 80051e6:	f7fb f9af 	bl	8000548 <__aeabi_dmul>
 80051ea:	2200      	movs	r2, #0
 80051ec:	4680      	mov	r8, r0
 80051ee:	4689      	mov	r9, r1
 80051f0:	4b2d      	ldr	r3, [pc, #180]	; (80052a8 <_dtoa_r+0x608>)
 80051f2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80051f6:	f7fb f9a7 	bl	8000548 <__aeabi_dmul>
 80051fa:	e9cd 0100 	strd	r0, r1, [sp]
 80051fe:	e7c5      	b.n	800518c <_dtoa_r+0x4ec>
 8005200:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8005204:	4642      	mov	r2, r8
 8005206:	464b      	mov	r3, r9
 8005208:	e9d1 0100 	ldrd	r0, r1, [r1]
 800520c:	f7fb f99c 	bl	8000548 <__aeabi_dmul>
 8005210:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005214:	9d02      	ldr	r5, [sp, #8]
 8005216:	e9dd 0100 	ldrd	r0, r1, [sp]
 800521a:	f7fb fc45 	bl	8000aa8 <__aeabi_d2iz>
 800521e:	4606      	mov	r6, r0
 8005220:	f7fb f92c 	bl	800047c <__aeabi_i2d>
 8005224:	3630      	adds	r6, #48	; 0x30
 8005226:	4602      	mov	r2, r0
 8005228:	460b      	mov	r3, r1
 800522a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800522e:	f7fa ffd7 	bl	80001e0 <__aeabi_dsub>
 8005232:	f805 6b01 	strb.w	r6, [r5], #1
 8005236:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005238:	42ab      	cmp	r3, r5
 800523a:	4680      	mov	r8, r0
 800523c:	4689      	mov	r9, r1
 800523e:	f04f 0200 	mov.w	r2, #0
 8005242:	d125      	bne.n	8005290 <_dtoa_r+0x5f0>
 8005244:	4b1b      	ldr	r3, [pc, #108]	; (80052b4 <_dtoa_r+0x614>)
 8005246:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800524a:	f7fa ffcb 	bl	80001e4 <__adddf3>
 800524e:	4602      	mov	r2, r0
 8005250:	460b      	mov	r3, r1
 8005252:	4640      	mov	r0, r8
 8005254:	4649      	mov	r1, r9
 8005256:	f7fb fc07 	bl	8000a68 <__aeabi_dcmpgt>
 800525a:	2800      	cmp	r0, #0
 800525c:	d175      	bne.n	800534a <_dtoa_r+0x6aa>
 800525e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005262:	2000      	movs	r0, #0
 8005264:	4913      	ldr	r1, [pc, #76]	; (80052b4 <_dtoa_r+0x614>)
 8005266:	f7fa ffbb 	bl	80001e0 <__aeabi_dsub>
 800526a:	4602      	mov	r2, r0
 800526c:	460b      	mov	r3, r1
 800526e:	4640      	mov	r0, r8
 8005270:	4649      	mov	r1, r9
 8005272:	f7fb fbdb 	bl	8000a2c <__aeabi_dcmplt>
 8005276:	2800      	cmp	r0, #0
 8005278:	f43f af2f 	beq.w	80050da <_dtoa_r+0x43a>
 800527c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005280:	2b30      	cmp	r3, #48	; 0x30
 8005282:	f105 32ff 	add.w	r2, r5, #4294967295
 8005286:	d001      	beq.n	800528c <_dtoa_r+0x5ec>
 8005288:	46bb      	mov	fp, r7
 800528a:	e04d      	b.n	8005328 <_dtoa_r+0x688>
 800528c:	4615      	mov	r5, r2
 800528e:	e7f5      	b.n	800527c <_dtoa_r+0x5dc>
 8005290:	4b05      	ldr	r3, [pc, #20]	; (80052a8 <_dtoa_r+0x608>)
 8005292:	f7fb f959 	bl	8000548 <__aeabi_dmul>
 8005296:	e9cd 0100 	strd	r0, r1, [sp]
 800529a:	e7bc      	b.n	8005216 <_dtoa_r+0x576>
 800529c:	08006048 	.word	0x08006048
 80052a0:	08006020 	.word	0x08006020
 80052a4:	3ff00000 	.word	0x3ff00000
 80052a8:	40240000 	.word	0x40240000
 80052ac:	401c0000 	.word	0x401c0000
 80052b0:	40140000 	.word	0x40140000
 80052b4:	3fe00000 	.word	0x3fe00000
 80052b8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80052bc:	9d02      	ldr	r5, [sp, #8]
 80052be:	4642      	mov	r2, r8
 80052c0:	464b      	mov	r3, r9
 80052c2:	4630      	mov	r0, r6
 80052c4:	4639      	mov	r1, r7
 80052c6:	f7fb fa69 	bl	800079c <__aeabi_ddiv>
 80052ca:	f7fb fbed 	bl	8000aa8 <__aeabi_d2iz>
 80052ce:	9000      	str	r0, [sp, #0]
 80052d0:	f7fb f8d4 	bl	800047c <__aeabi_i2d>
 80052d4:	4642      	mov	r2, r8
 80052d6:	464b      	mov	r3, r9
 80052d8:	f7fb f936 	bl	8000548 <__aeabi_dmul>
 80052dc:	4602      	mov	r2, r0
 80052de:	460b      	mov	r3, r1
 80052e0:	4630      	mov	r0, r6
 80052e2:	4639      	mov	r1, r7
 80052e4:	f7fa ff7c 	bl	80001e0 <__aeabi_dsub>
 80052e8:	9e00      	ldr	r6, [sp, #0]
 80052ea:	9f03      	ldr	r7, [sp, #12]
 80052ec:	3630      	adds	r6, #48	; 0x30
 80052ee:	f805 6b01 	strb.w	r6, [r5], #1
 80052f2:	9e02      	ldr	r6, [sp, #8]
 80052f4:	1bae      	subs	r6, r5, r6
 80052f6:	42b7      	cmp	r7, r6
 80052f8:	4602      	mov	r2, r0
 80052fa:	460b      	mov	r3, r1
 80052fc:	d138      	bne.n	8005370 <_dtoa_r+0x6d0>
 80052fe:	f7fa ff71 	bl	80001e4 <__adddf3>
 8005302:	4606      	mov	r6, r0
 8005304:	460f      	mov	r7, r1
 8005306:	4602      	mov	r2, r0
 8005308:	460b      	mov	r3, r1
 800530a:	4640      	mov	r0, r8
 800530c:	4649      	mov	r1, r9
 800530e:	f7fb fb8d 	bl	8000a2c <__aeabi_dcmplt>
 8005312:	b9c8      	cbnz	r0, 8005348 <_dtoa_r+0x6a8>
 8005314:	4632      	mov	r2, r6
 8005316:	463b      	mov	r3, r7
 8005318:	4640      	mov	r0, r8
 800531a:	4649      	mov	r1, r9
 800531c:	f7fb fb7c 	bl	8000a18 <__aeabi_dcmpeq>
 8005320:	b110      	cbz	r0, 8005328 <_dtoa_r+0x688>
 8005322:	9b00      	ldr	r3, [sp, #0]
 8005324:	07db      	lsls	r3, r3, #31
 8005326:	d40f      	bmi.n	8005348 <_dtoa_r+0x6a8>
 8005328:	4651      	mov	r1, sl
 800532a:	4620      	mov	r0, r4
 800532c:	f000 fadb 	bl	80058e6 <_Bfree>
 8005330:	2300      	movs	r3, #0
 8005332:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005334:	702b      	strb	r3, [r5, #0]
 8005336:	f10b 0301 	add.w	r3, fp, #1
 800533a:	6013      	str	r3, [r2, #0]
 800533c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800533e:	2b00      	cmp	r3, #0
 8005340:	f43f acf8 	beq.w	8004d34 <_dtoa_r+0x94>
 8005344:	601d      	str	r5, [r3, #0]
 8005346:	e4f5      	b.n	8004d34 <_dtoa_r+0x94>
 8005348:	465f      	mov	r7, fp
 800534a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800534e:	2a39      	cmp	r2, #57	; 0x39
 8005350:	f105 33ff 	add.w	r3, r5, #4294967295
 8005354:	d106      	bne.n	8005364 <_dtoa_r+0x6c4>
 8005356:	9a02      	ldr	r2, [sp, #8]
 8005358:	429a      	cmp	r2, r3
 800535a:	d107      	bne.n	800536c <_dtoa_r+0x6cc>
 800535c:	2330      	movs	r3, #48	; 0x30
 800535e:	7013      	strb	r3, [r2, #0]
 8005360:	3701      	adds	r7, #1
 8005362:	4613      	mov	r3, r2
 8005364:	781a      	ldrb	r2, [r3, #0]
 8005366:	3201      	adds	r2, #1
 8005368:	701a      	strb	r2, [r3, #0]
 800536a:	e78d      	b.n	8005288 <_dtoa_r+0x5e8>
 800536c:	461d      	mov	r5, r3
 800536e:	e7ec      	b.n	800534a <_dtoa_r+0x6aa>
 8005370:	2200      	movs	r2, #0
 8005372:	4ba4      	ldr	r3, [pc, #656]	; (8005604 <_dtoa_r+0x964>)
 8005374:	f7fb f8e8 	bl	8000548 <__aeabi_dmul>
 8005378:	2200      	movs	r2, #0
 800537a:	2300      	movs	r3, #0
 800537c:	4606      	mov	r6, r0
 800537e:	460f      	mov	r7, r1
 8005380:	f7fb fb4a 	bl	8000a18 <__aeabi_dcmpeq>
 8005384:	2800      	cmp	r0, #0
 8005386:	d09a      	beq.n	80052be <_dtoa_r+0x61e>
 8005388:	e7ce      	b.n	8005328 <_dtoa_r+0x688>
 800538a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800538c:	2a00      	cmp	r2, #0
 800538e:	f000 80cd 	beq.w	800552c <_dtoa_r+0x88c>
 8005392:	9a07      	ldr	r2, [sp, #28]
 8005394:	2a01      	cmp	r2, #1
 8005396:	f300 80af 	bgt.w	80054f8 <_dtoa_r+0x858>
 800539a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800539c:	2a00      	cmp	r2, #0
 800539e:	f000 80a7 	beq.w	80054f0 <_dtoa_r+0x850>
 80053a2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80053a6:	9e08      	ldr	r6, [sp, #32]
 80053a8:	9d05      	ldr	r5, [sp, #20]
 80053aa:	9a05      	ldr	r2, [sp, #20]
 80053ac:	441a      	add	r2, r3
 80053ae:	9205      	str	r2, [sp, #20]
 80053b0:	9a06      	ldr	r2, [sp, #24]
 80053b2:	2101      	movs	r1, #1
 80053b4:	441a      	add	r2, r3
 80053b6:	4620      	mov	r0, r4
 80053b8:	9206      	str	r2, [sp, #24]
 80053ba:	f000 fb34 	bl	8005a26 <__i2b>
 80053be:	4607      	mov	r7, r0
 80053c0:	2d00      	cmp	r5, #0
 80053c2:	dd0c      	ble.n	80053de <_dtoa_r+0x73e>
 80053c4:	9b06      	ldr	r3, [sp, #24]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	dd09      	ble.n	80053de <_dtoa_r+0x73e>
 80053ca:	42ab      	cmp	r3, r5
 80053cc:	9a05      	ldr	r2, [sp, #20]
 80053ce:	bfa8      	it	ge
 80053d0:	462b      	movge	r3, r5
 80053d2:	1ad2      	subs	r2, r2, r3
 80053d4:	9205      	str	r2, [sp, #20]
 80053d6:	9a06      	ldr	r2, [sp, #24]
 80053d8:	1aed      	subs	r5, r5, r3
 80053da:	1ad3      	subs	r3, r2, r3
 80053dc:	9306      	str	r3, [sp, #24]
 80053de:	9b08      	ldr	r3, [sp, #32]
 80053e0:	b1f3      	cbz	r3, 8005420 <_dtoa_r+0x780>
 80053e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	f000 80a5 	beq.w	8005534 <_dtoa_r+0x894>
 80053ea:	2e00      	cmp	r6, #0
 80053ec:	dd10      	ble.n	8005410 <_dtoa_r+0x770>
 80053ee:	4639      	mov	r1, r7
 80053f0:	4632      	mov	r2, r6
 80053f2:	4620      	mov	r0, r4
 80053f4:	f000 fbae 	bl	8005b54 <__pow5mult>
 80053f8:	4652      	mov	r2, sl
 80053fa:	4601      	mov	r1, r0
 80053fc:	4607      	mov	r7, r0
 80053fe:	4620      	mov	r0, r4
 8005400:	f000 fb1a 	bl	8005a38 <__multiply>
 8005404:	4651      	mov	r1, sl
 8005406:	4680      	mov	r8, r0
 8005408:	4620      	mov	r0, r4
 800540a:	f000 fa6c 	bl	80058e6 <_Bfree>
 800540e:	46c2      	mov	sl, r8
 8005410:	9b08      	ldr	r3, [sp, #32]
 8005412:	1b9a      	subs	r2, r3, r6
 8005414:	d004      	beq.n	8005420 <_dtoa_r+0x780>
 8005416:	4651      	mov	r1, sl
 8005418:	4620      	mov	r0, r4
 800541a:	f000 fb9b 	bl	8005b54 <__pow5mult>
 800541e:	4682      	mov	sl, r0
 8005420:	2101      	movs	r1, #1
 8005422:	4620      	mov	r0, r4
 8005424:	f000 faff 	bl	8005a26 <__i2b>
 8005428:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800542a:	2b00      	cmp	r3, #0
 800542c:	4606      	mov	r6, r0
 800542e:	f340 8083 	ble.w	8005538 <_dtoa_r+0x898>
 8005432:	461a      	mov	r2, r3
 8005434:	4601      	mov	r1, r0
 8005436:	4620      	mov	r0, r4
 8005438:	f000 fb8c 	bl	8005b54 <__pow5mult>
 800543c:	9b07      	ldr	r3, [sp, #28]
 800543e:	2b01      	cmp	r3, #1
 8005440:	4606      	mov	r6, r0
 8005442:	dd7c      	ble.n	800553e <_dtoa_r+0x89e>
 8005444:	f04f 0800 	mov.w	r8, #0
 8005448:	6933      	ldr	r3, [r6, #16]
 800544a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800544e:	6918      	ldr	r0, [r3, #16]
 8005450:	f000 fa9b 	bl	800598a <__hi0bits>
 8005454:	f1c0 0020 	rsb	r0, r0, #32
 8005458:	9b06      	ldr	r3, [sp, #24]
 800545a:	4418      	add	r0, r3
 800545c:	f010 001f 	ands.w	r0, r0, #31
 8005460:	f000 8096 	beq.w	8005590 <_dtoa_r+0x8f0>
 8005464:	f1c0 0320 	rsb	r3, r0, #32
 8005468:	2b04      	cmp	r3, #4
 800546a:	f340 8087 	ble.w	800557c <_dtoa_r+0x8dc>
 800546e:	9b05      	ldr	r3, [sp, #20]
 8005470:	f1c0 001c 	rsb	r0, r0, #28
 8005474:	4403      	add	r3, r0
 8005476:	9305      	str	r3, [sp, #20]
 8005478:	9b06      	ldr	r3, [sp, #24]
 800547a:	4405      	add	r5, r0
 800547c:	4403      	add	r3, r0
 800547e:	9306      	str	r3, [sp, #24]
 8005480:	9b05      	ldr	r3, [sp, #20]
 8005482:	2b00      	cmp	r3, #0
 8005484:	dd05      	ble.n	8005492 <_dtoa_r+0x7f2>
 8005486:	4651      	mov	r1, sl
 8005488:	461a      	mov	r2, r3
 800548a:	4620      	mov	r0, r4
 800548c:	f000 fbb0 	bl	8005bf0 <__lshift>
 8005490:	4682      	mov	sl, r0
 8005492:	9b06      	ldr	r3, [sp, #24]
 8005494:	2b00      	cmp	r3, #0
 8005496:	dd05      	ble.n	80054a4 <_dtoa_r+0x804>
 8005498:	4631      	mov	r1, r6
 800549a:	461a      	mov	r2, r3
 800549c:	4620      	mov	r0, r4
 800549e:	f000 fba7 	bl	8005bf0 <__lshift>
 80054a2:	4606      	mov	r6, r0
 80054a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d074      	beq.n	8005594 <_dtoa_r+0x8f4>
 80054aa:	4631      	mov	r1, r6
 80054ac:	4650      	mov	r0, sl
 80054ae:	f000 fbf0 	bl	8005c92 <__mcmp>
 80054b2:	2800      	cmp	r0, #0
 80054b4:	da6e      	bge.n	8005594 <_dtoa_r+0x8f4>
 80054b6:	2300      	movs	r3, #0
 80054b8:	4651      	mov	r1, sl
 80054ba:	220a      	movs	r2, #10
 80054bc:	4620      	mov	r0, r4
 80054be:	f000 fa29 	bl	8005914 <__multadd>
 80054c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054c4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80054c8:	4682      	mov	sl, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	f000 81a8 	beq.w	8005820 <_dtoa_r+0xb80>
 80054d0:	2300      	movs	r3, #0
 80054d2:	4639      	mov	r1, r7
 80054d4:	220a      	movs	r2, #10
 80054d6:	4620      	mov	r0, r4
 80054d8:	f000 fa1c 	bl	8005914 <__multadd>
 80054dc:	9b04      	ldr	r3, [sp, #16]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	4607      	mov	r7, r0
 80054e2:	f300 80c8 	bgt.w	8005676 <_dtoa_r+0x9d6>
 80054e6:	9b07      	ldr	r3, [sp, #28]
 80054e8:	2b02      	cmp	r3, #2
 80054ea:	f340 80c4 	ble.w	8005676 <_dtoa_r+0x9d6>
 80054ee:	e059      	b.n	80055a4 <_dtoa_r+0x904>
 80054f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80054f2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80054f6:	e756      	b.n	80053a6 <_dtoa_r+0x706>
 80054f8:	9b03      	ldr	r3, [sp, #12]
 80054fa:	1e5e      	subs	r6, r3, #1
 80054fc:	9b08      	ldr	r3, [sp, #32]
 80054fe:	42b3      	cmp	r3, r6
 8005500:	bfbf      	itttt	lt
 8005502:	9b08      	ldrlt	r3, [sp, #32]
 8005504:	9608      	strlt	r6, [sp, #32]
 8005506:	1af2      	sublt	r2, r6, r3
 8005508:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800550a:	bfb6      	itet	lt
 800550c:	189b      	addlt	r3, r3, r2
 800550e:	1b9e      	subge	r6, r3, r6
 8005510:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8005512:	9b03      	ldr	r3, [sp, #12]
 8005514:	bfb8      	it	lt
 8005516:	2600      	movlt	r6, #0
 8005518:	2b00      	cmp	r3, #0
 800551a:	bfb9      	ittee	lt
 800551c:	9b05      	ldrlt	r3, [sp, #20]
 800551e:	9a03      	ldrlt	r2, [sp, #12]
 8005520:	9d05      	ldrge	r5, [sp, #20]
 8005522:	9b03      	ldrge	r3, [sp, #12]
 8005524:	bfbc      	itt	lt
 8005526:	1a9d      	sublt	r5, r3, r2
 8005528:	2300      	movlt	r3, #0
 800552a:	e73e      	b.n	80053aa <_dtoa_r+0x70a>
 800552c:	9e08      	ldr	r6, [sp, #32]
 800552e:	9d05      	ldr	r5, [sp, #20]
 8005530:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005532:	e745      	b.n	80053c0 <_dtoa_r+0x720>
 8005534:	9a08      	ldr	r2, [sp, #32]
 8005536:	e76e      	b.n	8005416 <_dtoa_r+0x776>
 8005538:	9b07      	ldr	r3, [sp, #28]
 800553a:	2b01      	cmp	r3, #1
 800553c:	dc19      	bgt.n	8005572 <_dtoa_r+0x8d2>
 800553e:	9b00      	ldr	r3, [sp, #0]
 8005540:	b9bb      	cbnz	r3, 8005572 <_dtoa_r+0x8d2>
 8005542:	9b01      	ldr	r3, [sp, #4]
 8005544:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005548:	b99b      	cbnz	r3, 8005572 <_dtoa_r+0x8d2>
 800554a:	9b01      	ldr	r3, [sp, #4]
 800554c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005550:	0d1b      	lsrs	r3, r3, #20
 8005552:	051b      	lsls	r3, r3, #20
 8005554:	b183      	cbz	r3, 8005578 <_dtoa_r+0x8d8>
 8005556:	9b05      	ldr	r3, [sp, #20]
 8005558:	3301      	adds	r3, #1
 800555a:	9305      	str	r3, [sp, #20]
 800555c:	9b06      	ldr	r3, [sp, #24]
 800555e:	3301      	adds	r3, #1
 8005560:	9306      	str	r3, [sp, #24]
 8005562:	f04f 0801 	mov.w	r8, #1
 8005566:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005568:	2b00      	cmp	r3, #0
 800556a:	f47f af6d 	bne.w	8005448 <_dtoa_r+0x7a8>
 800556e:	2001      	movs	r0, #1
 8005570:	e772      	b.n	8005458 <_dtoa_r+0x7b8>
 8005572:	f04f 0800 	mov.w	r8, #0
 8005576:	e7f6      	b.n	8005566 <_dtoa_r+0x8c6>
 8005578:	4698      	mov	r8, r3
 800557a:	e7f4      	b.n	8005566 <_dtoa_r+0x8c6>
 800557c:	d080      	beq.n	8005480 <_dtoa_r+0x7e0>
 800557e:	9a05      	ldr	r2, [sp, #20]
 8005580:	331c      	adds	r3, #28
 8005582:	441a      	add	r2, r3
 8005584:	9205      	str	r2, [sp, #20]
 8005586:	9a06      	ldr	r2, [sp, #24]
 8005588:	441a      	add	r2, r3
 800558a:	441d      	add	r5, r3
 800558c:	4613      	mov	r3, r2
 800558e:	e776      	b.n	800547e <_dtoa_r+0x7de>
 8005590:	4603      	mov	r3, r0
 8005592:	e7f4      	b.n	800557e <_dtoa_r+0x8de>
 8005594:	9b03      	ldr	r3, [sp, #12]
 8005596:	2b00      	cmp	r3, #0
 8005598:	dc36      	bgt.n	8005608 <_dtoa_r+0x968>
 800559a:	9b07      	ldr	r3, [sp, #28]
 800559c:	2b02      	cmp	r3, #2
 800559e:	dd33      	ble.n	8005608 <_dtoa_r+0x968>
 80055a0:	9b03      	ldr	r3, [sp, #12]
 80055a2:	9304      	str	r3, [sp, #16]
 80055a4:	9b04      	ldr	r3, [sp, #16]
 80055a6:	b963      	cbnz	r3, 80055c2 <_dtoa_r+0x922>
 80055a8:	4631      	mov	r1, r6
 80055aa:	2205      	movs	r2, #5
 80055ac:	4620      	mov	r0, r4
 80055ae:	f000 f9b1 	bl	8005914 <__multadd>
 80055b2:	4601      	mov	r1, r0
 80055b4:	4606      	mov	r6, r0
 80055b6:	4650      	mov	r0, sl
 80055b8:	f000 fb6b 	bl	8005c92 <__mcmp>
 80055bc:	2800      	cmp	r0, #0
 80055be:	f73f adb6 	bgt.w	800512e <_dtoa_r+0x48e>
 80055c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055c4:	9d02      	ldr	r5, [sp, #8]
 80055c6:	ea6f 0b03 	mvn.w	fp, r3
 80055ca:	2300      	movs	r3, #0
 80055cc:	9303      	str	r3, [sp, #12]
 80055ce:	4631      	mov	r1, r6
 80055d0:	4620      	mov	r0, r4
 80055d2:	f000 f988 	bl	80058e6 <_Bfree>
 80055d6:	2f00      	cmp	r7, #0
 80055d8:	f43f aea6 	beq.w	8005328 <_dtoa_r+0x688>
 80055dc:	9b03      	ldr	r3, [sp, #12]
 80055de:	b12b      	cbz	r3, 80055ec <_dtoa_r+0x94c>
 80055e0:	42bb      	cmp	r3, r7
 80055e2:	d003      	beq.n	80055ec <_dtoa_r+0x94c>
 80055e4:	4619      	mov	r1, r3
 80055e6:	4620      	mov	r0, r4
 80055e8:	f000 f97d 	bl	80058e6 <_Bfree>
 80055ec:	4639      	mov	r1, r7
 80055ee:	4620      	mov	r0, r4
 80055f0:	f000 f979 	bl	80058e6 <_Bfree>
 80055f4:	e698      	b.n	8005328 <_dtoa_r+0x688>
 80055f6:	2600      	movs	r6, #0
 80055f8:	4637      	mov	r7, r6
 80055fa:	e7e2      	b.n	80055c2 <_dtoa_r+0x922>
 80055fc:	46bb      	mov	fp, r7
 80055fe:	4637      	mov	r7, r6
 8005600:	e595      	b.n	800512e <_dtoa_r+0x48e>
 8005602:	bf00      	nop
 8005604:	40240000 	.word	0x40240000
 8005608:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800560a:	bb93      	cbnz	r3, 8005672 <_dtoa_r+0x9d2>
 800560c:	9b03      	ldr	r3, [sp, #12]
 800560e:	9304      	str	r3, [sp, #16]
 8005610:	9d02      	ldr	r5, [sp, #8]
 8005612:	4631      	mov	r1, r6
 8005614:	4650      	mov	r0, sl
 8005616:	f7ff fab7 	bl	8004b88 <quorem>
 800561a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800561e:	f805 9b01 	strb.w	r9, [r5], #1
 8005622:	9b02      	ldr	r3, [sp, #8]
 8005624:	9a04      	ldr	r2, [sp, #16]
 8005626:	1aeb      	subs	r3, r5, r3
 8005628:	429a      	cmp	r2, r3
 800562a:	f300 80dc 	bgt.w	80057e6 <_dtoa_r+0xb46>
 800562e:	9b02      	ldr	r3, [sp, #8]
 8005630:	2a01      	cmp	r2, #1
 8005632:	bfac      	ite	ge
 8005634:	189b      	addge	r3, r3, r2
 8005636:	3301      	addlt	r3, #1
 8005638:	4698      	mov	r8, r3
 800563a:	2300      	movs	r3, #0
 800563c:	9303      	str	r3, [sp, #12]
 800563e:	4651      	mov	r1, sl
 8005640:	2201      	movs	r2, #1
 8005642:	4620      	mov	r0, r4
 8005644:	f000 fad4 	bl	8005bf0 <__lshift>
 8005648:	4631      	mov	r1, r6
 800564a:	4682      	mov	sl, r0
 800564c:	f000 fb21 	bl	8005c92 <__mcmp>
 8005650:	2800      	cmp	r0, #0
 8005652:	f300 808d 	bgt.w	8005770 <_dtoa_r+0xad0>
 8005656:	d103      	bne.n	8005660 <_dtoa_r+0x9c0>
 8005658:	f019 0f01 	tst.w	r9, #1
 800565c:	f040 8088 	bne.w	8005770 <_dtoa_r+0xad0>
 8005660:	4645      	mov	r5, r8
 8005662:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005666:	2b30      	cmp	r3, #48	; 0x30
 8005668:	f105 32ff 	add.w	r2, r5, #4294967295
 800566c:	d1af      	bne.n	80055ce <_dtoa_r+0x92e>
 800566e:	4615      	mov	r5, r2
 8005670:	e7f7      	b.n	8005662 <_dtoa_r+0x9c2>
 8005672:	9b03      	ldr	r3, [sp, #12]
 8005674:	9304      	str	r3, [sp, #16]
 8005676:	2d00      	cmp	r5, #0
 8005678:	dd05      	ble.n	8005686 <_dtoa_r+0x9e6>
 800567a:	4639      	mov	r1, r7
 800567c:	462a      	mov	r2, r5
 800567e:	4620      	mov	r0, r4
 8005680:	f000 fab6 	bl	8005bf0 <__lshift>
 8005684:	4607      	mov	r7, r0
 8005686:	f1b8 0f00 	cmp.w	r8, #0
 800568a:	d04c      	beq.n	8005726 <_dtoa_r+0xa86>
 800568c:	6879      	ldr	r1, [r7, #4]
 800568e:	4620      	mov	r0, r4
 8005690:	f000 f8f5 	bl	800587e <_Balloc>
 8005694:	693a      	ldr	r2, [r7, #16]
 8005696:	3202      	adds	r2, #2
 8005698:	4605      	mov	r5, r0
 800569a:	0092      	lsls	r2, r2, #2
 800569c:	f107 010c 	add.w	r1, r7, #12
 80056a0:	300c      	adds	r0, #12
 80056a2:	f000 f8e1 	bl	8005868 <memcpy>
 80056a6:	2201      	movs	r2, #1
 80056a8:	4629      	mov	r1, r5
 80056aa:	4620      	mov	r0, r4
 80056ac:	f000 faa0 	bl	8005bf0 <__lshift>
 80056b0:	9b00      	ldr	r3, [sp, #0]
 80056b2:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80056b6:	9703      	str	r7, [sp, #12]
 80056b8:	f003 0301 	and.w	r3, r3, #1
 80056bc:	4607      	mov	r7, r0
 80056be:	9305      	str	r3, [sp, #20]
 80056c0:	4631      	mov	r1, r6
 80056c2:	4650      	mov	r0, sl
 80056c4:	f7ff fa60 	bl	8004b88 <quorem>
 80056c8:	9903      	ldr	r1, [sp, #12]
 80056ca:	4605      	mov	r5, r0
 80056cc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80056d0:	4650      	mov	r0, sl
 80056d2:	f000 fade 	bl	8005c92 <__mcmp>
 80056d6:	463a      	mov	r2, r7
 80056d8:	9000      	str	r0, [sp, #0]
 80056da:	4631      	mov	r1, r6
 80056dc:	4620      	mov	r0, r4
 80056de:	f000 faf2 	bl	8005cc6 <__mdiff>
 80056e2:	68c3      	ldr	r3, [r0, #12]
 80056e4:	4602      	mov	r2, r0
 80056e6:	bb03      	cbnz	r3, 800572a <_dtoa_r+0xa8a>
 80056e8:	4601      	mov	r1, r0
 80056ea:	9006      	str	r0, [sp, #24]
 80056ec:	4650      	mov	r0, sl
 80056ee:	f000 fad0 	bl	8005c92 <__mcmp>
 80056f2:	9a06      	ldr	r2, [sp, #24]
 80056f4:	4603      	mov	r3, r0
 80056f6:	4611      	mov	r1, r2
 80056f8:	4620      	mov	r0, r4
 80056fa:	9306      	str	r3, [sp, #24]
 80056fc:	f000 f8f3 	bl	80058e6 <_Bfree>
 8005700:	9b06      	ldr	r3, [sp, #24]
 8005702:	b9a3      	cbnz	r3, 800572e <_dtoa_r+0xa8e>
 8005704:	9a07      	ldr	r2, [sp, #28]
 8005706:	b992      	cbnz	r2, 800572e <_dtoa_r+0xa8e>
 8005708:	9a05      	ldr	r2, [sp, #20]
 800570a:	b982      	cbnz	r2, 800572e <_dtoa_r+0xa8e>
 800570c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005710:	d029      	beq.n	8005766 <_dtoa_r+0xac6>
 8005712:	9b00      	ldr	r3, [sp, #0]
 8005714:	2b00      	cmp	r3, #0
 8005716:	dd01      	ble.n	800571c <_dtoa_r+0xa7c>
 8005718:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800571c:	f108 0501 	add.w	r5, r8, #1
 8005720:	f888 9000 	strb.w	r9, [r8]
 8005724:	e753      	b.n	80055ce <_dtoa_r+0x92e>
 8005726:	4638      	mov	r0, r7
 8005728:	e7c2      	b.n	80056b0 <_dtoa_r+0xa10>
 800572a:	2301      	movs	r3, #1
 800572c:	e7e3      	b.n	80056f6 <_dtoa_r+0xa56>
 800572e:	9a00      	ldr	r2, [sp, #0]
 8005730:	2a00      	cmp	r2, #0
 8005732:	db04      	blt.n	800573e <_dtoa_r+0xa9e>
 8005734:	d125      	bne.n	8005782 <_dtoa_r+0xae2>
 8005736:	9a07      	ldr	r2, [sp, #28]
 8005738:	bb1a      	cbnz	r2, 8005782 <_dtoa_r+0xae2>
 800573a:	9a05      	ldr	r2, [sp, #20]
 800573c:	bb0a      	cbnz	r2, 8005782 <_dtoa_r+0xae2>
 800573e:	2b00      	cmp	r3, #0
 8005740:	ddec      	ble.n	800571c <_dtoa_r+0xa7c>
 8005742:	4651      	mov	r1, sl
 8005744:	2201      	movs	r2, #1
 8005746:	4620      	mov	r0, r4
 8005748:	f000 fa52 	bl	8005bf0 <__lshift>
 800574c:	4631      	mov	r1, r6
 800574e:	4682      	mov	sl, r0
 8005750:	f000 fa9f 	bl	8005c92 <__mcmp>
 8005754:	2800      	cmp	r0, #0
 8005756:	dc03      	bgt.n	8005760 <_dtoa_r+0xac0>
 8005758:	d1e0      	bne.n	800571c <_dtoa_r+0xa7c>
 800575a:	f019 0f01 	tst.w	r9, #1
 800575e:	d0dd      	beq.n	800571c <_dtoa_r+0xa7c>
 8005760:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005764:	d1d8      	bne.n	8005718 <_dtoa_r+0xa78>
 8005766:	2339      	movs	r3, #57	; 0x39
 8005768:	f888 3000 	strb.w	r3, [r8]
 800576c:	f108 0801 	add.w	r8, r8, #1
 8005770:	4645      	mov	r5, r8
 8005772:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005776:	2b39      	cmp	r3, #57	; 0x39
 8005778:	f105 32ff 	add.w	r2, r5, #4294967295
 800577c:	d03b      	beq.n	80057f6 <_dtoa_r+0xb56>
 800577e:	3301      	adds	r3, #1
 8005780:	e040      	b.n	8005804 <_dtoa_r+0xb64>
 8005782:	2b00      	cmp	r3, #0
 8005784:	f108 0501 	add.w	r5, r8, #1
 8005788:	dd05      	ble.n	8005796 <_dtoa_r+0xaf6>
 800578a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800578e:	d0ea      	beq.n	8005766 <_dtoa_r+0xac6>
 8005790:	f109 0901 	add.w	r9, r9, #1
 8005794:	e7c4      	b.n	8005720 <_dtoa_r+0xa80>
 8005796:	9b02      	ldr	r3, [sp, #8]
 8005798:	9a04      	ldr	r2, [sp, #16]
 800579a:	f805 9c01 	strb.w	r9, [r5, #-1]
 800579e:	1aeb      	subs	r3, r5, r3
 80057a0:	4293      	cmp	r3, r2
 80057a2:	46a8      	mov	r8, r5
 80057a4:	f43f af4b 	beq.w	800563e <_dtoa_r+0x99e>
 80057a8:	4651      	mov	r1, sl
 80057aa:	2300      	movs	r3, #0
 80057ac:	220a      	movs	r2, #10
 80057ae:	4620      	mov	r0, r4
 80057b0:	f000 f8b0 	bl	8005914 <__multadd>
 80057b4:	9b03      	ldr	r3, [sp, #12]
 80057b6:	9903      	ldr	r1, [sp, #12]
 80057b8:	42bb      	cmp	r3, r7
 80057ba:	4682      	mov	sl, r0
 80057bc:	f04f 0300 	mov.w	r3, #0
 80057c0:	f04f 020a 	mov.w	r2, #10
 80057c4:	4620      	mov	r0, r4
 80057c6:	d104      	bne.n	80057d2 <_dtoa_r+0xb32>
 80057c8:	f000 f8a4 	bl	8005914 <__multadd>
 80057cc:	9003      	str	r0, [sp, #12]
 80057ce:	4607      	mov	r7, r0
 80057d0:	e776      	b.n	80056c0 <_dtoa_r+0xa20>
 80057d2:	f000 f89f 	bl	8005914 <__multadd>
 80057d6:	2300      	movs	r3, #0
 80057d8:	9003      	str	r0, [sp, #12]
 80057da:	220a      	movs	r2, #10
 80057dc:	4639      	mov	r1, r7
 80057de:	4620      	mov	r0, r4
 80057e0:	f000 f898 	bl	8005914 <__multadd>
 80057e4:	e7f3      	b.n	80057ce <_dtoa_r+0xb2e>
 80057e6:	4651      	mov	r1, sl
 80057e8:	2300      	movs	r3, #0
 80057ea:	220a      	movs	r2, #10
 80057ec:	4620      	mov	r0, r4
 80057ee:	f000 f891 	bl	8005914 <__multadd>
 80057f2:	4682      	mov	sl, r0
 80057f4:	e70d      	b.n	8005612 <_dtoa_r+0x972>
 80057f6:	9b02      	ldr	r3, [sp, #8]
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d105      	bne.n	8005808 <_dtoa_r+0xb68>
 80057fc:	9a02      	ldr	r2, [sp, #8]
 80057fe:	f10b 0b01 	add.w	fp, fp, #1
 8005802:	2331      	movs	r3, #49	; 0x31
 8005804:	7013      	strb	r3, [r2, #0]
 8005806:	e6e2      	b.n	80055ce <_dtoa_r+0x92e>
 8005808:	4615      	mov	r5, r2
 800580a:	e7b2      	b.n	8005772 <_dtoa_r+0xad2>
 800580c:	4b09      	ldr	r3, [pc, #36]	; (8005834 <_dtoa_r+0xb94>)
 800580e:	f7ff baae 	b.w	8004d6e <_dtoa_r+0xce>
 8005812:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005814:	2b00      	cmp	r3, #0
 8005816:	f47f aa88 	bne.w	8004d2a <_dtoa_r+0x8a>
 800581a:	4b07      	ldr	r3, [pc, #28]	; (8005838 <_dtoa_r+0xb98>)
 800581c:	f7ff baa7 	b.w	8004d6e <_dtoa_r+0xce>
 8005820:	9b04      	ldr	r3, [sp, #16]
 8005822:	2b00      	cmp	r3, #0
 8005824:	f73f aef4 	bgt.w	8005610 <_dtoa_r+0x970>
 8005828:	9b07      	ldr	r3, [sp, #28]
 800582a:	2b02      	cmp	r3, #2
 800582c:	f77f aef0 	ble.w	8005610 <_dtoa_r+0x970>
 8005830:	e6b8      	b.n	80055a4 <_dtoa_r+0x904>
 8005832:	bf00      	nop
 8005834:	0800600c 	.word	0x0800600c
 8005838:	0800600e 	.word	0x0800600e

0800583c <_localeconv_r>:
 800583c:	4b04      	ldr	r3, [pc, #16]	; (8005850 <_localeconv_r+0x14>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	6a18      	ldr	r0, [r3, #32]
 8005842:	4b04      	ldr	r3, [pc, #16]	; (8005854 <_localeconv_r+0x18>)
 8005844:	2800      	cmp	r0, #0
 8005846:	bf08      	it	eq
 8005848:	4618      	moveq	r0, r3
 800584a:	30f0      	adds	r0, #240	; 0xf0
 800584c:	4770      	bx	lr
 800584e:	bf00      	nop
 8005850:	2000000c 	.word	0x2000000c
 8005854:	20000070 	.word	0x20000070

08005858 <malloc>:
 8005858:	4b02      	ldr	r3, [pc, #8]	; (8005864 <malloc+0xc>)
 800585a:	4601      	mov	r1, r0
 800585c:	6818      	ldr	r0, [r3, #0]
 800585e:	f000 baed 	b.w	8005e3c <_malloc_r>
 8005862:	bf00      	nop
 8005864:	2000000c 	.word	0x2000000c

08005868 <memcpy>:
 8005868:	b510      	push	{r4, lr}
 800586a:	1e43      	subs	r3, r0, #1
 800586c:	440a      	add	r2, r1
 800586e:	4291      	cmp	r1, r2
 8005870:	d100      	bne.n	8005874 <memcpy+0xc>
 8005872:	bd10      	pop	{r4, pc}
 8005874:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005878:	f803 4f01 	strb.w	r4, [r3, #1]!
 800587c:	e7f7      	b.n	800586e <memcpy+0x6>

0800587e <_Balloc>:
 800587e:	b570      	push	{r4, r5, r6, lr}
 8005880:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005882:	4604      	mov	r4, r0
 8005884:	460e      	mov	r6, r1
 8005886:	b93d      	cbnz	r5, 8005898 <_Balloc+0x1a>
 8005888:	2010      	movs	r0, #16
 800588a:	f7ff ffe5 	bl	8005858 <malloc>
 800588e:	6260      	str	r0, [r4, #36]	; 0x24
 8005890:	6045      	str	r5, [r0, #4]
 8005892:	6085      	str	r5, [r0, #8]
 8005894:	6005      	str	r5, [r0, #0]
 8005896:	60c5      	str	r5, [r0, #12]
 8005898:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800589a:	68eb      	ldr	r3, [r5, #12]
 800589c:	b183      	cbz	r3, 80058c0 <_Balloc+0x42>
 800589e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80058a6:	b9b8      	cbnz	r0, 80058d8 <_Balloc+0x5a>
 80058a8:	2101      	movs	r1, #1
 80058aa:	fa01 f506 	lsl.w	r5, r1, r6
 80058ae:	1d6a      	adds	r2, r5, #5
 80058b0:	0092      	lsls	r2, r2, #2
 80058b2:	4620      	mov	r0, r4
 80058b4:	f000 fab4 	bl	8005e20 <_calloc_r>
 80058b8:	b160      	cbz	r0, 80058d4 <_Balloc+0x56>
 80058ba:	6046      	str	r6, [r0, #4]
 80058bc:	6085      	str	r5, [r0, #8]
 80058be:	e00e      	b.n	80058de <_Balloc+0x60>
 80058c0:	2221      	movs	r2, #33	; 0x21
 80058c2:	2104      	movs	r1, #4
 80058c4:	4620      	mov	r0, r4
 80058c6:	f000 faab 	bl	8005e20 <_calloc_r>
 80058ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058cc:	60e8      	str	r0, [r5, #12]
 80058ce:	68db      	ldr	r3, [r3, #12]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d1e4      	bne.n	800589e <_Balloc+0x20>
 80058d4:	2000      	movs	r0, #0
 80058d6:	bd70      	pop	{r4, r5, r6, pc}
 80058d8:	6802      	ldr	r2, [r0, #0]
 80058da:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80058de:	2300      	movs	r3, #0
 80058e0:	6103      	str	r3, [r0, #16]
 80058e2:	60c3      	str	r3, [r0, #12]
 80058e4:	bd70      	pop	{r4, r5, r6, pc}

080058e6 <_Bfree>:
 80058e6:	b570      	push	{r4, r5, r6, lr}
 80058e8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80058ea:	4606      	mov	r6, r0
 80058ec:	460d      	mov	r5, r1
 80058ee:	b93c      	cbnz	r4, 8005900 <_Bfree+0x1a>
 80058f0:	2010      	movs	r0, #16
 80058f2:	f7ff ffb1 	bl	8005858 <malloc>
 80058f6:	6270      	str	r0, [r6, #36]	; 0x24
 80058f8:	6044      	str	r4, [r0, #4]
 80058fa:	6084      	str	r4, [r0, #8]
 80058fc:	6004      	str	r4, [r0, #0]
 80058fe:	60c4      	str	r4, [r0, #12]
 8005900:	b13d      	cbz	r5, 8005912 <_Bfree+0x2c>
 8005902:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005904:	686a      	ldr	r2, [r5, #4]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800590c:	6029      	str	r1, [r5, #0]
 800590e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005912:	bd70      	pop	{r4, r5, r6, pc}

08005914 <__multadd>:
 8005914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005918:	690d      	ldr	r5, [r1, #16]
 800591a:	461f      	mov	r7, r3
 800591c:	4606      	mov	r6, r0
 800591e:	460c      	mov	r4, r1
 8005920:	f101 0e14 	add.w	lr, r1, #20
 8005924:	2300      	movs	r3, #0
 8005926:	f8de 0000 	ldr.w	r0, [lr]
 800592a:	b281      	uxth	r1, r0
 800592c:	fb02 7101 	mla	r1, r2, r1, r7
 8005930:	0c0f      	lsrs	r7, r1, #16
 8005932:	0c00      	lsrs	r0, r0, #16
 8005934:	fb02 7000 	mla	r0, r2, r0, r7
 8005938:	b289      	uxth	r1, r1
 800593a:	3301      	adds	r3, #1
 800593c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005940:	429d      	cmp	r5, r3
 8005942:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005946:	f84e 1b04 	str.w	r1, [lr], #4
 800594a:	dcec      	bgt.n	8005926 <__multadd+0x12>
 800594c:	b1d7      	cbz	r7, 8005984 <__multadd+0x70>
 800594e:	68a3      	ldr	r3, [r4, #8]
 8005950:	429d      	cmp	r5, r3
 8005952:	db12      	blt.n	800597a <__multadd+0x66>
 8005954:	6861      	ldr	r1, [r4, #4]
 8005956:	4630      	mov	r0, r6
 8005958:	3101      	adds	r1, #1
 800595a:	f7ff ff90 	bl	800587e <_Balloc>
 800595e:	6922      	ldr	r2, [r4, #16]
 8005960:	3202      	adds	r2, #2
 8005962:	f104 010c 	add.w	r1, r4, #12
 8005966:	4680      	mov	r8, r0
 8005968:	0092      	lsls	r2, r2, #2
 800596a:	300c      	adds	r0, #12
 800596c:	f7ff ff7c 	bl	8005868 <memcpy>
 8005970:	4621      	mov	r1, r4
 8005972:	4630      	mov	r0, r6
 8005974:	f7ff ffb7 	bl	80058e6 <_Bfree>
 8005978:	4644      	mov	r4, r8
 800597a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800597e:	3501      	adds	r5, #1
 8005980:	615f      	str	r7, [r3, #20]
 8005982:	6125      	str	r5, [r4, #16]
 8005984:	4620      	mov	r0, r4
 8005986:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800598a <__hi0bits>:
 800598a:	0c02      	lsrs	r2, r0, #16
 800598c:	0412      	lsls	r2, r2, #16
 800598e:	4603      	mov	r3, r0
 8005990:	b9b2      	cbnz	r2, 80059c0 <__hi0bits+0x36>
 8005992:	0403      	lsls	r3, r0, #16
 8005994:	2010      	movs	r0, #16
 8005996:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800599a:	bf04      	itt	eq
 800599c:	021b      	lsleq	r3, r3, #8
 800599e:	3008      	addeq	r0, #8
 80059a0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80059a4:	bf04      	itt	eq
 80059a6:	011b      	lsleq	r3, r3, #4
 80059a8:	3004      	addeq	r0, #4
 80059aa:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80059ae:	bf04      	itt	eq
 80059b0:	009b      	lsleq	r3, r3, #2
 80059b2:	3002      	addeq	r0, #2
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	db06      	blt.n	80059c6 <__hi0bits+0x3c>
 80059b8:	005b      	lsls	r3, r3, #1
 80059ba:	d503      	bpl.n	80059c4 <__hi0bits+0x3a>
 80059bc:	3001      	adds	r0, #1
 80059be:	4770      	bx	lr
 80059c0:	2000      	movs	r0, #0
 80059c2:	e7e8      	b.n	8005996 <__hi0bits+0xc>
 80059c4:	2020      	movs	r0, #32
 80059c6:	4770      	bx	lr

080059c8 <__lo0bits>:
 80059c8:	6803      	ldr	r3, [r0, #0]
 80059ca:	f013 0207 	ands.w	r2, r3, #7
 80059ce:	4601      	mov	r1, r0
 80059d0:	d00b      	beq.n	80059ea <__lo0bits+0x22>
 80059d2:	07da      	lsls	r2, r3, #31
 80059d4:	d423      	bmi.n	8005a1e <__lo0bits+0x56>
 80059d6:	0798      	lsls	r0, r3, #30
 80059d8:	bf49      	itett	mi
 80059da:	085b      	lsrmi	r3, r3, #1
 80059dc:	089b      	lsrpl	r3, r3, #2
 80059de:	2001      	movmi	r0, #1
 80059e0:	600b      	strmi	r3, [r1, #0]
 80059e2:	bf5c      	itt	pl
 80059e4:	600b      	strpl	r3, [r1, #0]
 80059e6:	2002      	movpl	r0, #2
 80059e8:	4770      	bx	lr
 80059ea:	b298      	uxth	r0, r3
 80059ec:	b9a8      	cbnz	r0, 8005a1a <__lo0bits+0x52>
 80059ee:	0c1b      	lsrs	r3, r3, #16
 80059f0:	2010      	movs	r0, #16
 80059f2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80059f6:	bf04      	itt	eq
 80059f8:	0a1b      	lsreq	r3, r3, #8
 80059fa:	3008      	addeq	r0, #8
 80059fc:	071a      	lsls	r2, r3, #28
 80059fe:	bf04      	itt	eq
 8005a00:	091b      	lsreq	r3, r3, #4
 8005a02:	3004      	addeq	r0, #4
 8005a04:	079a      	lsls	r2, r3, #30
 8005a06:	bf04      	itt	eq
 8005a08:	089b      	lsreq	r3, r3, #2
 8005a0a:	3002      	addeq	r0, #2
 8005a0c:	07da      	lsls	r2, r3, #31
 8005a0e:	d402      	bmi.n	8005a16 <__lo0bits+0x4e>
 8005a10:	085b      	lsrs	r3, r3, #1
 8005a12:	d006      	beq.n	8005a22 <__lo0bits+0x5a>
 8005a14:	3001      	adds	r0, #1
 8005a16:	600b      	str	r3, [r1, #0]
 8005a18:	4770      	bx	lr
 8005a1a:	4610      	mov	r0, r2
 8005a1c:	e7e9      	b.n	80059f2 <__lo0bits+0x2a>
 8005a1e:	2000      	movs	r0, #0
 8005a20:	4770      	bx	lr
 8005a22:	2020      	movs	r0, #32
 8005a24:	4770      	bx	lr

08005a26 <__i2b>:
 8005a26:	b510      	push	{r4, lr}
 8005a28:	460c      	mov	r4, r1
 8005a2a:	2101      	movs	r1, #1
 8005a2c:	f7ff ff27 	bl	800587e <_Balloc>
 8005a30:	2201      	movs	r2, #1
 8005a32:	6144      	str	r4, [r0, #20]
 8005a34:	6102      	str	r2, [r0, #16]
 8005a36:	bd10      	pop	{r4, pc}

08005a38 <__multiply>:
 8005a38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a3c:	4614      	mov	r4, r2
 8005a3e:	690a      	ldr	r2, [r1, #16]
 8005a40:	6923      	ldr	r3, [r4, #16]
 8005a42:	429a      	cmp	r2, r3
 8005a44:	bfb8      	it	lt
 8005a46:	460b      	movlt	r3, r1
 8005a48:	4689      	mov	r9, r1
 8005a4a:	bfbc      	itt	lt
 8005a4c:	46a1      	movlt	r9, r4
 8005a4e:	461c      	movlt	r4, r3
 8005a50:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005a54:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005a58:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8005a5c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005a60:	eb07 060a 	add.w	r6, r7, sl
 8005a64:	429e      	cmp	r6, r3
 8005a66:	bfc8      	it	gt
 8005a68:	3101      	addgt	r1, #1
 8005a6a:	f7ff ff08 	bl	800587e <_Balloc>
 8005a6e:	f100 0514 	add.w	r5, r0, #20
 8005a72:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005a76:	462b      	mov	r3, r5
 8005a78:	2200      	movs	r2, #0
 8005a7a:	4543      	cmp	r3, r8
 8005a7c:	d316      	bcc.n	8005aac <__multiply+0x74>
 8005a7e:	f104 0214 	add.w	r2, r4, #20
 8005a82:	f109 0114 	add.w	r1, r9, #20
 8005a86:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8005a8a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005a8e:	9301      	str	r3, [sp, #4]
 8005a90:	9c01      	ldr	r4, [sp, #4]
 8005a92:	4294      	cmp	r4, r2
 8005a94:	4613      	mov	r3, r2
 8005a96:	d80c      	bhi.n	8005ab2 <__multiply+0x7a>
 8005a98:	2e00      	cmp	r6, #0
 8005a9a:	dd03      	ble.n	8005aa4 <__multiply+0x6c>
 8005a9c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d054      	beq.n	8005b4e <__multiply+0x116>
 8005aa4:	6106      	str	r6, [r0, #16]
 8005aa6:	b003      	add	sp, #12
 8005aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aac:	f843 2b04 	str.w	r2, [r3], #4
 8005ab0:	e7e3      	b.n	8005a7a <__multiply+0x42>
 8005ab2:	f8b3 a000 	ldrh.w	sl, [r3]
 8005ab6:	3204      	adds	r2, #4
 8005ab8:	f1ba 0f00 	cmp.w	sl, #0
 8005abc:	d020      	beq.n	8005b00 <__multiply+0xc8>
 8005abe:	46ae      	mov	lr, r5
 8005ac0:	4689      	mov	r9, r1
 8005ac2:	f04f 0c00 	mov.w	ip, #0
 8005ac6:	f859 4b04 	ldr.w	r4, [r9], #4
 8005aca:	f8be b000 	ldrh.w	fp, [lr]
 8005ace:	b2a3      	uxth	r3, r4
 8005ad0:	fb0a b303 	mla	r3, sl, r3, fp
 8005ad4:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8005ad8:	f8de 4000 	ldr.w	r4, [lr]
 8005adc:	4463      	add	r3, ip
 8005ade:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005ae2:	fb0a c40b 	mla	r4, sl, fp, ip
 8005ae6:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005aea:	b29b      	uxth	r3, r3
 8005aec:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005af0:	454f      	cmp	r7, r9
 8005af2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005af6:	f84e 3b04 	str.w	r3, [lr], #4
 8005afa:	d8e4      	bhi.n	8005ac6 <__multiply+0x8e>
 8005afc:	f8ce c000 	str.w	ip, [lr]
 8005b00:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8005b04:	f1b9 0f00 	cmp.w	r9, #0
 8005b08:	d01f      	beq.n	8005b4a <__multiply+0x112>
 8005b0a:	682b      	ldr	r3, [r5, #0]
 8005b0c:	46ae      	mov	lr, r5
 8005b0e:	468c      	mov	ip, r1
 8005b10:	f04f 0a00 	mov.w	sl, #0
 8005b14:	f8bc 4000 	ldrh.w	r4, [ip]
 8005b18:	f8be b002 	ldrh.w	fp, [lr, #2]
 8005b1c:	fb09 b404 	mla	r4, r9, r4, fp
 8005b20:	44a2      	add	sl, r4
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8005b28:	f84e 3b04 	str.w	r3, [lr], #4
 8005b2c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005b30:	f8be 4000 	ldrh.w	r4, [lr]
 8005b34:	0c1b      	lsrs	r3, r3, #16
 8005b36:	fb09 4303 	mla	r3, r9, r3, r4
 8005b3a:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8005b3e:	4567      	cmp	r7, ip
 8005b40:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005b44:	d8e6      	bhi.n	8005b14 <__multiply+0xdc>
 8005b46:	f8ce 3000 	str.w	r3, [lr]
 8005b4a:	3504      	adds	r5, #4
 8005b4c:	e7a0      	b.n	8005a90 <__multiply+0x58>
 8005b4e:	3e01      	subs	r6, #1
 8005b50:	e7a2      	b.n	8005a98 <__multiply+0x60>
	...

08005b54 <__pow5mult>:
 8005b54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b58:	4615      	mov	r5, r2
 8005b5a:	f012 0203 	ands.w	r2, r2, #3
 8005b5e:	4606      	mov	r6, r0
 8005b60:	460f      	mov	r7, r1
 8005b62:	d007      	beq.n	8005b74 <__pow5mult+0x20>
 8005b64:	3a01      	subs	r2, #1
 8005b66:	4c21      	ldr	r4, [pc, #132]	; (8005bec <__pow5mult+0x98>)
 8005b68:	2300      	movs	r3, #0
 8005b6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005b6e:	f7ff fed1 	bl	8005914 <__multadd>
 8005b72:	4607      	mov	r7, r0
 8005b74:	10ad      	asrs	r5, r5, #2
 8005b76:	d035      	beq.n	8005be4 <__pow5mult+0x90>
 8005b78:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005b7a:	b93c      	cbnz	r4, 8005b8c <__pow5mult+0x38>
 8005b7c:	2010      	movs	r0, #16
 8005b7e:	f7ff fe6b 	bl	8005858 <malloc>
 8005b82:	6270      	str	r0, [r6, #36]	; 0x24
 8005b84:	6044      	str	r4, [r0, #4]
 8005b86:	6084      	str	r4, [r0, #8]
 8005b88:	6004      	str	r4, [r0, #0]
 8005b8a:	60c4      	str	r4, [r0, #12]
 8005b8c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005b90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005b94:	b94c      	cbnz	r4, 8005baa <__pow5mult+0x56>
 8005b96:	f240 2171 	movw	r1, #625	; 0x271
 8005b9a:	4630      	mov	r0, r6
 8005b9c:	f7ff ff43 	bl	8005a26 <__i2b>
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	f8c8 0008 	str.w	r0, [r8, #8]
 8005ba6:	4604      	mov	r4, r0
 8005ba8:	6003      	str	r3, [r0, #0]
 8005baa:	f04f 0800 	mov.w	r8, #0
 8005bae:	07eb      	lsls	r3, r5, #31
 8005bb0:	d50a      	bpl.n	8005bc8 <__pow5mult+0x74>
 8005bb2:	4639      	mov	r1, r7
 8005bb4:	4622      	mov	r2, r4
 8005bb6:	4630      	mov	r0, r6
 8005bb8:	f7ff ff3e 	bl	8005a38 <__multiply>
 8005bbc:	4639      	mov	r1, r7
 8005bbe:	4681      	mov	r9, r0
 8005bc0:	4630      	mov	r0, r6
 8005bc2:	f7ff fe90 	bl	80058e6 <_Bfree>
 8005bc6:	464f      	mov	r7, r9
 8005bc8:	106d      	asrs	r5, r5, #1
 8005bca:	d00b      	beq.n	8005be4 <__pow5mult+0x90>
 8005bcc:	6820      	ldr	r0, [r4, #0]
 8005bce:	b938      	cbnz	r0, 8005be0 <__pow5mult+0x8c>
 8005bd0:	4622      	mov	r2, r4
 8005bd2:	4621      	mov	r1, r4
 8005bd4:	4630      	mov	r0, r6
 8005bd6:	f7ff ff2f 	bl	8005a38 <__multiply>
 8005bda:	6020      	str	r0, [r4, #0]
 8005bdc:	f8c0 8000 	str.w	r8, [r0]
 8005be0:	4604      	mov	r4, r0
 8005be2:	e7e4      	b.n	8005bae <__pow5mult+0x5a>
 8005be4:	4638      	mov	r0, r7
 8005be6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bea:	bf00      	nop
 8005bec:	08006110 	.word	0x08006110

08005bf0 <__lshift>:
 8005bf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bf4:	460c      	mov	r4, r1
 8005bf6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005bfa:	6923      	ldr	r3, [r4, #16]
 8005bfc:	6849      	ldr	r1, [r1, #4]
 8005bfe:	eb0a 0903 	add.w	r9, sl, r3
 8005c02:	68a3      	ldr	r3, [r4, #8]
 8005c04:	4607      	mov	r7, r0
 8005c06:	4616      	mov	r6, r2
 8005c08:	f109 0501 	add.w	r5, r9, #1
 8005c0c:	42ab      	cmp	r3, r5
 8005c0e:	db31      	blt.n	8005c74 <__lshift+0x84>
 8005c10:	4638      	mov	r0, r7
 8005c12:	f7ff fe34 	bl	800587e <_Balloc>
 8005c16:	2200      	movs	r2, #0
 8005c18:	4680      	mov	r8, r0
 8005c1a:	f100 0314 	add.w	r3, r0, #20
 8005c1e:	4611      	mov	r1, r2
 8005c20:	4552      	cmp	r2, sl
 8005c22:	db2a      	blt.n	8005c7a <__lshift+0x8a>
 8005c24:	6920      	ldr	r0, [r4, #16]
 8005c26:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005c2a:	f104 0114 	add.w	r1, r4, #20
 8005c2e:	f016 021f 	ands.w	r2, r6, #31
 8005c32:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8005c36:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8005c3a:	d022      	beq.n	8005c82 <__lshift+0x92>
 8005c3c:	f1c2 0c20 	rsb	ip, r2, #32
 8005c40:	2000      	movs	r0, #0
 8005c42:	680e      	ldr	r6, [r1, #0]
 8005c44:	4096      	lsls	r6, r2
 8005c46:	4330      	orrs	r0, r6
 8005c48:	f843 0b04 	str.w	r0, [r3], #4
 8005c4c:	f851 0b04 	ldr.w	r0, [r1], #4
 8005c50:	458e      	cmp	lr, r1
 8005c52:	fa20 f00c 	lsr.w	r0, r0, ip
 8005c56:	d8f4      	bhi.n	8005c42 <__lshift+0x52>
 8005c58:	6018      	str	r0, [r3, #0]
 8005c5a:	b108      	cbz	r0, 8005c60 <__lshift+0x70>
 8005c5c:	f109 0502 	add.w	r5, r9, #2
 8005c60:	3d01      	subs	r5, #1
 8005c62:	4638      	mov	r0, r7
 8005c64:	f8c8 5010 	str.w	r5, [r8, #16]
 8005c68:	4621      	mov	r1, r4
 8005c6a:	f7ff fe3c 	bl	80058e6 <_Bfree>
 8005c6e:	4640      	mov	r0, r8
 8005c70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c74:	3101      	adds	r1, #1
 8005c76:	005b      	lsls	r3, r3, #1
 8005c78:	e7c8      	b.n	8005c0c <__lshift+0x1c>
 8005c7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005c7e:	3201      	adds	r2, #1
 8005c80:	e7ce      	b.n	8005c20 <__lshift+0x30>
 8005c82:	3b04      	subs	r3, #4
 8005c84:	f851 2b04 	ldr.w	r2, [r1], #4
 8005c88:	f843 2f04 	str.w	r2, [r3, #4]!
 8005c8c:	458e      	cmp	lr, r1
 8005c8e:	d8f9      	bhi.n	8005c84 <__lshift+0x94>
 8005c90:	e7e6      	b.n	8005c60 <__lshift+0x70>

08005c92 <__mcmp>:
 8005c92:	6903      	ldr	r3, [r0, #16]
 8005c94:	690a      	ldr	r2, [r1, #16]
 8005c96:	1a9b      	subs	r3, r3, r2
 8005c98:	b530      	push	{r4, r5, lr}
 8005c9a:	d10c      	bne.n	8005cb6 <__mcmp+0x24>
 8005c9c:	0092      	lsls	r2, r2, #2
 8005c9e:	3014      	adds	r0, #20
 8005ca0:	3114      	adds	r1, #20
 8005ca2:	1884      	adds	r4, r0, r2
 8005ca4:	4411      	add	r1, r2
 8005ca6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005caa:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005cae:	4295      	cmp	r5, r2
 8005cb0:	d003      	beq.n	8005cba <__mcmp+0x28>
 8005cb2:	d305      	bcc.n	8005cc0 <__mcmp+0x2e>
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	bd30      	pop	{r4, r5, pc}
 8005cba:	42a0      	cmp	r0, r4
 8005cbc:	d3f3      	bcc.n	8005ca6 <__mcmp+0x14>
 8005cbe:	e7fa      	b.n	8005cb6 <__mcmp+0x24>
 8005cc0:	f04f 33ff 	mov.w	r3, #4294967295
 8005cc4:	e7f7      	b.n	8005cb6 <__mcmp+0x24>

08005cc6 <__mdiff>:
 8005cc6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cca:	460d      	mov	r5, r1
 8005ccc:	4607      	mov	r7, r0
 8005cce:	4611      	mov	r1, r2
 8005cd0:	4628      	mov	r0, r5
 8005cd2:	4614      	mov	r4, r2
 8005cd4:	f7ff ffdd 	bl	8005c92 <__mcmp>
 8005cd8:	1e06      	subs	r6, r0, #0
 8005cda:	d108      	bne.n	8005cee <__mdiff+0x28>
 8005cdc:	4631      	mov	r1, r6
 8005cde:	4638      	mov	r0, r7
 8005ce0:	f7ff fdcd 	bl	800587e <_Balloc>
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	6103      	str	r3, [r0, #16]
 8005ce8:	6146      	str	r6, [r0, #20]
 8005cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cee:	bfa4      	itt	ge
 8005cf0:	4623      	movge	r3, r4
 8005cf2:	462c      	movge	r4, r5
 8005cf4:	4638      	mov	r0, r7
 8005cf6:	6861      	ldr	r1, [r4, #4]
 8005cf8:	bfa6      	itte	ge
 8005cfa:	461d      	movge	r5, r3
 8005cfc:	2600      	movge	r6, #0
 8005cfe:	2601      	movlt	r6, #1
 8005d00:	f7ff fdbd 	bl	800587e <_Balloc>
 8005d04:	692b      	ldr	r3, [r5, #16]
 8005d06:	60c6      	str	r6, [r0, #12]
 8005d08:	6926      	ldr	r6, [r4, #16]
 8005d0a:	f105 0914 	add.w	r9, r5, #20
 8005d0e:	f104 0214 	add.w	r2, r4, #20
 8005d12:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005d16:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005d1a:	f100 0514 	add.w	r5, r0, #20
 8005d1e:	f04f 0c00 	mov.w	ip, #0
 8005d22:	f852 ab04 	ldr.w	sl, [r2], #4
 8005d26:	f859 4b04 	ldr.w	r4, [r9], #4
 8005d2a:	fa1c f18a 	uxtah	r1, ip, sl
 8005d2e:	b2a3      	uxth	r3, r4
 8005d30:	1ac9      	subs	r1, r1, r3
 8005d32:	0c23      	lsrs	r3, r4, #16
 8005d34:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8005d38:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005d3c:	b289      	uxth	r1, r1
 8005d3e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005d42:	45c8      	cmp	r8, r9
 8005d44:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005d48:	4696      	mov	lr, r2
 8005d4a:	f845 3b04 	str.w	r3, [r5], #4
 8005d4e:	d8e8      	bhi.n	8005d22 <__mdiff+0x5c>
 8005d50:	45be      	cmp	lr, r7
 8005d52:	d305      	bcc.n	8005d60 <__mdiff+0x9a>
 8005d54:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005d58:	b18b      	cbz	r3, 8005d7e <__mdiff+0xb8>
 8005d5a:	6106      	str	r6, [r0, #16]
 8005d5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d60:	f85e 1b04 	ldr.w	r1, [lr], #4
 8005d64:	fa1c f381 	uxtah	r3, ip, r1
 8005d68:	141a      	asrs	r2, r3, #16
 8005d6a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d74:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005d78:	f845 3b04 	str.w	r3, [r5], #4
 8005d7c:	e7e8      	b.n	8005d50 <__mdiff+0x8a>
 8005d7e:	3e01      	subs	r6, #1
 8005d80:	e7e8      	b.n	8005d54 <__mdiff+0x8e>

08005d82 <__d2b>:
 8005d82:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005d86:	460e      	mov	r6, r1
 8005d88:	2101      	movs	r1, #1
 8005d8a:	ec59 8b10 	vmov	r8, r9, d0
 8005d8e:	4615      	mov	r5, r2
 8005d90:	f7ff fd75 	bl	800587e <_Balloc>
 8005d94:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005d98:	4607      	mov	r7, r0
 8005d9a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005d9e:	bb34      	cbnz	r4, 8005dee <__d2b+0x6c>
 8005da0:	9301      	str	r3, [sp, #4]
 8005da2:	f1b8 0f00 	cmp.w	r8, #0
 8005da6:	d027      	beq.n	8005df8 <__d2b+0x76>
 8005da8:	a802      	add	r0, sp, #8
 8005daa:	f840 8d08 	str.w	r8, [r0, #-8]!
 8005dae:	f7ff fe0b 	bl	80059c8 <__lo0bits>
 8005db2:	9900      	ldr	r1, [sp, #0]
 8005db4:	b1f0      	cbz	r0, 8005df4 <__d2b+0x72>
 8005db6:	9a01      	ldr	r2, [sp, #4]
 8005db8:	f1c0 0320 	rsb	r3, r0, #32
 8005dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc0:	430b      	orrs	r3, r1
 8005dc2:	40c2      	lsrs	r2, r0
 8005dc4:	617b      	str	r3, [r7, #20]
 8005dc6:	9201      	str	r2, [sp, #4]
 8005dc8:	9b01      	ldr	r3, [sp, #4]
 8005dca:	61bb      	str	r3, [r7, #24]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	bf14      	ite	ne
 8005dd0:	2102      	movne	r1, #2
 8005dd2:	2101      	moveq	r1, #1
 8005dd4:	6139      	str	r1, [r7, #16]
 8005dd6:	b1c4      	cbz	r4, 8005e0a <__d2b+0x88>
 8005dd8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005ddc:	4404      	add	r4, r0
 8005dde:	6034      	str	r4, [r6, #0]
 8005de0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005de4:	6028      	str	r0, [r5, #0]
 8005de6:	4638      	mov	r0, r7
 8005de8:	b003      	add	sp, #12
 8005dea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005dee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005df2:	e7d5      	b.n	8005da0 <__d2b+0x1e>
 8005df4:	6179      	str	r1, [r7, #20]
 8005df6:	e7e7      	b.n	8005dc8 <__d2b+0x46>
 8005df8:	a801      	add	r0, sp, #4
 8005dfa:	f7ff fde5 	bl	80059c8 <__lo0bits>
 8005dfe:	9b01      	ldr	r3, [sp, #4]
 8005e00:	617b      	str	r3, [r7, #20]
 8005e02:	2101      	movs	r1, #1
 8005e04:	6139      	str	r1, [r7, #16]
 8005e06:	3020      	adds	r0, #32
 8005e08:	e7e5      	b.n	8005dd6 <__d2b+0x54>
 8005e0a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005e0e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005e12:	6030      	str	r0, [r6, #0]
 8005e14:	6918      	ldr	r0, [r3, #16]
 8005e16:	f7ff fdb8 	bl	800598a <__hi0bits>
 8005e1a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005e1e:	e7e1      	b.n	8005de4 <__d2b+0x62>

08005e20 <_calloc_r>:
 8005e20:	b538      	push	{r3, r4, r5, lr}
 8005e22:	fb02 f401 	mul.w	r4, r2, r1
 8005e26:	4621      	mov	r1, r4
 8005e28:	f000 f808 	bl	8005e3c <_malloc_r>
 8005e2c:	4605      	mov	r5, r0
 8005e2e:	b118      	cbz	r0, 8005e38 <_calloc_r+0x18>
 8005e30:	4622      	mov	r2, r4
 8005e32:	2100      	movs	r1, #0
 8005e34:	f000 f882 	bl	8005f3c <memset>
 8005e38:	4628      	mov	r0, r5
 8005e3a:	bd38      	pop	{r3, r4, r5, pc}

08005e3c <_malloc_r>:
 8005e3c:	b570      	push	{r4, r5, r6, lr}
 8005e3e:	1ccd      	adds	r5, r1, #3
 8005e40:	f025 0503 	bic.w	r5, r5, #3
 8005e44:	3508      	adds	r5, #8
 8005e46:	2d0c      	cmp	r5, #12
 8005e48:	bf38      	it	cc
 8005e4a:	250c      	movcc	r5, #12
 8005e4c:	2d00      	cmp	r5, #0
 8005e4e:	4606      	mov	r6, r0
 8005e50:	db01      	blt.n	8005e56 <_malloc_r+0x1a>
 8005e52:	42a9      	cmp	r1, r5
 8005e54:	d903      	bls.n	8005e5e <_malloc_r+0x22>
 8005e56:	230c      	movs	r3, #12
 8005e58:	6033      	str	r3, [r6, #0]
 8005e5a:	2000      	movs	r0, #0
 8005e5c:	bd70      	pop	{r4, r5, r6, pc}
 8005e5e:	f000 f875 	bl	8005f4c <__malloc_lock>
 8005e62:	4a23      	ldr	r2, [pc, #140]	; (8005ef0 <_malloc_r+0xb4>)
 8005e64:	6814      	ldr	r4, [r2, #0]
 8005e66:	4621      	mov	r1, r4
 8005e68:	b991      	cbnz	r1, 8005e90 <_malloc_r+0x54>
 8005e6a:	4c22      	ldr	r4, [pc, #136]	; (8005ef4 <_malloc_r+0xb8>)
 8005e6c:	6823      	ldr	r3, [r4, #0]
 8005e6e:	b91b      	cbnz	r3, 8005e78 <_malloc_r+0x3c>
 8005e70:	4630      	mov	r0, r6
 8005e72:	f000 f841 	bl	8005ef8 <_sbrk_r>
 8005e76:	6020      	str	r0, [r4, #0]
 8005e78:	4629      	mov	r1, r5
 8005e7a:	4630      	mov	r0, r6
 8005e7c:	f000 f83c 	bl	8005ef8 <_sbrk_r>
 8005e80:	1c43      	adds	r3, r0, #1
 8005e82:	d126      	bne.n	8005ed2 <_malloc_r+0x96>
 8005e84:	230c      	movs	r3, #12
 8005e86:	6033      	str	r3, [r6, #0]
 8005e88:	4630      	mov	r0, r6
 8005e8a:	f000 f860 	bl	8005f4e <__malloc_unlock>
 8005e8e:	e7e4      	b.n	8005e5a <_malloc_r+0x1e>
 8005e90:	680b      	ldr	r3, [r1, #0]
 8005e92:	1b5b      	subs	r3, r3, r5
 8005e94:	d41a      	bmi.n	8005ecc <_malloc_r+0x90>
 8005e96:	2b0b      	cmp	r3, #11
 8005e98:	d90f      	bls.n	8005eba <_malloc_r+0x7e>
 8005e9a:	600b      	str	r3, [r1, #0]
 8005e9c:	50cd      	str	r5, [r1, r3]
 8005e9e:	18cc      	adds	r4, r1, r3
 8005ea0:	4630      	mov	r0, r6
 8005ea2:	f000 f854 	bl	8005f4e <__malloc_unlock>
 8005ea6:	f104 000b 	add.w	r0, r4, #11
 8005eaa:	1d23      	adds	r3, r4, #4
 8005eac:	f020 0007 	bic.w	r0, r0, #7
 8005eb0:	1ac3      	subs	r3, r0, r3
 8005eb2:	d01b      	beq.n	8005eec <_malloc_r+0xb0>
 8005eb4:	425a      	negs	r2, r3
 8005eb6:	50e2      	str	r2, [r4, r3]
 8005eb8:	bd70      	pop	{r4, r5, r6, pc}
 8005eba:	428c      	cmp	r4, r1
 8005ebc:	bf0d      	iteet	eq
 8005ebe:	6863      	ldreq	r3, [r4, #4]
 8005ec0:	684b      	ldrne	r3, [r1, #4]
 8005ec2:	6063      	strne	r3, [r4, #4]
 8005ec4:	6013      	streq	r3, [r2, #0]
 8005ec6:	bf18      	it	ne
 8005ec8:	460c      	movne	r4, r1
 8005eca:	e7e9      	b.n	8005ea0 <_malloc_r+0x64>
 8005ecc:	460c      	mov	r4, r1
 8005ece:	6849      	ldr	r1, [r1, #4]
 8005ed0:	e7ca      	b.n	8005e68 <_malloc_r+0x2c>
 8005ed2:	1cc4      	adds	r4, r0, #3
 8005ed4:	f024 0403 	bic.w	r4, r4, #3
 8005ed8:	42a0      	cmp	r0, r4
 8005eda:	d005      	beq.n	8005ee8 <_malloc_r+0xac>
 8005edc:	1a21      	subs	r1, r4, r0
 8005ede:	4630      	mov	r0, r6
 8005ee0:	f000 f80a 	bl	8005ef8 <_sbrk_r>
 8005ee4:	3001      	adds	r0, #1
 8005ee6:	d0cd      	beq.n	8005e84 <_malloc_r+0x48>
 8005ee8:	6025      	str	r5, [r4, #0]
 8005eea:	e7d9      	b.n	8005ea0 <_malloc_r+0x64>
 8005eec:	bd70      	pop	{r4, r5, r6, pc}
 8005eee:	bf00      	nop
 8005ef0:	200001fc 	.word	0x200001fc
 8005ef4:	20000200 	.word	0x20000200

08005ef8 <_sbrk_r>:
 8005ef8:	b538      	push	{r3, r4, r5, lr}
 8005efa:	4c06      	ldr	r4, [pc, #24]	; (8005f14 <_sbrk_r+0x1c>)
 8005efc:	2300      	movs	r3, #0
 8005efe:	4605      	mov	r5, r0
 8005f00:	4608      	mov	r0, r1
 8005f02:	6023      	str	r3, [r4, #0]
 8005f04:	f000 f832 	bl	8005f6c <_sbrk>
 8005f08:	1c43      	adds	r3, r0, #1
 8005f0a:	d102      	bne.n	8005f12 <_sbrk_r+0x1a>
 8005f0c:	6823      	ldr	r3, [r4, #0]
 8005f0e:	b103      	cbz	r3, 8005f12 <_sbrk_r+0x1a>
 8005f10:	602b      	str	r3, [r5, #0]
 8005f12:	bd38      	pop	{r3, r4, r5, pc}
 8005f14:	2000028c 	.word	0x2000028c

08005f18 <__ascii_mbtowc>:
 8005f18:	b082      	sub	sp, #8
 8005f1a:	b901      	cbnz	r1, 8005f1e <__ascii_mbtowc+0x6>
 8005f1c:	a901      	add	r1, sp, #4
 8005f1e:	b142      	cbz	r2, 8005f32 <__ascii_mbtowc+0x1a>
 8005f20:	b14b      	cbz	r3, 8005f36 <__ascii_mbtowc+0x1e>
 8005f22:	7813      	ldrb	r3, [r2, #0]
 8005f24:	600b      	str	r3, [r1, #0]
 8005f26:	7812      	ldrb	r2, [r2, #0]
 8005f28:	1c10      	adds	r0, r2, #0
 8005f2a:	bf18      	it	ne
 8005f2c:	2001      	movne	r0, #1
 8005f2e:	b002      	add	sp, #8
 8005f30:	4770      	bx	lr
 8005f32:	4610      	mov	r0, r2
 8005f34:	e7fb      	b.n	8005f2e <__ascii_mbtowc+0x16>
 8005f36:	f06f 0001 	mvn.w	r0, #1
 8005f3a:	e7f8      	b.n	8005f2e <__ascii_mbtowc+0x16>

08005f3c <memset>:
 8005f3c:	4402      	add	r2, r0
 8005f3e:	4603      	mov	r3, r0
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d100      	bne.n	8005f46 <memset+0xa>
 8005f44:	4770      	bx	lr
 8005f46:	f803 1b01 	strb.w	r1, [r3], #1
 8005f4a:	e7f9      	b.n	8005f40 <memset+0x4>

08005f4c <__malloc_lock>:
 8005f4c:	4770      	bx	lr

08005f4e <__malloc_unlock>:
 8005f4e:	4770      	bx	lr

08005f50 <__ascii_wctomb>:
 8005f50:	b149      	cbz	r1, 8005f66 <__ascii_wctomb+0x16>
 8005f52:	2aff      	cmp	r2, #255	; 0xff
 8005f54:	bf85      	ittet	hi
 8005f56:	238a      	movhi	r3, #138	; 0x8a
 8005f58:	6003      	strhi	r3, [r0, #0]
 8005f5a:	700a      	strbls	r2, [r1, #0]
 8005f5c:	f04f 30ff 	movhi.w	r0, #4294967295
 8005f60:	bf98      	it	ls
 8005f62:	2001      	movls	r0, #1
 8005f64:	4770      	bx	lr
 8005f66:	4608      	mov	r0, r1
 8005f68:	4770      	bx	lr
	...

08005f6c <_sbrk>:
 8005f6c:	4b04      	ldr	r3, [pc, #16]	; (8005f80 <_sbrk+0x14>)
 8005f6e:	6819      	ldr	r1, [r3, #0]
 8005f70:	4602      	mov	r2, r0
 8005f72:	b909      	cbnz	r1, 8005f78 <_sbrk+0xc>
 8005f74:	4903      	ldr	r1, [pc, #12]	; (8005f84 <_sbrk+0x18>)
 8005f76:	6019      	str	r1, [r3, #0]
 8005f78:	6818      	ldr	r0, [r3, #0]
 8005f7a:	4402      	add	r2, r0
 8005f7c:	601a      	str	r2, [r3, #0]
 8005f7e:	4770      	bx	lr
 8005f80:	20000204 	.word	0x20000204
 8005f84:	20000290 	.word	0x20000290

08005f88 <_init>:
 8005f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f8a:	bf00      	nop
 8005f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f8e:	bc08      	pop	{r3}
 8005f90:	469e      	mov	lr, r3
 8005f92:	4770      	bx	lr

08005f94 <_fini>:
 8005f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f96:	bf00      	nop
 8005f98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f9a:	bc08      	pop	{r3}
 8005f9c:	469e      	mov	lr, r3
 8005f9e:	4770      	bx	lr
