INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado/2019.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling mire.cpp_pre.cpp.tb.cpp
   Compiling apatb_mire.cpp
   Compiling mire_tb.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...

C:\formation_hls\video_vga_7511_zed\hls\mire\solution1\sim\vhdl>set PATH= 

C:\formation_hls\video_vga_7511_zed\hls\mire\solution1\sim\vhdl>call C:/Xilinx/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_mire_top glbl -prj mire.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s mire -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_mire_top glbl -prj mire.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s mire -debug wave 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/formation_hls/video_vga_7511_zed/hls/mire/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/formation_hls/video_vga_7511_zed/hls/mire/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/formation_hls/video_vga_7511_zed/hls/mire/solution1/sim/vhdl/AESL_axi_s_m_axis_video.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_s_m_axis_video'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/formation_hls/video_vga_7511_zed/hls/mire/solution1/sim/vhdl/mire.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_mire_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/formation_hls/video_vga_7511_zed/hls/mire/solution1/sim/vhdl/mire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mire'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/formation_hls/video_vga_7511_zed/hls/mire/solution1/sim/vhdl/regslice_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regslice_both'
INFO: [VRFC 10-3107] analyzing entity 'regslice_forward'
INFO: [VRFC 10-3107] analyzing entity 'regslice_reverse'
INFO: [VRFC 10-3107] analyzing entity 'regslice_both_w1'
INFO: [VRFC 10-3107] analyzing entity 'regslice_forward_w1'
INFO: [VRFC 10-3107] analyzing entity 'regslice_reverse_w1'
INFO: [VRFC 10-3107] analyzing entity 'ibuf'
INFO: [VRFC 10-3107] analyzing entity 'obuf'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.ibuf [\ibuf(w=9)\]
Compiling architecture behav of entity xil_defaultlib.obuf [\obuf(w=9)\]
Compiling architecture behav of entity xil_defaultlib.regslice_both [\regslice_both(datawidth=8)\]
Compiling architecture behav of entity xil_defaultlib.ibuf [\ibuf(w=2)\]
Compiling architecture behav of entity xil_defaultlib.obuf [\obuf(w=2)\]
Compiling architecture behav of entity xil_defaultlib.regslice_both [\regslice_both(datawidth=1)\]
Compiling architecture behav of entity xil_defaultlib.mire [mire_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_m_axis_video [aesl_axi_s_m_axis_video_default]
Compiling architecture behav of entity xil_defaultlib.apatb_mire_top
Built simulation snapshot mire

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/formation_hls/video_vga_7511_zed/hls/mire/solution1/sim/vhdl/xsim.dir/mire/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/formation_hls/video_vga_7511_zed/hls/mire/solution1/sim/vhdl/xsim.dir/mire/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 23 12:49:59 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 23 12:49:59 2022...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/mire/xsim_script.tcl
# xsim {mire} -autoloadwcfg -tclbatch {mire.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source mire.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set m_axis_video_group [add_wave_group m_axis_video(axis) -into $coutputgroup]
## add_wave /apatb_mire_top/AESL_inst_mire/m_axis_video_TDEST -into $m_axis_video_group -radix hex
## add_wave /apatb_mire_top/AESL_inst_mire/m_axis_video_TID -into $m_axis_video_group -radix hex
## add_wave /apatb_mire_top/AESL_inst_mire/m_axis_video_TLAST -into $m_axis_video_group -color #ffff00 -radix hex
## add_wave /apatb_mire_top/AESL_inst_mire/m_axis_video_TUSER -into $m_axis_video_group -radix hex
## add_wave /apatb_mire_top/AESL_inst_mire/m_axis_video_TSTRB -into $m_axis_video_group -radix hex
## add_wave /apatb_mire_top/AESL_inst_mire/m_axis_video_TKEEP -into $m_axis_video_group -radix hex
## add_wave /apatb_mire_top/AESL_inst_mire/m_axis_video_TREADY -into $m_axis_video_group -color #ffff00 -radix hex
## add_wave /apatb_mire_top/AESL_inst_mire/m_axis_video_TVALID -into $m_axis_video_group -color #ffff00 -radix hex
## add_wave /apatb_mire_top/AESL_inst_mire/m_axis_video_TDATA -into $m_axis_video_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set vsize_in_group [add_wave_group vsize_in(wire) -into $cinputgroup]
## add_wave /apatb_mire_top/AESL_inst_mire/vsize_in -into $vsize_in_group -radix hex
## set hsize_in_group [add_wave_group hsize_in(wire) -into $cinputgroup]
## add_wave /apatb_mire_top/AESL_inst_mire/hsize_in -into $hsize_in_group -radix hex
## set mode_group [add_wave_group mode(wire) -into $cinputgroup]
## add_wave /apatb_mire_top/AESL_inst_mire/mode_V -into $mode_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_mire_top/AESL_inst_mire/ap_start -into $blocksiggroup
## add_wave /apatb_mire_top/AESL_inst_mire/ap_done -into $blocksiggroup
## add_wave /apatb_mire_top/AESL_inst_mire/ap_idle -into $blocksiggroup
## add_wave /apatb_mire_top/AESL_inst_mire/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_mire_top/AESL_inst_mire/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_mire_top/AESL_inst_mire/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_mire_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_mire_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_mire_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_mire_top/LENGTH_mode_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_mire_top/LENGTH_m_axis_video_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_mire_top/LENGTH_m_axis_video_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_mire_top/LENGTH_m_axis_video_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_mire_top/LENGTH_m_axis_video_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_mire_top/LENGTH_m_axis_video_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_mire_top/LENGTH_m_axis_video_V_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_mire_top/LENGTH_m_axis_video_V_dest_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_mire_top/LENGTH_hsize_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_mire_top/LENGTH_vsize_in -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_m_axis_video_group [add_wave_group m_axis_video(axis) -into $tbcoutputgroup]
## add_wave /apatb_mire_top/m_axis_video_TDEST -into $tb_m_axis_video_group -radix hex
## add_wave /apatb_mire_top/m_axis_video_TID -into $tb_m_axis_video_group -radix hex
## add_wave /apatb_mire_top/m_axis_video_TLAST -into $tb_m_axis_video_group -color #ffff00 -radix hex
## add_wave /apatb_mire_top/m_axis_video_TUSER -into $tb_m_axis_video_group -radix hex
## add_wave /apatb_mire_top/m_axis_video_TSTRB -into $tb_m_axis_video_group -radix hex
## add_wave /apatb_mire_top/m_axis_video_TKEEP -into $tb_m_axis_video_group -radix hex
## add_wave /apatb_mire_top/m_axis_video_TREADY -into $tb_m_axis_video_group -color #ffff00 -radix hex
## add_wave /apatb_mire_top/m_axis_video_TVALID -into $tb_m_axis_video_group -color #ffff00 -radix hex
## add_wave /apatb_mire_top/m_axis_video_TDATA -into $tb_m_axis_video_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_vsize_in_group [add_wave_group vsize_in(wire) -into $tbcinputgroup]
## add_wave /apatb_mire_top/vsize_in -into $tb_vsize_in_group -radix hex
## set tb_hsize_in_group [add_wave_group hsize_in(wire) -into $tbcinputgroup]
## add_wave /apatb_mire_top/hsize_in -into $tb_hsize_in_group -radix hex
## set tb_mode_group [add_wave_group mode(wire) -into $tbcinputgroup]
## add_wave /apatb_mire_top/mode_V -into $tb_mode_group -radix hex
## save_wave_config mire.wcfg
## run all
Note: simulation done!
Time: 3072215 ns  Iteration: 1  Process: /apatb_mire_top/generate_sim_done_proc  File: C:/formation_hls/video_vga_7511_zed/hls/mire/solution1/sim/vhdl/mire.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 3072215 ns  Iteration: 1  Process: /apatb_mire_top/generate_sim_done_proc  File: C:/formation_hls/video_vga_7511_zed/hls/mire/solution1/sim/vhdl/mire.autotb.vhd
$finish called at time : 3072215 ns
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 223.668 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Wed Feb 23 12:50:53 2022...
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
