git clone --depth 1 --no-tags https://github.com/CodeMadUser/FPGA-IC_DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568596678
git clone --depth 1 --no-tags https://github.com/sustechwifi/CS207_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568839260
git clone --depth 1 --no-tags https://github.com/trailofbits/clash-silicon-tinytapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564950414
git clone --depth 1 --no-tags https://github.com/Lalitgangwar9837/system_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565336095
git clone --depth 1 --no-tags https://github.com/frankyfrank666/carry_lookahead_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567746742
git clone --depth 1 --no-tags https://github.com/n43ee7/IBM_PowerPC_601.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568527675
git clone --depth 1 --no-tags https://github.com/Israil445/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570598710
git clone --depth 1 --no-tags https://github.com/bilalshah07/coincidence_counting_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568879666
git clone --depth 1 --no-tags https://github.com/yashjain715-creater/Implementation-of-AES128-to-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570288947
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-ExpressRaider_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568740306
git clone --depth 1 --no-tags https://github.com/cuibst/ip-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567148338
git clone --depth 1 --no-tags https://github.com/itshamidreza/A_Simple_JK_Flip_Flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567493058
git clone --depth 1 --no-tags https://github.com/Palavelli-Naidu/AHB_to_APB_Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564344003
git clone --depth 1 --no-tags https://github.com/siddharth062022/RIPPLE-CARRAY-ADDER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564515872
git clone --depth 1 --no-tags https://github.com/Sourabh-25/cache-memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565528265
git clone --depth 1 --no-tags https://github.com/sufiiyan/16-bit-Barrel-Shifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566407834
git clone --depth 1 --no-tags https://github.com/MAbdulhady00/Pipelined-RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564944228
git clone --depth 1 --no-tags https://github.com/Stone1011/SingleCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565626319
git clone --depth 1 --no-tags https://github.com/tiffanylin0419/ECE550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564843015
git clone --depth 1 --no-tags https://github.com/AlexLB97/Verilog_Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569793998
git clone --depth 1 --no-tags https://github.com/vinitgupta10/Mortol-Kombot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570332699
git clone --depth 1 --no-tags https://github.com/pavansai444/Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565438076
git clone --depth 1 --no-tags https://github.com/FelipMa/Projeto-simples-processador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564512605
git clone --depth 1 --no-tags https://github.com/mattvenn/gf180-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569702147
git clone --depth 1 --no-tags https://github.com/648lsf/-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564986865
git clone --depth 1 --no-tags https://github.com/rahulgaikwad007/A-64-Point-Fourier-Transform-Chip-for-High-Speed-Wireless-LAN-Application-Using-OFDM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568450107
git clone --depth 1 --no-tags https://github.com/anawinop/openlane_netlist_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566709213
git clone --depth 1 --no-tags https://github.com/JiDuQiu/pulse_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568315960
git clone --depth 1 --no-tags https://github.com/FreitasFPGASolutions/Build_script.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568562748
git clone --depth 1 --no-tags https://github.com/nehamaheshwari21/Arbiter-PUF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565748445
git clone --depth 1 --no-tags https://github.com/putoze/QR-CORDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564298402
git clone --depth 1 --no-tags https://github.com/PenguinX7/FP16_add.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570519848
git clone --depth 1 --no-tags https://github.com/Tvdnguyen/A-Novel-Algorithmic-Data-Collision-SDRAM-Based-TCAM-Architecture-Using-DDR-SDRAM-On-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569365305
git clone --depth 1 --no-tags https://github.com/asif17r/Share.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567530584
git clone --depth 1 --no-tags https://github.com/erfaniravani/ARMProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564893072
git clone --depth 1 --no-tags https://github.com/yangboy881/C109112130_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564773044
git clone --depth 1 --no-tags https://github.com/KosolapovVN/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566824014
git clone --depth 1 --no-tags https://github.com/stefanbif/FPGA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564028259
git clone --depth 1 --no-tags https://github.com/Hadi-loo/Digital-Logic-Design-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565448378
git clone --depth 1 --no-tags https://github.com/hieupham1206/nativebus-apb-blackbox-mem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567393845
git clone --depth 1 --no-tags https://github.com/nrvadlamudi/ECE316_L6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567421926
git clone --depth 1 --no-tags https://github.com/DenisaFleancu26/BCD_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567790433
git clone --depth 1 --no-tags https://github.com/anthony-cic/MIPS-Pipeline-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570652732
git clone --depth 1 --no-tags https://github.com/CZH-Studio/CarLamp-by-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570029472
git clone --depth 1 --no-tags https://github.com/TimofeyAlexandrov/dual_portRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570277898
git clone --depth 1 --no-tags https://github.com/filippocarastro/MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570254606
git clone --depth 1 --no-tags https://github.com/PoojithaReddy29/uart1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564621381
git clone --depth 1 --no-tags https://github.com/pratikbhuran/synchronous_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565760657
git clone --depth 1 --no-tags https://github.com/gr4bherr/fromthetransistor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568097911
git clone --depth 1 --no-tags https://github.com/Asma-Mohsin/SHA_256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568654402
git clone --depth 1 --no-tags https://github.com/huandsaklajl/samplecpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568036577
git clone --depth 1 --no-tags https://github.com/dongjin097/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569135843
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/chip_code_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567856344
git clone --depth 1 --no-tags https://github.com/mkkassem/mpw-submission-test-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568900758
git clone --depth 1 --no-tags https://github.com/SpenceJohnstonProjects/Verilog_UART_Transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568979800
git clone --depth 1 --no-tags https://github.com/Grant-Liu-2001/FPGA_robin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564697657
git clone --depth 1 --no-tags https://github.com/KamikazeVildsvin/verilog-counter-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564713236
git clone --depth 1 --no-tags https://github.com/frdy21/ICC_2018_grad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566170583
git clone --depth 1 --no-tags https://github.com/Boulder1999/Lab07-Clock-Domain-Crossing-CDC-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566723509
git clone --depth 1 --no-tags https://github.com/ratansen/8-bit-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566762202
git clone --depth 1 --no-tags https://github.com/AliHarb44/WashingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568404049
git clone --depth 1 --no-tags https://github.com/TheRealMolen/verily.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568451640
git clone --depth 1 --no-tags https://github.com/jaakkoiot/FPGA-synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568521446
git clone --depth 1 --no-tags https://github.com/SentinelsORG/VitaV1.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567404939
git clone --depth 1 --no-tags https://github.com/AvalonSemiconductors/tt2-multiplexed-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565628310
git clone --depth 1 --no-tags https://github.com/FANFANFAN2506/VGA_Controller_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564835795
git clone --depth 1 --no-tags https://github.com/ganioc/study-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568605932
git clone --depth 1 --no-tags https://github.com/extrachange/FPGA_Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568339345
git clone --depth 1 --no-tags https://github.com/Nagarjun444/posedge-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568870766
git clone --depth 1 --no-tags https://github.com/kraken-jar/dsd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567441363
git clone --depth 1 --no-tags https://github.com/tde-nico/verilog_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566693973
git clone --depth 1 --no-tags https://github.com/arit552/risv-fpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568406095
git clone --depth 1 --no-tags https://github.com/connorgre/OV7670_Camera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569121548
git clone --depth 1 --no-tags https://github.com/sepehrkianian09/CA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567201951
git clone --depth 1 --no-tags https://github.com/hereisjayant/ThermoLog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567038321
git clone --depth 1 --no-tags https://github.com/lmruizva/Proyecto-Digital-22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569708711
git clone --depth 1 --no-tags https://github.com/fourdim/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570061482
git clone --depth 1 --no-tags https://github.com/whutddk/Rift2Go_2310_Sky130_MPW7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569724087
git clone --depth 1 --no-tags https://github.com/strive-mei/TEST_CODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564348740
git clone --depth 1 --no-tags https://github.com/NingWentaoStar/FPGA_Tracking_platform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564208346
git clone --depth 1 --no-tags https://github.com/hyogyeom/FSM_Light_FND_Motor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566154143
git clone --depth 1 --no-tags https://github.com/basilnct/DISL_eBPF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566255418
git clone --depth 1 --no-tags https://github.com/kishansm/BasicUartTransmitterUsingVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564347856
git clone --depth 1 --no-tags https://github.com/AvalonSemiconductors/tt2-4x4-multiply.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565545834
git clone --depth 1 --no-tags https://github.com/lihailewodedai/Traffic-light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565606959
git clone --depth 1 --no-tags https://github.com/Mudassir-043/digital_prechecks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563728310
git clone --depth 1 --no-tags https://github.com/harry878710/IoT_Data_Filter_CVSDproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570484081
git clone --depth 1 --no-tags https://github.com/sptravi/Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570366753
git clone --depth 1 --no-tags https://github.com/eckloff/Verilog-4-Bit-Lookahead-Carry-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568567863
git clone --depth 1 --no-tags https://github.com/lopez-seb/FPGA-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569560535
git clone --depth 1 --no-tags https://github.com/powcoder/MIPS-CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569566250
git clone --depth 1 --no-tags https://github.com/asreed666/city2077.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569717681
git clone --depth 1 --no-tags https://github.com/ZeyadZaki/caravel_user_project_gf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569894552
git clone --depth 1 --no-tags https://github.com/YUME-FF/Duke-ECE550-PC5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570324850
