<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/stm32f2/cpu.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_2431f04344f1bb54348cb61b5addf771.html">stm32f2</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cpu.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f2_2cpu_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2015 Engineering-Spirit</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser General</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Public License v2.1. See the file LICENSE in the top level directory for more</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;cpu.h&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;periph_conf.h&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="init_8h.html">periph/init.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifdef HSI_VALUE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor"># define RCC_CR_SOURCE          RCC_CR_HSION</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor"># define RCC_CR_SOURCE_RDY      RCC_CR_HSIRDY</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor"># define RCC_PLL_SOURCE         RCC_PLLCFGR_PLLSRC_HSI</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="stm32f2_2cpu_8c.html#a1110f311fd77509688a28c44590c0af0">   29</a></span>&#160;<span class="preprocessor"># define RCC_CR_SOURCE          RCC_CR_HSEON</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="stm32f2_2cpu_8c.html#afe557ff9d06422ca148e62880789d82d">   30</a></span>&#160;<span class="preprocessor"># define RCC_CR_SOURCE_RDY      RCC_CR_HSERDY</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="stm32f2_2cpu_8c.html#aa8b3bbde095d6d66423e24ff40fc4269">   31</a></span>&#160;<span class="preprocessor"># define RCC_PLL_SOURCE         RCC_PLLCFGR_PLLSRC_HSE</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="lpc11u34_2cpu_8c.html#a77a5156421b30155252c84627925814b">clk_init</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="group__cpu__cortexm__common.html#ga560ad8614ae03841a10b489f4370bc51">   36</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cpu__cortexm__common.html#ga560ad8614ae03841a10b489f4370bc51">cpu_init</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;{</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <span class="comment">/* initialize the Cortex-M core */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <a class="code" href="group__cpu__cortexm__common.html#ga618ef3d6a7eede1d913eff0873ff9012">cortexm_init</a>();</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <span class="comment">/* initialize system clocks */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <a class="code" href="lpc11u34_2cpu_8c.html#a77a5156421b30155252c84627925814b">clk_init</a>();</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="comment">/* trigger static peripheral initialization */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <a class="code" href="group__drivers__periph__init.html#ga2cd4bdd061501508fe71aa672f690e81">periph_init</a>();</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;}</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="lpc11u34_2cpu_8c.html#a77a5156421b30155252c84627925814b">clk_init</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;{</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="comment">/* Reset the RCC clock configuration to the default reset state(for debug purpose) */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="comment">/* Set HSION bit */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= 0x00000001U;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="comment">/* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = 0x00000000U;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="comment">/* Reset HSEON, CSSON and PLLON bits */</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= 0xFEF6FFFFU;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="comment">/* Reset PLLCFGR register */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR = 0x24003010U;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="comment">/* Reset HSEBYP bit */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= 0xFFFBFFFFU;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="comment">/* Disable all interrupts and clear pending bits  */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR = 0x00000000U;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="comment">/* SYSCLK, HCLK, PCLK2 and PCLK1 configuration */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="comment">/* Enable the high speed clock source */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code" href="stm32f2_2cpu_8c.html#a1110f311fd77509688a28c44590c0af0">RCC_CR_SOURCE</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="comment">/* Wait till hish speed clock source is ready,</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">     * NOTE: the MCU will stay here forever if no HSE clock is connected */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="stm32f2_2cpu_8c.html#afe557ff9d06422ca148e62880789d82d">RCC_CR_SOURCE_RDY</a>) == 0);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="comment">/* Configure Flash prefetch, Instruction cache, Data cache and wait state */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <a class="code" href="cc26x0__vims_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR = <a class="code" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga51d8b1dd2c46942d377c579a38dce711">FLASH_ACR_ICEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga5a9a5cc3aa05dc62264addab1008c896">FLASH_ACR_DCEN</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="comment">/* Flash 2 wait state */</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <a class="code" href="cc26x0__vims_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR &amp;= ~((uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="cc26x0__vims_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= (uint32_t)<a class="code" href="boards_2f4vi1_2include_2periph__conf_8h.html#a25567390a2e71de9019f56ac31cebc2a">CLOCK_FLASH_LATENCY</a>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="comment">/* HCLK = SYSCLK */</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="boards_2f4vi1_2include_2periph__conf_8h.html#a11f66224742678d401efba36fb4d9164">CLOCK_AHB_DIV</a>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="comment">/* PCLK2 = HCLK */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="boards_2f4vi1_2include_2periph__conf_8h.html#a34259b3a8aae08bd77bab9cecdf1398e">CLOCK_APB2_DIV</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="comment">/* PCLK1 = HCLK */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="boards_2f4vi1_2include_2periph__conf_8h.html#a2cad8e54e6cdecca5c8a58a411ef5a93">CLOCK_APB1_DIV</a>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="comment">/* reset PLL config register */</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp;= ~((uint32_t)(<a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a>));</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="comment">/* set HSE as source for the PLL */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR |= <a class="code" href="stm32f2_2cpu_8c.html#aa8b3bbde095d6d66423e24ff40fc4269">RCC_PLL_SOURCE</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="comment">/* set division factor for main PLL input clock */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR |= (<a class="code" href="boards_2f4vi1_2include_2periph__conf_8h.html#a5963e9d857a94bce3662fa83cc41b683">CLOCK_PLL_M</a> &amp; 0x3F);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="comment">/* set main PLL multiplication factor for VCO */</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR |= (<a class="code" href="boards_2f4vi1_2include_2periph__conf_8h.html#a1c3484818170fe048c55eaac9d56f46c">CLOCK_PLL_N</a> &amp; 0x1FF) &lt;&lt; 6;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="comment">/* set main PLL division factor for main system clock */</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR |= (((<a class="code" href="boards_2f4vi1_2include_2periph__conf_8h.html#a160e6d888eff96d8853812e91d12df50">CLOCK_PLL_P</a> &amp; 0x03) &gt;&gt; 1) - 1) &lt;&lt; 16;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="comment">/* set main PLL division factor for USB OTG FS, SDIO and RNG clocks */</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR |= (<a class="code" href="boards_2f4vi1_2include_2periph__conf_8h.html#a23ccdd51ab0cfa878079b30c696ad532">CLOCK_PLL_Q</a> &amp; 0x0F) &lt;&lt; 24;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#ifdef ENABLE_PLLI2S_MCO2</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="comment">/* reset PLL I2S config register */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR = 0x00000000U;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="comment">/* set PLL I2S division factor */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR |= (CLOCK_PLL_I2S_R &amp; 0x07) &lt;&lt; 28;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="comment">/* set PLL I2S multiplication factor */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR |= (CLOCK_PLL_I2S_N &amp; 0x1FF) &lt;&lt; 6;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="comment">/* MCO2 output is PLLI2S */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t) <a class="code" href="group___peripheral___registers___bits___definition.html#ga203156a3f57e2c4498999c7901e0defd">RCC_CFGR_MCO2_0</a>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= ~(uint32_t) <a class="code" href="group___peripheral___registers___bits___definition.html#ga2fdba9682ff474255248f84e6851932a">RCC_CFGR_MCO2_1</a>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="comment">/* MCO2 prescaler div by 5 */</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t) ((CLOCK_MC02_PRE + 4 - 2) &amp; 0x7) &lt;&lt; 27;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="comment">/* enable PLL I2S clock */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga3ccb8964b640530f1080f9ea549d8133">RCC_CR_PLLI2SON</a>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="comment">/* wait till PLL I2S clock is ready */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga7354703f289244a71753debf3ae26e46">RCC_CR_PLLI2SRDY</a>) == 0) {}</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="comment">/* Enable PLL */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="comment">/* Wait till PLL is ready */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == 0);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="comment">/* Select PLL as system clock source */</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= ~((uint32_t)(<a class="code" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="comment">/* Wait till PLL is used as system clock source */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>) != <a class="code" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;}</div><div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02790">stm32f030x8.h:2790</a></div></div>
<div class="ttc" id="boards_2f4vi1_2include_2periph__conf_8h_html_a11f66224742678d401efba36fb4d9164"><div class="ttname"><a href="boards_2f4vi1_2include_2periph__conf_8h.html#a11f66224742678d401efba36fb4d9164">CLOCK_AHB_DIV</a></div><div class="ttdeci">#define CLOCK_AHB_DIV</div><div class="ttdef"><b>Definition:</b> <a href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00042">periph_conf.h:42</a></div></div>
<div class="ttc" id="boards_2f4vi1_2include_2periph__conf_8h_html_a1c3484818170fe048c55eaac9d56f46c"><div class="ttname"><a href="boards_2f4vi1_2include_2periph__conf_8h.html#a1c3484818170fe048c55eaac9d56f46c">CLOCK_PLL_N</a></div><div class="ttdeci">#define CLOCK_PLL_N</div><div class="ttdef"><b>Definition:</b> <a href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00039">periph_conf.h:39</a></div></div>
<div class="ttc" id="init_8h_html"><div class="ttname"><a href="init_8h.html">init.h</a></div><div class="ttdoc">Common peripheral driver initialization interface. </div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4b571901d7cdc93ca1ecc1531f26ba6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f205xx_8h_source.html#l04607">stm32f205xx.h:4607</a></div></div>
<div class="ttc" id="cc26x0__vims_8h_html_a844ea28ba1e0a5a0e497f16b61ea306b"><div class="ttname"><a href="cc26x0__vims_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a></div><div class="ttdeci">#define FLASH</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__vims_8h_source.html#l00180">cc26x0_vims.h:180</a></div></div>
<div class="ttc" id="boards_2f4vi1_2include_2periph__conf_8h_html_a34259b3a8aae08bd77bab9cecdf1398e"><div class="ttname"><a href="boards_2f4vi1_2include_2periph__conf_8h.html#a34259b3a8aae08bd77bab9cecdf1398e">CLOCK_APB2_DIV</a></div><div class="ttdeci">#define CLOCK_APB2_DIV</div><div class="ttdef"><b>Definition:</b> <a href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00043">periph_conf.h:43</a></div></div>
<div class="ttc" id="stm32f2_2cpu_8c_html_afe557ff9d06422ca148e62880789d82d"><div class="ttname"><a href="stm32f2_2cpu_8c.html#afe557ff9d06422ca148e62880789d82d">RCC_CR_SOURCE_RDY</a></div><div class="ttdeci">#define RCC_CR_SOURCE_RDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f2_2cpu_8c_source.html#l00030">cpu.c:30</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3ccb8964b640530f1080f9ea549d8133"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3ccb8964b640530f1080f9ea549d8133">RCC_CR_PLLI2SON</a></div><div class="ttdeci">#define RCC_CR_PLLI2SON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f205xx_8h_source.html#l04595">stm32f205xx.h:4595</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2c67e2279804a83ef24438267d9d4a6c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a></div><div class="ttdeci">#define RCC_CFGR_SWS_PLL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02807">stm32f030x8.h:2807</a></div></div>
<div class="ttc" id="lpc11u34_2cpu_8c_html_a77a5156421b30155252c84627925814b"><div class="ttname"><a href="lpc11u34_2cpu_8c.html#a77a5156421b30155252c84627925814b">clk_init</a></div><div class="ttdeci">void clk_init(void)</div><div class="ttdoc">Initialize the CPU clock. </div><div class="ttdef"><b>Definition:</b> <a href="lpc11u34_2cpu_8c_source.html#l00039">cpu.c:39</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00543">stm32f030x8.h:543</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2561745be271ee828e26de601f72162d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f205xx_8h_source.html#l04618">stm32f205xx.h:4618</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga51d8b1dd2c46942d377c579a38dce711"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga51d8b1dd2c46942d377c579a38dce711">FLASH_ACR_ICEN</a></div><div class="ttdeci">#define FLASH_ACR_ICEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f205xx_8h_source.html#l03188">stm32f205xx.h:3188</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9a42e8b9ee60126976d9be056e5e66b1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f205xx_8h_source.html#l04599">stm32f205xx.h:4599</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga92cb53ea81d2c47537eb217cc6659a2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLSRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f205xx_8h_source.html#l04622">stm32f205xx.h:4622</a></div></div>
<div class="ttc" id="boards_2f4vi1_2include_2periph__conf_8h_html_a5963e9d857a94bce3662fa83cc41b683"><div class="ttname"><a href="boards_2f4vi1_2include_2periph__conf_8h.html#a5963e9d857a94bce3662fa83cc41b683">CLOCK_PLL_M</a></div><div class="ttdeci">#define CLOCK_PLL_M</div><div class="ttdef"><b>Definition:</b> <a href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00038">periph_conf.h:38</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga082e7e91fffee86db39676396d01a8e0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</a></div><div class="ttdeci">#define FLASH_ACR_PRFTEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f205xx_8h_source.html#l03187">stm32f205xx.h:3187</a></div></div>
<div class="ttc" id="boards_2f4vi1_2include_2periph__conf_8h_html_a160e6d888eff96d8853812e91d12df50"><div class="ttname"><a href="boards_2f4vi1_2include_2periph__conf_8h.html#a160e6d888eff96d8853812e91d12df50">CLOCK_PLL_P</a></div><div class="ttdeci">#define CLOCK_PLL_P</div><div class="ttdef"><b>Definition:</b> <a href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00040">periph_conf.h:40</a></div></div>
<div class="ttc" id="group__drivers__periph__init_html_ga2cd4bdd061501508fe71aa672f690e81"><div class="ttname"><a href="group__drivers__periph__init.html#ga2cd4bdd061501508fe71aa672f690e81">periph_init</a></div><div class="ttdeci">void periph_init(void)</div><div class="ttdoc">Common peripheral initialization function. </div><div class="ttdef"><b>Definition:</b> <a href="init_8c_source.html#l00023">init.c:23</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaef5e44cbb084160a6004ca9951ec7318"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l01682">stm32f030x8.h:1682</a></div></div>
<div class="ttc" id="boards_2f4vi1_2include_2periph__conf_8h_html_a23ccdd51ab0cfa878079b30c696ad532"><div class="ttname"><a href="boards_2f4vi1_2include_2periph__conf_8h.html#a23ccdd51ab0cfa878079b30c696ad532">CLOCK_PLL_Q</a></div><div class="ttdeci">#define CLOCK_PLL_Q</div><div class="ttdef"><b>Definition:</b> <a href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00041">periph_conf.h:41</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7354703f289244a71753debf3ae26e46"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7354703f289244a71753debf3ae26e46">RCC_CR_PLLI2SRDY</a></div><div class="ttdeci">#define RCC_CR_PLLI2SRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f205xx_8h_source.html#l04596">stm32f205xx.h:4596</a></div></div>
<div class="ttc" id="group__cpu__cortexm__common_html_ga560ad8614ae03841a10b489f4370bc51"><div class="ttname"><a href="group__cpu__cortexm__common.html#ga560ad8614ae03841a10b489f4370bc51">cpu_init</a></div><div class="ttdeci">void cpu_init(void)</div><div class="ttdoc">Initialize the CPU, set IRQ priorities. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2cpu_8c_source.html#l00026">cpu.c:26</a></div></div>
<div class="ttc" id="stm32f2_2cpu_8c_html_a1110f311fd77509688a28c44590c0af0"><div class="ttname"><a href="stm32f2_2cpu_8c.html#a1110f311fd77509688a28c44590c0af0">RCC_CR_SOURCE</a></div><div class="ttdeci">#define RCC_CR_SOURCE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f2_2cpu_8c_source.html#l00029">cpu.c:29</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga203156a3f57e2c4498999c7901e0defd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga203156a3f57e2c4498999c7901e0defd">RCC_CFGR_MCO2_0</a></div><div class="ttdeci">#define RCC_CFGR_MCO2_0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f205xx_8h_source.html#l04718">stm32f205xx.h:4718</a></div></div>
<div class="ttc" id="group__cpu__cortexm__common_html_ga618ef3d6a7eede1d913eff0873ff9012"><div class="ttname"><a href="group__cpu__cortexm__common.html#ga618ef3d6a7eede1d913eff0873ff9012">cortexm_init</a></div><div class="ttdeci">void cortexm_init(void)</div><div class="ttdoc">Initialize Cortex-M specific core parts of the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cortexm__init_8c_source.html#l00029">cortexm_init.c:29</a></div></div>
<div class="ttc" id="boards_2f4vi1_2include_2periph__conf_8h_html_a2cad8e54e6cdecca5c8a58a411ef5a93"><div class="ttname"><a href="boards_2f4vi1_2include_2periph__conf_8h.html#a2cad8e54e6cdecca5c8a58a411ef5a93">CLOCK_APB1_DIV</a></div><div class="ttdeci">#define CLOCK_APB1_DIV</div><div class="ttdef"><b>Definition:</b> <a href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00044">periph_conf.h:44</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga87389cacb2eaf53730da13a2a33cd487"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a></div><div class="ttdeci">#define RCC_CFGR_SW_PLL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02796">stm32f030x8.h:2796</a></div></div>
<div class="ttc" id="boards_2f4vi1_2include_2periph__conf_8h_html_a25567390a2e71de9019f56ac31cebc2a"><div class="ttname"><a href="boards_2f4vi1_2include_2periph__conf_8h.html#a25567390a2e71de9019f56ac31cebc2a">CLOCK_FLASH_LATENCY</a></div><div class="ttdeci">#define CLOCK_FLASH_LATENCY</div><div class="ttdef"><b>Definition:</b> <a href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00045">periph_conf.h:45</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga546495f69f570cb4b81d4a59054c7ed1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLQ</div><div class="ttdef"><b>Definition:</b> <a href="stm32f205xx_8h_source.html#l04626">stm32f205xx.h:4626</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02801">stm32f030x8.h:2801</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2fdba9682ff474255248f84e6851932a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2fdba9682ff474255248f84e6851932a">RCC_CFGR_MCO2_1</a></div><div class="ttdeci">#define RCC_CFGR_MCO2_1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f205xx_8h_source.html#l04719">stm32f205xx.h:4719</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafa12d7ac6a7f0f91d066aeb2c6071888"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a></div><div class="ttdeci">#define RCC_CR_PLLRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02784">stm32f030x8.h:2784</a></div></div>
<div class="ttc" id="stm32f2_2cpu_8c_html_aa8b3bbde095d6d66423e24ff40fc4269"><div class="ttname"><a href="stm32f2_2cpu_8c.html#aa8b3bbde095d6d66423e24ff40fc4269">RCC_PLL_SOURCE</a></div><div class="ttdeci">#define RCC_PLL_SOURCE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f2_2cpu_8c_source.html#l00031">cpu.c:31</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5a9a5cc3aa05dc62264addab1008c896"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5a9a5cc3aa05dc62264addab1008c896">FLASH_ACR_DCEN</a></div><div class="ttdeci">#define FLASH_ACR_DCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f205xx_8h_source.html#l03189">stm32f205xx.h:3189</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02781">stm32f030x8.h:2781</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:56:58 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
