#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 18 17:49:11 2019
# Process ID: 17498
# Current directory: /home/mateus/ufc/FPGA_Projets/FPGA_Projets/add_16bit/add_16bit.runs/synth_1
# Command line: vivado -log add_16bit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source add_16bit.tcl
# Log file: /home/mateus/ufc/FPGA_Projets/FPGA_Projets/add_16bit/add_16bit.runs/synth_1/add_16bit.vds
# Journal file: /home/mateus/ufc/FPGA_Projets/FPGA_Projets/add_16bit/add_16bit.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source add_16bit.tcl -notrace
