<p align="center">
  <img src="https://raw.githubusercontent.com/abhishekpatel9370/abhishekpatel9370/main/Create%20a%20GitHub%20prof.png" alt="Banner" />
</p>




<h1 align="center">ðŸ‘‹ Hi, Iâ€™m Abhisek Patel</h1>

<p align="center">
  ðŸŽ“ Final Year B.Tech in <b>Electronics and Computer Engineering</b> at Shri Ramdeobaba College of Engineering and Management (Nagpur, India) <br>
  ðŸ’¡ Passionate about <b>VLSI Design, FPGA Development, and Verification</b> <br>
  ðŸ›  Skilled in <b>SystemVerilog, C++ and Digital Design</b> <br>
  ðŸŒ± Currently working on <b>OOP-based SystemVerilog Testbenches</b> <br>
  ðŸš€ Open to internships and collaborative projects
</p>

---

## ðŸ›  Tech Stack
- **Languages:** SystemVerilog, C++, Python  
- **Specialization:** Digital Design, Verification, FPGA  
- **Tools:** ModelSim, Vivado, EDA Playground  

---

## ðŸ“¬ Contact
- **Email:** abhishekpatel9370@gmail.com 
- **LinkedIn:** https://www.linkedin.com/in/abhishek-patel-6b5428266/
  
---

