Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 16 19:41:40 2023
| Host         : LAPTOP-8KCDPL3U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_test_timing_summary_routed.rpt -pb top_level_test_timing_summary_routed.pb -rpx top_level_test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_test
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.058        0.000                      0                 3398        0.060        0.000                      0                 3398        8.750        0.000                       0                   574  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.058        0.000                      0                 3398        0.060        0.000                      0                 3398        8.750        0.000                       0                   574  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 index_2_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.521ns  (logic 6.090ns (39.237%)  route 9.431ns (60.763%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 24.853 - 20.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.549     5.070    i_clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  index_2_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.419     5.489 r  index_2_2_reg[0]/Q
                         net (fo=64, routed)          1.545     7.034    w_r_mem/r_mem_reg_r3_192_255_0_2/ADDRC0
    SLICE_X14Y15         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     7.333 r  w_r_mem/r_mem_reg_r3_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.806     8.139    w_r_mem/r_mem_reg_r3_192_255_0_2_n_2
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  w_r_mem/o_data[7]_i_193/O
                         net (fo=6, routed)           1.055     9.318    w_r_mem/o_data[7]_i_193_n_0
    SLICE_X7Y20          LUT3 (Prop_lut3_I2_O)        0.153     9.471 r  w_r_mem/o_data[7]_i_159/O
                         net (fo=2, routed)           0.586    10.058    w_r_mem/o_data[7]_i_159_n_0
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.327    10.385 r  w_r_mem/o_data[7]_i_163/O
                         net (fo=1, routed)           0.000    10.385    w_r_mem/o_data[7]_i_163_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.786 r  w_r_mem/o_data_reg[7]_i_122/CO[3]
                         net (fo=1, routed)           0.000    10.786    w_r_mem/o_data_reg[7]_i_122_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.009 r  w_r_mem/o_data_reg[7]_i_111/O[0]
                         net (fo=2, routed)           0.723    11.732    w_r_mem/o_data_reg[7]_i_111_n_7
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.293    12.025 r  w_r_mem/o_data[7]_i_68/O
                         net (fo=2, routed)           0.469    12.494    w_r_mem/o_data[7]_i_68_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I4_O)        0.326    12.820 r  w_r_mem/o_data[7]_i_72/O
                         net (fo=1, routed)           0.000    12.820    w_r_mem/o_data[7]_i_72_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.400 r  w_r_mem/o_data_reg[7]_i_33/O[2]
                         net (fo=2, routed)           0.636    14.036    w_r_mem/o_data_reg[7]_i_33_n_5
    SLICE_X4Y22          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.652 r  w_r_mem/o_data_reg[7]_i_14/O[3]
                         net (fo=6, routed)           1.150    15.801    w_r_mem/o_data_reg[7]_i_14_n_4
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.334    16.135 r  w_r_mem/i__carry_i_23/O
                         net (fo=1, routed)           0.571    16.706    w_r_mem/i__carry_i_23_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.326    17.032 r  w_r_mem/i__carry_i_12/O
                         net (fo=1, routed)           0.000    17.032    w_r_mem/i__carry_i_12_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.579 f  w_r_mem/i__carry_i_5/O[2]
                         net (fo=2, routed)           0.760    18.339    w_r_mem/i__carry_i_5_n_5
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.302    18.641 r  w_r_mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.641    w_r_mem/i__carry_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.132 r  w_r_mem/_inferred__10/i__carry/CO[1]
                         net (fo=1, routed)           0.412    19.544    w_r_mem/_inferred__10/i__carry_n_2
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.329    19.873 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.718    20.591    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X3Y16          FDSE                                         r  w_r_mem/o_data_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.512    24.853    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X3Y16          FDSE                                         r  w_r_mem/o_data_reg[0]/C
                         clock pessimism              0.260    25.113    
                         clock uncertainty           -0.035    25.078    
    SLICE_X3Y16          FDSE (Setup_fdse_C_S)       -0.429    24.649    w_r_mem/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         24.649    
                         arrival time                         -20.591    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 index_2_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[0]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.521ns  (logic 6.090ns (39.237%)  route 9.431ns (60.763%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 24.853 - 20.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.549     5.070    i_clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  index_2_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.419     5.489 r  index_2_2_reg[0]/Q
                         net (fo=64, routed)          1.545     7.034    w_r_mem/r_mem_reg_r3_192_255_0_2/ADDRC0
    SLICE_X14Y15         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     7.333 r  w_r_mem/r_mem_reg_r3_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.806     8.139    w_r_mem/r_mem_reg_r3_192_255_0_2_n_2
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  w_r_mem/o_data[7]_i_193/O
                         net (fo=6, routed)           1.055     9.318    w_r_mem/o_data[7]_i_193_n_0
    SLICE_X7Y20          LUT3 (Prop_lut3_I2_O)        0.153     9.471 r  w_r_mem/o_data[7]_i_159/O
                         net (fo=2, routed)           0.586    10.058    w_r_mem/o_data[7]_i_159_n_0
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.327    10.385 r  w_r_mem/o_data[7]_i_163/O
                         net (fo=1, routed)           0.000    10.385    w_r_mem/o_data[7]_i_163_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.786 r  w_r_mem/o_data_reg[7]_i_122/CO[3]
                         net (fo=1, routed)           0.000    10.786    w_r_mem/o_data_reg[7]_i_122_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.009 r  w_r_mem/o_data_reg[7]_i_111/O[0]
                         net (fo=2, routed)           0.723    11.732    w_r_mem/o_data_reg[7]_i_111_n_7
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.293    12.025 r  w_r_mem/o_data[7]_i_68/O
                         net (fo=2, routed)           0.469    12.494    w_r_mem/o_data[7]_i_68_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I4_O)        0.326    12.820 r  w_r_mem/o_data[7]_i_72/O
                         net (fo=1, routed)           0.000    12.820    w_r_mem/o_data[7]_i_72_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.400 r  w_r_mem/o_data_reg[7]_i_33/O[2]
                         net (fo=2, routed)           0.636    14.036    w_r_mem/o_data_reg[7]_i_33_n_5
    SLICE_X4Y22          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.652 r  w_r_mem/o_data_reg[7]_i_14/O[3]
                         net (fo=6, routed)           1.150    15.801    w_r_mem/o_data_reg[7]_i_14_n_4
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.334    16.135 r  w_r_mem/i__carry_i_23/O
                         net (fo=1, routed)           0.571    16.706    w_r_mem/i__carry_i_23_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.326    17.032 r  w_r_mem/i__carry_i_12/O
                         net (fo=1, routed)           0.000    17.032    w_r_mem/i__carry_i_12_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.579 f  w_r_mem/i__carry_i_5/O[2]
                         net (fo=2, routed)           0.760    18.339    w_r_mem/i__carry_i_5_n_5
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.302    18.641 r  w_r_mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.641    w_r_mem/i__carry_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.132 r  w_r_mem/_inferred__10/i__carry/CO[1]
                         net (fo=1, routed)           0.412    19.544    w_r_mem/_inferred__10/i__carry_n_2
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.329    19.873 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.718    20.591    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X3Y16          FDSE                                         r  w_r_mem/o_data_reg[0]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.512    24.853    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X3Y16          FDSE                                         r  w_r_mem/o_data_reg[0]_lopt_replica/C
                         clock pessimism              0.260    25.113    
                         clock uncertainty           -0.035    25.078    
    SLICE_X3Y16          FDSE (Setup_fdse_C_S)       -0.429    24.649    w_r_mem/o_data_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         24.649    
                         arrival time                         -20.591    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 index_2_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.462ns  (logic 6.090ns (39.387%)  route 9.372ns (60.613%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 24.851 - 20.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.549     5.070    i_clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  index_2_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.419     5.489 r  index_2_2_reg[0]/Q
                         net (fo=64, routed)          1.545     7.034    w_r_mem/r_mem_reg_r3_192_255_0_2/ADDRC0
    SLICE_X14Y15         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     7.333 r  w_r_mem/r_mem_reg_r3_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.806     8.139    w_r_mem/r_mem_reg_r3_192_255_0_2_n_2
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  w_r_mem/o_data[7]_i_193/O
                         net (fo=6, routed)           1.055     9.318    w_r_mem/o_data[7]_i_193_n_0
    SLICE_X7Y20          LUT3 (Prop_lut3_I2_O)        0.153     9.471 r  w_r_mem/o_data[7]_i_159/O
                         net (fo=2, routed)           0.586    10.058    w_r_mem/o_data[7]_i_159_n_0
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.327    10.385 r  w_r_mem/o_data[7]_i_163/O
                         net (fo=1, routed)           0.000    10.385    w_r_mem/o_data[7]_i_163_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.786 r  w_r_mem/o_data_reg[7]_i_122/CO[3]
                         net (fo=1, routed)           0.000    10.786    w_r_mem/o_data_reg[7]_i_122_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.009 r  w_r_mem/o_data_reg[7]_i_111/O[0]
                         net (fo=2, routed)           0.723    11.732    w_r_mem/o_data_reg[7]_i_111_n_7
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.293    12.025 r  w_r_mem/o_data[7]_i_68/O
                         net (fo=2, routed)           0.469    12.494    w_r_mem/o_data[7]_i_68_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I4_O)        0.326    12.820 r  w_r_mem/o_data[7]_i_72/O
                         net (fo=1, routed)           0.000    12.820    w_r_mem/o_data[7]_i_72_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.400 r  w_r_mem/o_data_reg[7]_i_33/O[2]
                         net (fo=2, routed)           0.636    14.036    w_r_mem/o_data_reg[7]_i_33_n_5
    SLICE_X4Y22          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.652 r  w_r_mem/o_data_reg[7]_i_14/O[3]
                         net (fo=6, routed)           1.150    15.801    w_r_mem/o_data_reg[7]_i_14_n_4
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.334    16.135 r  w_r_mem/i__carry_i_23/O
                         net (fo=1, routed)           0.571    16.706    w_r_mem/i__carry_i_23_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.326    17.032 r  w_r_mem/i__carry_i_12/O
                         net (fo=1, routed)           0.000    17.032    w_r_mem/i__carry_i_12_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.579 f  w_r_mem/i__carry_i_5/O[2]
                         net (fo=2, routed)           0.760    18.339    w_r_mem/i__carry_i_5_n_5
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.302    18.641 r  w_r_mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.641    w_r_mem/i__carry_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.132 r  w_r_mem/_inferred__10/i__carry/CO[1]
                         net (fo=1, routed)           0.412    19.544    w_r_mem/_inferred__10/i__carry_n_2
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.329    19.873 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.659    20.532    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X4Y16          FDSE                                         r  w_r_mem/o_data_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.510    24.851    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X4Y16          FDSE                                         r  w_r_mem/o_data_reg[1]/C
                         clock pessimism              0.260    25.111    
                         clock uncertainty           -0.035    25.076    
    SLICE_X4Y16          FDSE (Setup_fdse_C_S)       -0.429    24.647    w_r_mem/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         24.647    
                         arrival time                         -20.532    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 index_2_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.462ns  (logic 6.090ns (39.387%)  route 9.372ns (60.613%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 24.851 - 20.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.549     5.070    i_clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  index_2_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.419     5.489 r  index_2_2_reg[0]/Q
                         net (fo=64, routed)          1.545     7.034    w_r_mem/r_mem_reg_r3_192_255_0_2/ADDRC0
    SLICE_X14Y15         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     7.333 r  w_r_mem/r_mem_reg_r3_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.806     8.139    w_r_mem/r_mem_reg_r3_192_255_0_2_n_2
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  w_r_mem/o_data[7]_i_193/O
                         net (fo=6, routed)           1.055     9.318    w_r_mem/o_data[7]_i_193_n_0
    SLICE_X7Y20          LUT3 (Prop_lut3_I2_O)        0.153     9.471 r  w_r_mem/o_data[7]_i_159/O
                         net (fo=2, routed)           0.586    10.058    w_r_mem/o_data[7]_i_159_n_0
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.327    10.385 r  w_r_mem/o_data[7]_i_163/O
                         net (fo=1, routed)           0.000    10.385    w_r_mem/o_data[7]_i_163_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.786 r  w_r_mem/o_data_reg[7]_i_122/CO[3]
                         net (fo=1, routed)           0.000    10.786    w_r_mem/o_data_reg[7]_i_122_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.009 r  w_r_mem/o_data_reg[7]_i_111/O[0]
                         net (fo=2, routed)           0.723    11.732    w_r_mem/o_data_reg[7]_i_111_n_7
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.293    12.025 r  w_r_mem/o_data[7]_i_68/O
                         net (fo=2, routed)           0.469    12.494    w_r_mem/o_data[7]_i_68_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I4_O)        0.326    12.820 r  w_r_mem/o_data[7]_i_72/O
                         net (fo=1, routed)           0.000    12.820    w_r_mem/o_data[7]_i_72_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.400 r  w_r_mem/o_data_reg[7]_i_33/O[2]
                         net (fo=2, routed)           0.636    14.036    w_r_mem/o_data_reg[7]_i_33_n_5
    SLICE_X4Y22          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.652 r  w_r_mem/o_data_reg[7]_i_14/O[3]
                         net (fo=6, routed)           1.150    15.801    w_r_mem/o_data_reg[7]_i_14_n_4
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.334    16.135 r  w_r_mem/i__carry_i_23/O
                         net (fo=1, routed)           0.571    16.706    w_r_mem/i__carry_i_23_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.326    17.032 r  w_r_mem/i__carry_i_12/O
                         net (fo=1, routed)           0.000    17.032    w_r_mem/i__carry_i_12_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.579 f  w_r_mem/i__carry_i_5/O[2]
                         net (fo=2, routed)           0.760    18.339    w_r_mem/i__carry_i_5_n_5
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.302    18.641 r  w_r_mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.641    w_r_mem/i__carry_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.132 r  w_r_mem/_inferred__10/i__carry/CO[1]
                         net (fo=1, routed)           0.412    19.544    w_r_mem/_inferred__10/i__carry_n_2
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.329    19.873 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.659    20.532    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X4Y16          FDSE                                         r  w_r_mem/o_data_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.510    24.851    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X4Y16          FDSE                                         r  w_r_mem/o_data_reg[2]/C
                         clock pessimism              0.260    25.111    
                         clock uncertainty           -0.035    25.076    
    SLICE_X4Y16          FDSE (Setup_fdse_C_S)       -0.429    24.647    w_r_mem/o_data_reg[2]
  -------------------------------------------------------------------
                         required time                         24.647    
                         arrival time                         -20.532    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 index_2_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.462ns  (logic 6.090ns (39.387%)  route 9.372ns (60.613%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 24.851 - 20.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.549     5.070    i_clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  index_2_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.419     5.489 r  index_2_2_reg[0]/Q
                         net (fo=64, routed)          1.545     7.034    w_r_mem/r_mem_reg_r3_192_255_0_2/ADDRC0
    SLICE_X14Y15         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     7.333 r  w_r_mem/r_mem_reg_r3_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.806     8.139    w_r_mem/r_mem_reg_r3_192_255_0_2_n_2
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  w_r_mem/o_data[7]_i_193/O
                         net (fo=6, routed)           1.055     9.318    w_r_mem/o_data[7]_i_193_n_0
    SLICE_X7Y20          LUT3 (Prop_lut3_I2_O)        0.153     9.471 r  w_r_mem/o_data[7]_i_159/O
                         net (fo=2, routed)           0.586    10.058    w_r_mem/o_data[7]_i_159_n_0
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.327    10.385 r  w_r_mem/o_data[7]_i_163/O
                         net (fo=1, routed)           0.000    10.385    w_r_mem/o_data[7]_i_163_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.786 r  w_r_mem/o_data_reg[7]_i_122/CO[3]
                         net (fo=1, routed)           0.000    10.786    w_r_mem/o_data_reg[7]_i_122_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.009 r  w_r_mem/o_data_reg[7]_i_111/O[0]
                         net (fo=2, routed)           0.723    11.732    w_r_mem/o_data_reg[7]_i_111_n_7
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.293    12.025 r  w_r_mem/o_data[7]_i_68/O
                         net (fo=2, routed)           0.469    12.494    w_r_mem/o_data[7]_i_68_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I4_O)        0.326    12.820 r  w_r_mem/o_data[7]_i_72/O
                         net (fo=1, routed)           0.000    12.820    w_r_mem/o_data[7]_i_72_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.400 r  w_r_mem/o_data_reg[7]_i_33/O[2]
                         net (fo=2, routed)           0.636    14.036    w_r_mem/o_data_reg[7]_i_33_n_5
    SLICE_X4Y22          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.652 r  w_r_mem/o_data_reg[7]_i_14/O[3]
                         net (fo=6, routed)           1.150    15.801    w_r_mem/o_data_reg[7]_i_14_n_4
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.334    16.135 r  w_r_mem/i__carry_i_23/O
                         net (fo=1, routed)           0.571    16.706    w_r_mem/i__carry_i_23_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.326    17.032 r  w_r_mem/i__carry_i_12/O
                         net (fo=1, routed)           0.000    17.032    w_r_mem/i__carry_i_12_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.579 f  w_r_mem/i__carry_i_5/O[2]
                         net (fo=2, routed)           0.760    18.339    w_r_mem/i__carry_i_5_n_5
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.302    18.641 r  w_r_mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.641    w_r_mem/i__carry_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.132 r  w_r_mem/_inferred__10/i__carry/CO[1]
                         net (fo=1, routed)           0.412    19.544    w_r_mem/_inferred__10/i__carry_n_2
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.329    19.873 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.659    20.532    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X4Y16          FDSE                                         r  w_r_mem/o_data_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.510    24.851    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X4Y16          FDSE                                         r  w_r_mem/o_data_reg[3]/C
                         clock pessimism              0.260    25.111    
                         clock uncertainty           -0.035    25.076    
    SLICE_X4Y16          FDSE (Setup_fdse_C_S)       -0.429    24.647    w_r_mem/o_data_reg[3]
  -------------------------------------------------------------------
                         required time                         24.647    
                         arrival time                         -20.532    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 index_2_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[4]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.461ns  (logic 6.090ns (39.389%)  route 9.371ns (60.611%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 24.852 - 20.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.549     5.070    i_clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  index_2_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.419     5.489 r  index_2_2_reg[0]/Q
                         net (fo=64, routed)          1.545     7.034    w_r_mem/r_mem_reg_r3_192_255_0_2/ADDRC0
    SLICE_X14Y15         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     7.333 r  w_r_mem/r_mem_reg_r3_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.806     8.139    w_r_mem/r_mem_reg_r3_192_255_0_2_n_2
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  w_r_mem/o_data[7]_i_193/O
                         net (fo=6, routed)           1.055     9.318    w_r_mem/o_data[7]_i_193_n_0
    SLICE_X7Y20          LUT3 (Prop_lut3_I2_O)        0.153     9.471 r  w_r_mem/o_data[7]_i_159/O
                         net (fo=2, routed)           0.586    10.058    w_r_mem/o_data[7]_i_159_n_0
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.327    10.385 r  w_r_mem/o_data[7]_i_163/O
                         net (fo=1, routed)           0.000    10.385    w_r_mem/o_data[7]_i_163_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.786 r  w_r_mem/o_data_reg[7]_i_122/CO[3]
                         net (fo=1, routed)           0.000    10.786    w_r_mem/o_data_reg[7]_i_122_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.009 r  w_r_mem/o_data_reg[7]_i_111/O[0]
                         net (fo=2, routed)           0.723    11.732    w_r_mem/o_data_reg[7]_i_111_n_7
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.293    12.025 r  w_r_mem/o_data[7]_i_68/O
                         net (fo=2, routed)           0.469    12.494    w_r_mem/o_data[7]_i_68_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I4_O)        0.326    12.820 r  w_r_mem/o_data[7]_i_72/O
                         net (fo=1, routed)           0.000    12.820    w_r_mem/o_data[7]_i_72_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.400 r  w_r_mem/o_data_reg[7]_i_33/O[2]
                         net (fo=2, routed)           0.636    14.036    w_r_mem/o_data_reg[7]_i_33_n_5
    SLICE_X4Y22          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.652 r  w_r_mem/o_data_reg[7]_i_14/O[3]
                         net (fo=6, routed)           1.150    15.801    w_r_mem/o_data_reg[7]_i_14_n_4
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.334    16.135 r  w_r_mem/i__carry_i_23/O
                         net (fo=1, routed)           0.571    16.706    w_r_mem/i__carry_i_23_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.326    17.032 r  w_r_mem/i__carry_i_12/O
                         net (fo=1, routed)           0.000    17.032    w_r_mem/i__carry_i_12_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.579 f  w_r_mem/i__carry_i_5/O[2]
                         net (fo=2, routed)           0.760    18.339    w_r_mem/i__carry_i_5_n_5
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.302    18.641 r  w_r_mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.641    w_r_mem/i__carry_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.132 r  w_r_mem/_inferred__10/i__carry/CO[1]
                         net (fo=1, routed)           0.412    19.544    w_r_mem/_inferred__10/i__carry_n_2
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.329    19.873 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.658    20.531    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X0Y17          FDSE                                         r  w_r_mem/o_data_reg[4]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.511    24.852    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X0Y17          FDSE                                         r  w_r_mem/o_data_reg[4]_lopt_replica/C
                         clock pessimism              0.260    25.112    
                         clock uncertainty           -0.035    25.077    
    SLICE_X0Y17          FDSE (Setup_fdse_C_S)       -0.429    24.648    w_r_mem/o_data_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         24.648    
                         arrival time                         -20.531    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 index_2_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[5]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.461ns  (logic 6.090ns (39.389%)  route 9.371ns (60.611%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 24.852 - 20.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.549     5.070    i_clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  index_2_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.419     5.489 r  index_2_2_reg[0]/Q
                         net (fo=64, routed)          1.545     7.034    w_r_mem/r_mem_reg_r3_192_255_0_2/ADDRC0
    SLICE_X14Y15         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     7.333 r  w_r_mem/r_mem_reg_r3_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.806     8.139    w_r_mem/r_mem_reg_r3_192_255_0_2_n_2
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  w_r_mem/o_data[7]_i_193/O
                         net (fo=6, routed)           1.055     9.318    w_r_mem/o_data[7]_i_193_n_0
    SLICE_X7Y20          LUT3 (Prop_lut3_I2_O)        0.153     9.471 r  w_r_mem/o_data[7]_i_159/O
                         net (fo=2, routed)           0.586    10.058    w_r_mem/o_data[7]_i_159_n_0
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.327    10.385 r  w_r_mem/o_data[7]_i_163/O
                         net (fo=1, routed)           0.000    10.385    w_r_mem/o_data[7]_i_163_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.786 r  w_r_mem/o_data_reg[7]_i_122/CO[3]
                         net (fo=1, routed)           0.000    10.786    w_r_mem/o_data_reg[7]_i_122_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.009 r  w_r_mem/o_data_reg[7]_i_111/O[0]
                         net (fo=2, routed)           0.723    11.732    w_r_mem/o_data_reg[7]_i_111_n_7
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.293    12.025 r  w_r_mem/o_data[7]_i_68/O
                         net (fo=2, routed)           0.469    12.494    w_r_mem/o_data[7]_i_68_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I4_O)        0.326    12.820 r  w_r_mem/o_data[7]_i_72/O
                         net (fo=1, routed)           0.000    12.820    w_r_mem/o_data[7]_i_72_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.400 r  w_r_mem/o_data_reg[7]_i_33/O[2]
                         net (fo=2, routed)           0.636    14.036    w_r_mem/o_data_reg[7]_i_33_n_5
    SLICE_X4Y22          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.652 r  w_r_mem/o_data_reg[7]_i_14/O[3]
                         net (fo=6, routed)           1.150    15.801    w_r_mem/o_data_reg[7]_i_14_n_4
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.334    16.135 r  w_r_mem/i__carry_i_23/O
                         net (fo=1, routed)           0.571    16.706    w_r_mem/i__carry_i_23_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.326    17.032 r  w_r_mem/i__carry_i_12/O
                         net (fo=1, routed)           0.000    17.032    w_r_mem/i__carry_i_12_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.579 f  w_r_mem/i__carry_i_5/O[2]
                         net (fo=2, routed)           0.760    18.339    w_r_mem/i__carry_i_5_n_5
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.302    18.641 r  w_r_mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.641    w_r_mem/i__carry_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.132 r  w_r_mem/_inferred__10/i__carry/CO[1]
                         net (fo=1, routed)           0.412    19.544    w_r_mem/_inferred__10/i__carry_n_2
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.329    19.873 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.658    20.531    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X0Y17          FDSE                                         r  w_r_mem/o_data_reg[5]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.511    24.852    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X0Y17          FDSE                                         r  w_r_mem/o_data_reg[5]_lopt_replica/C
                         clock pessimism              0.260    25.112    
                         clock uncertainty           -0.035    25.077    
    SLICE_X0Y17          FDSE (Setup_fdse_C_S)       -0.429    24.648    w_r_mem/o_data_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         24.648    
                         arrival time                         -20.531    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 index_2_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[6]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.461ns  (logic 6.090ns (39.389%)  route 9.371ns (60.611%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 24.852 - 20.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.549     5.070    i_clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  index_2_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.419     5.489 r  index_2_2_reg[0]/Q
                         net (fo=64, routed)          1.545     7.034    w_r_mem/r_mem_reg_r3_192_255_0_2/ADDRC0
    SLICE_X14Y15         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     7.333 r  w_r_mem/r_mem_reg_r3_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.806     8.139    w_r_mem/r_mem_reg_r3_192_255_0_2_n_2
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  w_r_mem/o_data[7]_i_193/O
                         net (fo=6, routed)           1.055     9.318    w_r_mem/o_data[7]_i_193_n_0
    SLICE_X7Y20          LUT3 (Prop_lut3_I2_O)        0.153     9.471 r  w_r_mem/o_data[7]_i_159/O
                         net (fo=2, routed)           0.586    10.058    w_r_mem/o_data[7]_i_159_n_0
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.327    10.385 r  w_r_mem/o_data[7]_i_163/O
                         net (fo=1, routed)           0.000    10.385    w_r_mem/o_data[7]_i_163_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.786 r  w_r_mem/o_data_reg[7]_i_122/CO[3]
                         net (fo=1, routed)           0.000    10.786    w_r_mem/o_data_reg[7]_i_122_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.009 r  w_r_mem/o_data_reg[7]_i_111/O[0]
                         net (fo=2, routed)           0.723    11.732    w_r_mem/o_data_reg[7]_i_111_n_7
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.293    12.025 r  w_r_mem/o_data[7]_i_68/O
                         net (fo=2, routed)           0.469    12.494    w_r_mem/o_data[7]_i_68_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I4_O)        0.326    12.820 r  w_r_mem/o_data[7]_i_72/O
                         net (fo=1, routed)           0.000    12.820    w_r_mem/o_data[7]_i_72_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.400 r  w_r_mem/o_data_reg[7]_i_33/O[2]
                         net (fo=2, routed)           0.636    14.036    w_r_mem/o_data_reg[7]_i_33_n_5
    SLICE_X4Y22          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.652 r  w_r_mem/o_data_reg[7]_i_14/O[3]
                         net (fo=6, routed)           1.150    15.801    w_r_mem/o_data_reg[7]_i_14_n_4
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.334    16.135 r  w_r_mem/i__carry_i_23/O
                         net (fo=1, routed)           0.571    16.706    w_r_mem/i__carry_i_23_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.326    17.032 r  w_r_mem/i__carry_i_12/O
                         net (fo=1, routed)           0.000    17.032    w_r_mem/i__carry_i_12_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.579 f  w_r_mem/i__carry_i_5/O[2]
                         net (fo=2, routed)           0.760    18.339    w_r_mem/i__carry_i_5_n_5
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.302    18.641 r  w_r_mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.641    w_r_mem/i__carry_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.132 r  w_r_mem/_inferred__10/i__carry/CO[1]
                         net (fo=1, routed)           0.412    19.544    w_r_mem/_inferred__10/i__carry_n_2
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.329    19.873 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.658    20.531    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X0Y17          FDSE                                         r  w_r_mem/o_data_reg[6]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.511    24.852    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X0Y17          FDSE                                         r  w_r_mem/o_data_reg[6]_lopt_replica/C
                         clock pessimism              0.260    25.112    
                         clock uncertainty           -0.035    25.077    
    SLICE_X0Y17          FDSE (Setup_fdse_C_S)       -0.429    24.648    w_r_mem/o_data_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         24.648    
                         arrival time                         -20.531    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 index_2_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[7]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.461ns  (logic 6.090ns (39.389%)  route 9.371ns (60.611%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 24.852 - 20.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.549     5.070    i_clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  index_2_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.419     5.489 r  index_2_2_reg[0]/Q
                         net (fo=64, routed)          1.545     7.034    w_r_mem/r_mem_reg_r3_192_255_0_2/ADDRC0
    SLICE_X14Y15         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     7.333 r  w_r_mem/r_mem_reg_r3_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.806     8.139    w_r_mem/r_mem_reg_r3_192_255_0_2_n_2
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  w_r_mem/o_data[7]_i_193/O
                         net (fo=6, routed)           1.055     9.318    w_r_mem/o_data[7]_i_193_n_0
    SLICE_X7Y20          LUT3 (Prop_lut3_I2_O)        0.153     9.471 r  w_r_mem/o_data[7]_i_159/O
                         net (fo=2, routed)           0.586    10.058    w_r_mem/o_data[7]_i_159_n_0
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.327    10.385 r  w_r_mem/o_data[7]_i_163/O
                         net (fo=1, routed)           0.000    10.385    w_r_mem/o_data[7]_i_163_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.786 r  w_r_mem/o_data_reg[7]_i_122/CO[3]
                         net (fo=1, routed)           0.000    10.786    w_r_mem/o_data_reg[7]_i_122_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.009 r  w_r_mem/o_data_reg[7]_i_111/O[0]
                         net (fo=2, routed)           0.723    11.732    w_r_mem/o_data_reg[7]_i_111_n_7
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.293    12.025 r  w_r_mem/o_data[7]_i_68/O
                         net (fo=2, routed)           0.469    12.494    w_r_mem/o_data[7]_i_68_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I4_O)        0.326    12.820 r  w_r_mem/o_data[7]_i_72/O
                         net (fo=1, routed)           0.000    12.820    w_r_mem/o_data[7]_i_72_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.400 r  w_r_mem/o_data_reg[7]_i_33/O[2]
                         net (fo=2, routed)           0.636    14.036    w_r_mem/o_data_reg[7]_i_33_n_5
    SLICE_X4Y22          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.652 r  w_r_mem/o_data_reg[7]_i_14/O[3]
                         net (fo=6, routed)           1.150    15.801    w_r_mem/o_data_reg[7]_i_14_n_4
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.334    16.135 r  w_r_mem/i__carry_i_23/O
                         net (fo=1, routed)           0.571    16.706    w_r_mem/i__carry_i_23_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.326    17.032 r  w_r_mem/i__carry_i_12/O
                         net (fo=1, routed)           0.000    17.032    w_r_mem/i__carry_i_12_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.579 f  w_r_mem/i__carry_i_5/O[2]
                         net (fo=2, routed)           0.760    18.339    w_r_mem/i__carry_i_5_n_5
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.302    18.641 r  w_r_mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.641    w_r_mem/i__carry_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.132 r  w_r_mem/_inferred__10/i__carry/CO[1]
                         net (fo=1, routed)           0.412    19.544    w_r_mem/_inferred__10/i__carry_n_2
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.329    19.873 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.658    20.531    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X0Y17          FDSE                                         r  w_r_mem/o_data_reg[7]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.511    24.852    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X0Y17          FDSE                                         r  w_r_mem/o_data_reg[7]_lopt_replica/C
                         clock pessimism              0.260    25.112    
                         clock uncertainty           -0.035    25.077    
    SLICE_X0Y17          FDSE (Setup_fdse_C_S)       -0.429    24.648    w_r_mem/o_data_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         24.648    
                         arrival time                         -20.531    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 index_2_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[3]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.457ns  (logic 6.090ns (39.400%)  route 9.367ns (60.600%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 24.852 - 20.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.549     5.070    i_clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  index_2_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.419     5.489 r  index_2_2_reg[0]/Q
                         net (fo=64, routed)          1.545     7.034    w_r_mem/r_mem_reg_r3_192_255_0_2/ADDRC0
    SLICE_X14Y15         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     7.333 r  w_r_mem/r_mem_reg_r3_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.806     8.139    w_r_mem/r_mem_reg_r3_192_255_0_2_n_2
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  w_r_mem/o_data[7]_i_193/O
                         net (fo=6, routed)           1.055     9.318    w_r_mem/o_data[7]_i_193_n_0
    SLICE_X7Y20          LUT3 (Prop_lut3_I2_O)        0.153     9.471 r  w_r_mem/o_data[7]_i_159/O
                         net (fo=2, routed)           0.586    10.058    w_r_mem/o_data[7]_i_159_n_0
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.327    10.385 r  w_r_mem/o_data[7]_i_163/O
                         net (fo=1, routed)           0.000    10.385    w_r_mem/o_data[7]_i_163_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.786 r  w_r_mem/o_data_reg[7]_i_122/CO[3]
                         net (fo=1, routed)           0.000    10.786    w_r_mem/o_data_reg[7]_i_122_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.009 r  w_r_mem/o_data_reg[7]_i_111/O[0]
                         net (fo=2, routed)           0.723    11.732    w_r_mem/o_data_reg[7]_i_111_n_7
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.293    12.025 r  w_r_mem/o_data[7]_i_68/O
                         net (fo=2, routed)           0.469    12.494    w_r_mem/o_data[7]_i_68_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I4_O)        0.326    12.820 r  w_r_mem/o_data[7]_i_72/O
                         net (fo=1, routed)           0.000    12.820    w_r_mem/o_data[7]_i_72_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.400 r  w_r_mem/o_data_reg[7]_i_33/O[2]
                         net (fo=2, routed)           0.636    14.036    w_r_mem/o_data_reg[7]_i_33_n_5
    SLICE_X4Y22          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    14.652 r  w_r_mem/o_data_reg[7]_i_14/O[3]
                         net (fo=6, routed)           1.150    15.801    w_r_mem/o_data_reg[7]_i_14_n_4
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.334    16.135 r  w_r_mem/i__carry_i_23/O
                         net (fo=1, routed)           0.571    16.706    w_r_mem/i__carry_i_23_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.326    17.032 r  w_r_mem/i__carry_i_12/O
                         net (fo=1, routed)           0.000    17.032    w_r_mem/i__carry_i_12_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.579 f  w_r_mem/i__carry_i_5/O[2]
                         net (fo=2, routed)           0.760    18.339    w_r_mem/i__carry_i_5_n_5
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.302    18.641 r  w_r_mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.641    w_r_mem/i__carry_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.132 r  w_r_mem/_inferred__10/i__carry/CO[1]
                         net (fo=1, routed)           0.412    19.544    w_r_mem/_inferred__10/i__carry_n_2
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.329    19.873 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.654    20.527    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X1Y17          FDSE                                         r  w_r_mem/o_data_reg[3]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.511    24.852    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X1Y17          FDSE                                         r  w_r_mem/o_data_reg[3]_lopt_replica/C
                         clock pessimism              0.260    25.112    
                         clock uncertainty           -0.035    25.077    
    SLICE_X1Y17          FDSE (Setup_fdse_C_S)       -0.429    24.648    w_r_mem/o_data_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         24.648    
                         arrival time                         -20.527    
  -------------------------------------------------------------------
                         slack                                  4.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r4_192_255_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.587     1.470    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  w_r_mem/r_w_adr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  w_r_mem/r_w_adr_reg[0]/Q
                         net (fo=514, routed)         0.242     1.853    w_r_mem/r_mem_reg_r4_192_255_6_6/A0
    SLICE_X2Y30          RAMD64E                                      r  w_r_mem/r_mem_reg_r4_192_255_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.856     1.983    w_r_mem/r_mem_reg_r4_192_255_6_6/WCLK
    SLICE_X2Y30          RAMD64E                                      r  w_r_mem/r_mem_reg_r4_192_255_6_6/DP/CLK
                         clock pessimism             -0.500     1.483    
    SLICE_X2Y30          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.793    w_r_mem/r_mem_reg_r4_192_255_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r4_192_255_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.587     1.470    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  w_r_mem/r_w_adr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  w_r_mem/r_w_adr_reg[0]/Q
                         net (fo=514, routed)         0.242     1.853    w_r_mem/r_mem_reg_r4_192_255_6_6/A0
    SLICE_X2Y30          RAMD64E                                      r  w_r_mem/r_mem_reg_r4_192_255_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.856     1.983    w_r_mem/r_mem_reg_r4_192_255_6_6/WCLK
    SLICE_X2Y30          RAMD64E                                      r  w_r_mem/r_mem_reg_r4_192_255_6_6/SP/CLK
                         clock pessimism             -0.500     1.483    
    SLICE_X2Y30          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.793    w_r_mem/r_mem_reg_r4_192_255_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r4_192_255_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.587     1.470    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  w_r_mem/r_w_adr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  w_r_mem/r_w_adr_reg[0]/Q
                         net (fo=514, routed)         0.242     1.853    w_r_mem/r_mem_reg_r4_192_255_7_7/A0
    SLICE_X2Y30          RAMD64E                                      r  w_r_mem/r_mem_reg_r4_192_255_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.856     1.983    w_r_mem/r_mem_reg_r4_192_255_7_7/WCLK
    SLICE_X2Y30          RAMD64E                                      r  w_r_mem/r_mem_reg_r4_192_255_7_7/DP/CLK
                         clock pessimism             -0.500     1.483    
    SLICE_X2Y30          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.793    w_r_mem/r_mem_reg_r4_192_255_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r4_192_255_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.587     1.470    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  w_r_mem/r_w_adr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  w_r_mem/r_w_adr_reg[0]/Q
                         net (fo=514, routed)         0.242     1.853    w_r_mem/r_mem_reg_r4_192_255_7_7/A0
    SLICE_X2Y30          RAMD64E                                      r  w_r_mem/r_mem_reg_r4_192_255_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.856     1.983    w_r_mem/r_mem_reg_r4_192_255_7_7/WCLK
    SLICE_X2Y30          RAMD64E                                      r  w_r_mem/r_mem_reg_r4_192_255_7_7/SP/CLK
                         clock pessimism             -0.500     1.483    
    SLICE_X2Y30          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.793    w_r_mem/r_mem_reg_r4_192_255_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r4_192_255_6_6/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.588     1.471    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  w_r_mem/r_w_adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  w_r_mem/r_w_adr_reg[5]/Q
                         net (fo=514, routed)         0.118     1.730    w_r_mem/r_mem_reg_r4_192_255_6_6/A5
    SLICE_X2Y30          RAMD64E                                      r  w_r_mem/r_mem_reg_r4_192_255_6_6/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.856     1.983    w_r_mem/r_mem_reg_r4_192_255_6_6/WCLK
    SLICE_X2Y30          RAMD64E                                      r  w_r_mem/r_mem_reg_r4_192_255_6_6/DP/CLK
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y30          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.654    w_r_mem/r_mem_reg_r4_192_255_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r4_192_255_6_6/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.588     1.471    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  w_r_mem/r_w_adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  w_r_mem/r_w_adr_reg[5]/Q
                         net (fo=514, routed)         0.118     1.730    w_r_mem/r_mem_reg_r4_192_255_6_6/A5
    SLICE_X2Y30          RAMD64E                                      r  w_r_mem/r_mem_reg_r4_192_255_6_6/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.856     1.983    w_r_mem/r_mem_reg_r4_192_255_6_6/WCLK
    SLICE_X2Y30          RAMD64E                                      r  w_r_mem/r_mem_reg_r4_192_255_6_6/SP/CLK
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y30          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.654    w_r_mem/r_mem_reg_r4_192_255_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r4_192_255_7_7/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.588     1.471    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  w_r_mem/r_w_adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  w_r_mem/r_w_adr_reg[5]/Q
                         net (fo=514, routed)         0.118     1.730    w_r_mem/r_mem_reg_r4_192_255_7_7/A5
    SLICE_X2Y30          RAMD64E                                      r  w_r_mem/r_mem_reg_r4_192_255_7_7/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.856     1.983    w_r_mem/r_mem_reg_r4_192_255_7_7/WCLK
    SLICE_X2Y30          RAMD64E                                      r  w_r_mem/r_mem_reg_r4_192_255_7_7/DP/CLK
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y30          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.654    w_r_mem/r_mem_reg_r4_192_255_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r4_192_255_7_7/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.588     1.471    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  w_r_mem/r_w_adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  w_r_mem/r_w_adr_reg[5]/Q
                         net (fo=514, routed)         0.118     1.730    w_r_mem/r_mem_reg_r4_192_255_7_7/A5
    SLICE_X2Y30          RAMD64E                                      r  w_r_mem/r_mem_reg_r4_192_255_7_7/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.856     1.983    w_r_mem/r_mem_reg_r4_192_255_7_7/WCLK
    SLICE_X2Y30          RAMD64E                                      r  w_r_mem/r_mem_reg_r4_192_255_7_7/SP/CLK
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y30          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.654    w_r_mem/r_mem_reg_r4_192_255_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r4_64_127_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.307%)  route 0.227ns (61.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.587     1.470    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  w_r_mem/r_w_adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  w_r_mem/r_w_adr_reg[3]/Q
                         net (fo=514, routed)         0.227     1.838    w_r_mem/r_mem_reg_r4_64_127_6_6/A3
    SLICE_X2Y31          RAMD64E                                      r  w_r_mem/r_mem_reg_r4_64_127_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.857     1.984    w_r_mem/r_mem_reg_r4_64_127_6_6/WCLK
    SLICE_X2Y31          RAMD64E                                      r  w_r_mem/r_mem_reg_r4_64_127_6_6/DP/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y31          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.725    w_r_mem/r_mem_reg_r4_64_127_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r4_64_127_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.307%)  route 0.227ns (61.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.587     1.470    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  w_r_mem/r_w_adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  w_r_mem/r_w_adr_reg[3]/Q
                         net (fo=514, routed)         0.227     1.838    w_r_mem/r_mem_reg_r4_64_127_6_6/A3
    SLICE_X2Y31          RAMD64E                                      r  w_r_mem/r_mem_reg_r4_64_127_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.857     1.984    w_r_mem/r_mem_reg_r4_64_127_6_6/WCLK
    SLICE_X2Y31          RAMD64E                                      r  w_r_mem/r_mem_reg_r4_64_127_6_6/SP/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y31          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.725    w_r_mem/r_mem_reg_r4_64_127_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y30   UART_READ/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y30   UART_READ/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y30   UART_READ/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y13    data_count_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y13    data_count_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y13    data_count_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y14    data_count_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y14    data_count_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y14    data_count_reg[18]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X14Y27   w_r_mem/r_mem_reg_r2_64_127_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X14Y27   w_r_mem/r_mem_reg_r2_64_127_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y18   w_r_mem/r_mem_reg_r3_192_255_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y18   w_r_mem/r_mem_reg_r3_192_255_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y18   w_r_mem/r_mem_reg_r3_192_255_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X14Y17   w_r_mem/r_mem_reg_r3_64_127_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X14Y17   w_r_mem/r_mem_reg_r3_64_127_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y25    w_r_mem/r_mem_reg_r4_192_255_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y25    w_r_mem/r_mem_reg_r4_192_255_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y25    w_r_mem/r_mem_reg_r4_192_255_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y26   w_r_mem/r_mem_reg_r2_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y26   w_r_mem/r_mem_reg_r2_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y26   w_r_mem/r_mem_reg_r2_64_127_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y26   w_r_mem/r_mem_reg_r2_64_127_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y26   w_r_mem/r_mem_reg_r2_64_127_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y26   w_r_mem/r_mem_reg_r2_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y26   w_r_mem/r_mem_reg_r2_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y23   w_r_mem/r_mem_reg_r2_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y23   w_r_mem/r_mem_reg_r2_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y23   w_r_mem/r_mem_reg_r2_128_191_0_2/RAMC/CLK



