module tb;
  reg clk, rstn, d;
  wire [3:0] out;
  integer i;
  lshift4b u0 ( d, clk, rstn), out);
  always #10 clk = ~clk;
  initial
  begin
    {clk, rstn, d} <= 0;
    #10 rstn <= 1;
    for (i = 0; i < 20; i=i+1)
    begin
      @(posedge clk) d <= $random;
    end
    #10 $finish;
  end
endmodule