{"top":"global.up_sample",
"namespaces":{
  "global":{
    "modules":{
      "cu_op_hcompute_hw_input_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","self.hw_input_stencil_op_hcompute_hw_input_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["nearest_neighbor_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.nearest_neighbor_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_nearest_neighbor_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_op_hcompute_nearest_neighbor_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_write.0","self.hw_input_stencil_op_hcompute_nearest_neighbor_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hw_input_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_nearest_neighbor_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_nearest_neighbor_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_disen_const_U1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_hw_input_stencil_op_hcompute_hw_input_stencil_4_to_hw_input_stencil_op_hcompute_nearest_neighbor_stencil_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[8],"cycle_stride":[8,256],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[2,8,256],"dimensionality":3,"extent":[4,16,64],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[8,128,256],"dimensionality":3,"extent":[16,2,64],"read_data_starting_addr":[0],"read_data_stride":[1,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"stencil_valid":{"cycle_starting_addr":[14],"cycle_stride":[1,128],"dimensionality":2,"extent":[128,128]},"tb2out_0":{"cycle_starting_addr":[14],"cycle_stride":[1,2,8,128,256],"dimensionality":5,"extent":[2,4,16,2,64],"read_data_starting_addr":[0],"read_data_stride":[0,1,4,0,0]}},"mode":"lake"}
          },
          "ub_hw_input_stencil_op_hcompute_hw_input_stencil_4_to_hw_input_stencil_op_hcompute_nearest_neighbor_stencil_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_input_stencil_op_hcompute_hw_input_stencil_4_to_hw_input_stencil_op_hcompute_nearest_neighbor_stencil_1.chain_chain_en","chain_disen_const_U1.out"],
          ["ub_hw_input_stencil_op_hcompute_hw_input_stencil_4_to_hw_input_stencil_op_hcompute_nearest_neighbor_stencil_1.clk","self.clk"],
          ["ub_hw_input_stencil_op_hcompute_hw_input_stencil_4_to_hw_input_stencil_op_hcompute_nearest_neighbor_stencil_1.data_in_0","self.op_hcompute_hw_input_stencil_write.0"],
          ["ub_hw_input_stencil_op_hcompute_hw_input_stencil_4_to_hw_input_stencil_op_hcompute_nearest_neighbor_stencil_1.data_out_0","self.op_hcompute_nearest_neighbor_stencil_read.0"],
          ["ub_hw_input_stencil_op_hcompute_hw_input_stencil_4_to_hw_input_stencil_op_hcompute_nearest_neighbor_stencil_1.stencil_valid","self.op_hcompute_nearest_neighbor_stencil_read_extra_ctrl"],
          ["ub_hw_input_stencil_op_hcompute_hw_input_stencil_4_to_hw_input_stencil_op_hcompute_nearest_neighbor_stencil_1.flush","self.reset"],
          ["ub_hw_input_stencil_op_hcompute_hw_input_stencil_4_to_hw_input_stencil_op_hcompute_nearest_neighbor_stencil_1_clk_en_const.out","ub_hw_input_stencil_op_hcompute_hw_input_stencil_4_to_hw_input_stencil_op_hcompute_nearest_neighbor_stencil_1.clk_en"],
          ["ub_hw_input_stencil_op_hcompute_hw_input_stencil_4_to_hw_input_stencil_op_hcompute_nearest_neighbor_stencil_1_clk_en_const.out","ub_hw_input_stencil_op_hcompute_hw_input_stencil_4_to_hw_input_stencil_op_hcompute_nearest_neighbor_stencil_1.rst_n"]
        ]
      },
      "nearest_neighbor_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_nearest_neighbor_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_nearest_neighbor_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_nearest_neighbor_stencil_write.0","self.op_hcompute_hw_output_stencil_read.0"],
          ["self.op_hcompute_nearest_neighbor_stencil_write_extra_ctrl","self.op_hcompute_hw_output_stencil_read_extra_ctrl"]
        ]
      },
      "op_hcompute_hw_input_stencil_exe_start_pt__U8":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_stencil_read_start_pt__U7":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_stencil_write_start_pt__U9":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U4":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U3":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U5":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "up_sample":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read_en","Bit"],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U10":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_stencil":{
            "modref":"global.hw_input_stencil_ub"
          },
          "nearest_neighbor_stencil":{
            "modref":"global.nearest_neighbor_stencil_ub"
          },
          "op_hcompute_hw_input_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_stencil"
          },
          "op_hcompute_hw_input_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_stencil_exe_start_pt__U8"
          },
          "op_hcompute_hw_input_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U6"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[2,256],"dimensionality":2,"extent":[64,64]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_stencil_read_start_pt__U7"
          },
          "op_hcompute_hw_input_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_stencil_write_start_pt__U9"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U4"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[14],"cycle_stride":[1,128],"dimensionality":2,"extent":[128,128]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U3"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U5"
          },
          "op_hcompute_nearest_neighbor_stencil":{
            "modref":"global.cu_op_hcompute_nearest_neighbor_stencil"
          }
        },
        "connections":[
          ["self.clk","_U10.clk"],
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","_U10.in"],
          ["self.clk","hw_input_stencil.clk"],
          ["op_hcompute_hw_input_stencil.hw_input_stencil_op_hcompute_hw_input_stencil_write","hw_input_stencil.op_hcompute_hw_input_stencil_write"],
          ["op_hcompute_nearest_neighbor_stencil.hw_input_stencil_op_hcompute_nearest_neighbor_stencil_read","hw_input_stencil.op_hcompute_nearest_neighbor_stencil_read"],
          ["self.reset","hw_input_stencil.reset"],
          ["self.clk","nearest_neighbor_stencil.clk"],
          ["op_hcompute_hw_output_stencil.nearest_neighbor_stencil_op_hcompute_hw_output_stencil_read","nearest_neighbor_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_nearest_neighbor_stencil.nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_write","nearest_neighbor_stencil.op_hcompute_nearest_neighbor_stencil_write"],
          ["self.reset","nearest_neighbor_stencil.reset"],
          ["self.clk","op_hcompute_hw_input_stencil.clk"],
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read","op_hcompute_hw_input_stencil.input_copy_stencil_op_hcompute_hw_input_stencil_read"],
          ["op_hcompute_hw_input_stencil_port_controller.stencil_valid","op_hcompute_hw_input_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_stencil_read_start.in","op_hcompute_hw_input_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_stencil_write_start.in","op_hcompute_hw_input_stencil_port_controller.stencil_valid"],
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read_en","op_hcompute_hw_input_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_nearest_neighbor_stencil.clk"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
