Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  1 05:11:38 2019
| Host         : MINGJIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_top_timing_summary_routed.rpt -pb display_top_timing_summary_routed.pb -rpx display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : display_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: nolabel_line47/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: nolabel_line47/uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.580        0.000                      0                  291        0.202        0.000                      0                  291        4.500        0.000                       0                   165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.580        0.000                      0                  291        0.202        0.000                      0                  291        4.500        0.000                       0                   165  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 object_unit/jump_t_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_unit/y_start_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 1.410ns (23.058%)  route 4.705ns (76.942%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.615     5.136    object_unit/clk
    SLICE_X4Y24          FDCE                                         r  object_unit/jump_t_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  object_unit/jump_t_reg_reg[0]/Q
                         net (fo=3, routed)           1.082     6.674    object_unit/jump_t_reg[0]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.152     6.826 r  object_unit/jump_t_reg[19]_i_10/O
                         net (fo=2, routed)           1.001     7.826    object_unit/jump_t_reg[19]_i_10_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.326     8.152 r  object_unit/jump_t_reg[19]_i_3/O
                         net (fo=15, routed)          0.833     8.985    object_unit/jump_t_reg[19]_i_3_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.150     9.135 r  object_unit/extra_up_reg[25]_i_5/O
                         net (fo=5, routed)           0.831     9.966    object_unit/extra_up_reg[25]_i_5_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.326    10.292 r  object_unit/y_start_reg[19]_i_1/O
                         net (fo=15, routed)          0.959    11.251    object_unit/y_start_reg[19]_i_1_n_0
    SLICE_X10Y24         FDCE                                         r  object_unit/y_start_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.434    14.775    object_unit/clk
    SLICE_X10Y24         FDCE                                         r  object_unit/y_start_reg_reg[14]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X10Y24         FDCE (Setup_fdce_C_CE)      -0.169    14.831    object_unit/y_start_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 object_unit/jump_t_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_unit/y_start_reg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 1.410ns (23.058%)  route 4.705ns (76.942%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.615     5.136    object_unit/clk
    SLICE_X4Y24          FDCE                                         r  object_unit/jump_t_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  object_unit/jump_t_reg_reg[0]/Q
                         net (fo=3, routed)           1.082     6.674    object_unit/jump_t_reg[0]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.152     6.826 r  object_unit/jump_t_reg[19]_i_10/O
                         net (fo=2, routed)           1.001     7.826    object_unit/jump_t_reg[19]_i_10_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.326     8.152 r  object_unit/jump_t_reg[19]_i_3/O
                         net (fo=15, routed)          0.833     8.985    object_unit/jump_t_reg[19]_i_3_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.150     9.135 r  object_unit/extra_up_reg[25]_i_5/O
                         net (fo=5, routed)           0.831     9.966    object_unit/extra_up_reg[25]_i_5_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.326    10.292 r  object_unit/y_start_reg[19]_i_1/O
                         net (fo=15, routed)          0.959    11.251    object_unit/y_start_reg[19]_i_1_n_0
    SLICE_X10Y24         FDCE                                         r  object_unit/y_start_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.434    14.775    object_unit/clk
    SLICE_X10Y24         FDCE                                         r  object_unit/y_start_reg_reg[15]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X10Y24         FDCE (Setup_fdce_C_CE)      -0.169    14.831    object_unit/y_start_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 object_unit/jump_t_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_unit/y_start_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 1.410ns (23.058%)  route 4.705ns (76.942%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.615     5.136    object_unit/clk
    SLICE_X4Y24          FDCE                                         r  object_unit/jump_t_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  object_unit/jump_t_reg_reg[0]/Q
                         net (fo=3, routed)           1.082     6.674    object_unit/jump_t_reg[0]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.152     6.826 r  object_unit/jump_t_reg[19]_i_10/O
                         net (fo=2, routed)           1.001     7.826    object_unit/jump_t_reg[19]_i_10_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.326     8.152 r  object_unit/jump_t_reg[19]_i_3/O
                         net (fo=15, routed)          0.833     8.985    object_unit/jump_t_reg[19]_i_3_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.150     9.135 r  object_unit/extra_up_reg[25]_i_5/O
                         net (fo=5, routed)           0.831     9.966    object_unit/extra_up_reg[25]_i_5_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.326    10.292 r  object_unit/y_start_reg[19]_i_1/O
                         net (fo=15, routed)          0.959    11.251    object_unit/y_start_reg[19]_i_1_n_0
    SLICE_X10Y24         FDCE                                         r  object_unit/y_start_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.434    14.775    object_unit/clk
    SLICE_X10Y24         FDCE                                         r  object_unit/y_start_reg_reg[9]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X10Y24         FDCE (Setup_fdce_C_CE)      -0.169    14.831    object_unit/y_start_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 object_unit/jump_t_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_unit/y_start_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 1.410ns (23.389%)  route 4.619ns (76.611%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.615     5.136    object_unit/clk
    SLICE_X4Y24          FDCE                                         r  object_unit/jump_t_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  object_unit/jump_t_reg_reg[0]/Q
                         net (fo=3, routed)           1.082     6.674    object_unit/jump_t_reg[0]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.152     6.826 r  object_unit/jump_t_reg[19]_i_10/O
                         net (fo=2, routed)           1.001     7.826    object_unit/jump_t_reg[19]_i_10_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.326     8.152 r  object_unit/jump_t_reg[19]_i_3/O
                         net (fo=15, routed)          0.833     8.985    object_unit/jump_t_reg[19]_i_3_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.150     9.135 r  object_unit/extra_up_reg[25]_i_5/O
                         net (fo=5, routed)           0.831     9.966    object_unit/extra_up_reg[25]_i_5_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.326    10.292 r  object_unit/y_start_reg[19]_i_1/O
                         net (fo=15, routed)          0.873    11.165    object_unit/y_start_reg[19]_i_1_n_0
    SLICE_X8Y22          FDCE                                         r  object_unit/y_start_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.436    14.777    object_unit/clk
    SLICE_X8Y22          FDCE                                         r  object_unit/y_start_reg_reg[12]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y22          FDCE (Setup_fdce_C_CE)      -0.169    14.833    object_unit/y_start_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -11.165    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 object_unit/jump_t_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_unit/y_start_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 1.410ns (23.389%)  route 4.619ns (76.611%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.615     5.136    object_unit/clk
    SLICE_X4Y24          FDCE                                         r  object_unit/jump_t_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  object_unit/jump_t_reg_reg[0]/Q
                         net (fo=3, routed)           1.082     6.674    object_unit/jump_t_reg[0]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.152     6.826 r  object_unit/jump_t_reg[19]_i_10/O
                         net (fo=2, routed)           1.001     7.826    object_unit/jump_t_reg[19]_i_10_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.326     8.152 r  object_unit/jump_t_reg[19]_i_3/O
                         net (fo=15, routed)          0.833     8.985    object_unit/jump_t_reg[19]_i_3_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.150     9.135 r  object_unit/extra_up_reg[25]_i_5/O
                         net (fo=5, routed)           0.831     9.966    object_unit/extra_up_reg[25]_i_5_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.326    10.292 r  object_unit/y_start_reg[19]_i_1/O
                         net (fo=15, routed)          0.873    11.165    object_unit/y_start_reg[19]_i_1_n_0
    SLICE_X8Y22          FDCE                                         r  object_unit/y_start_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.436    14.777    object_unit/clk
    SLICE_X8Y22          FDCE                                         r  object_unit/y_start_reg_reg[5]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y22          FDCE (Setup_fdce_C_CE)      -0.169    14.833    object_unit/y_start_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -11.165    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 object_unit/jump_t_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_unit/y_start_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 1.410ns (23.598%)  route 4.565ns (76.402%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.615     5.136    object_unit/clk
    SLICE_X4Y24          FDCE                                         r  object_unit/jump_t_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  object_unit/jump_t_reg_reg[0]/Q
                         net (fo=3, routed)           1.082     6.674    object_unit/jump_t_reg[0]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.152     6.826 r  object_unit/jump_t_reg[19]_i_10/O
                         net (fo=2, routed)           1.001     7.826    object_unit/jump_t_reg[19]_i_10_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.326     8.152 r  object_unit/jump_t_reg[19]_i_3/O
                         net (fo=15, routed)          0.833     8.985    object_unit/jump_t_reg[19]_i_3_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.150     9.135 r  object_unit/extra_up_reg[25]_i_5/O
                         net (fo=5, routed)           0.831     9.966    object_unit/extra_up_reg[25]_i_5_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.326    10.292 r  object_unit/y_start_reg[19]_i_1/O
                         net (fo=15, routed)          0.819    11.111    object_unit/y_start_reg[19]_i_1_n_0
    SLICE_X10Y23         FDCE                                         r  object_unit/y_start_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.436    14.777    object_unit/clk
    SLICE_X10Y23         FDCE                                         r  object_unit/y_start_reg_reg[11]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y23         FDCE (Setup_fdce_C_CE)      -0.169    14.833    object_unit/y_start_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 object_unit/jump_t_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_unit/y_start_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 1.410ns (23.598%)  route 4.565ns (76.402%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.615     5.136    object_unit/clk
    SLICE_X4Y24          FDCE                                         r  object_unit/jump_t_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  object_unit/jump_t_reg_reg[0]/Q
                         net (fo=3, routed)           1.082     6.674    object_unit/jump_t_reg[0]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.152     6.826 r  object_unit/jump_t_reg[19]_i_10/O
                         net (fo=2, routed)           1.001     7.826    object_unit/jump_t_reg[19]_i_10_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.326     8.152 r  object_unit/jump_t_reg[19]_i_3/O
                         net (fo=15, routed)          0.833     8.985    object_unit/jump_t_reg[19]_i_3_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.150     9.135 r  object_unit/extra_up_reg[25]_i_5/O
                         net (fo=5, routed)           0.831     9.966    object_unit/extra_up_reg[25]_i_5_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.326    10.292 r  object_unit/y_start_reg[19]_i_1/O
                         net (fo=15, routed)          0.819    11.111    object_unit/y_start_reg[19]_i_1_n_0
    SLICE_X10Y23         FDCE                                         r  object_unit/y_start_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.436    14.777    object_unit/clk
    SLICE_X10Y23         FDCE                                         r  object_unit/y_start_reg_reg[6]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y23         FDCE (Setup_fdce_C_CE)      -0.169    14.833    object_unit/y_start_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 object_unit/jump_t_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_unit/y_start_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 1.410ns (23.598%)  route 4.565ns (76.402%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.615     5.136    object_unit/clk
    SLICE_X4Y24          FDCE                                         r  object_unit/jump_t_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  object_unit/jump_t_reg_reg[0]/Q
                         net (fo=3, routed)           1.082     6.674    object_unit/jump_t_reg[0]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.152     6.826 r  object_unit/jump_t_reg[19]_i_10/O
                         net (fo=2, routed)           1.001     7.826    object_unit/jump_t_reg[19]_i_10_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.326     8.152 r  object_unit/jump_t_reg[19]_i_3/O
                         net (fo=15, routed)          0.833     8.985    object_unit/jump_t_reg[19]_i_3_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.150     9.135 r  object_unit/extra_up_reg[25]_i_5/O
                         net (fo=5, routed)           0.831     9.966    object_unit/extra_up_reg[25]_i_5_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.326    10.292 r  object_unit/y_start_reg[19]_i_1/O
                         net (fo=15, routed)          0.819    11.111    object_unit/y_start_reg[19]_i_1_n_0
    SLICE_X10Y23         FDCE                                         r  object_unit/y_start_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.436    14.777    object_unit/clk
    SLICE_X10Y23         FDCE                                         r  object_unit/y_start_reg_reg[7]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y23         FDCE (Setup_fdce_C_CE)      -0.169    14.833    object_unit/y_start_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 object_unit/jump_t_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_unit/y_start_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 1.410ns (23.598%)  route 4.565ns (76.402%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.615     5.136    object_unit/clk
    SLICE_X4Y24          FDCE                                         r  object_unit/jump_t_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  object_unit/jump_t_reg_reg[0]/Q
                         net (fo=3, routed)           1.082     6.674    object_unit/jump_t_reg[0]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.152     6.826 r  object_unit/jump_t_reg[19]_i_10/O
                         net (fo=2, routed)           1.001     7.826    object_unit/jump_t_reg[19]_i_10_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.326     8.152 r  object_unit/jump_t_reg[19]_i_3/O
                         net (fo=15, routed)          0.833     8.985    object_unit/jump_t_reg[19]_i_3_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.150     9.135 r  object_unit/extra_up_reg[25]_i_5/O
                         net (fo=5, routed)           0.831     9.966    object_unit/extra_up_reg[25]_i_5_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.326    10.292 r  object_unit/y_start_reg[19]_i_1/O
                         net (fo=15, routed)          0.819    11.111    object_unit/y_start_reg[19]_i_1_n_0
    SLICE_X10Y23         FDCE                                         r  object_unit/y_start_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.436    14.777    object_unit/clk
    SLICE_X10Y23         FDCE                                         r  object_unit/y_start_reg_reg[8]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y23         FDCE (Setup_fdce_C_CE)      -0.169    14.833    object_unit/y_start_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 object_unit/jump_t_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_unit/y_start_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 1.410ns (23.865%)  route 4.498ns (76.135%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.615     5.136    object_unit/clk
    SLICE_X4Y24          FDCE                                         r  object_unit/jump_t_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  object_unit/jump_t_reg_reg[0]/Q
                         net (fo=3, routed)           1.082     6.674    object_unit/jump_t_reg[0]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.152     6.826 r  object_unit/jump_t_reg[19]_i_10/O
                         net (fo=2, routed)           1.001     7.826    object_unit/jump_t_reg[19]_i_10_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.326     8.152 r  object_unit/jump_t_reg[19]_i_3/O
                         net (fo=15, routed)          0.833     8.985    object_unit/jump_t_reg[19]_i_3_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.150     9.135 r  object_unit/extra_up_reg[25]_i_5/O
                         net (fo=5, routed)           0.831     9.966    object_unit/extra_up_reg[25]_i_5_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.326    10.292 r  object_unit/y_start_reg[19]_i_1/O
                         net (fo=15, routed)          0.752    11.045    object_unit/y_start_reg[19]_i_1_n_0
    SLICE_X10Y26         FDCE                                         r  object_unit/y_start_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.436    14.777    object_unit/clk
    SLICE_X10Y26         FDCE                                         r  object_unit/y_start_reg_reg[17]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y26         FDCE (Setup_fdce_C_CE)      -0.169    14.833    object_unit/y_start_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                  3.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vsync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.203%)  route 0.097ns (31.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.591     1.474    vsync_unit/clk
    SLICE_X2Y15          FDCE                                         r  vsync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  vsync_unit/v_count_reg_reg[0]/Q
                         net (fo=17, routed)          0.097     1.736    vsync_unit/y[0]
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.781 r  vsync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.781    vsync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X3Y15          FDCE                                         r  vsync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.860     1.987    vsync_unit/clk
    SLICE_X3Y15          FDCE                                         r  vsync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.091     1.578    vsync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.872%)  route 0.143ns (43.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     1.476    vsync_unit/clk
    SLICE_X0Y10          FDCE                                         r  vsync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vsync_unit/h_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.143     1.760    vsync_unit/x[0]
    SLICE_X1Y10          LUT5 (Prop_lut5_I3_O)        0.048     1.808 r  vsync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.808    vsync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X1Y10          FDCE                                         r  vsync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.864     1.991    vsync_unit/clk
    SLICE_X1Y10          FDCE                                         r  vsync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y10          FDCE (Hold_fdce_C_D)         0.107     1.596    vsync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.479%)  route 0.143ns (43.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     1.476    vsync_unit/clk
    SLICE_X0Y10          FDCE                                         r  vsync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vsync_unit/h_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.143     1.760    vsync_unit/x[0]
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.045     1.805 r  vsync_unit/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    vsync_unit/h_count_reg[2]_i_1_n_0
    SLICE_X1Y10          FDCE                                         r  vsync_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.864     1.991    vsync_unit/clk
    SLICE_X1Y10          FDCE                                         r  vsync_unit/h_count_reg_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y10          FDCE (Hold_fdce_C_D)         0.091     1.580    vsync_unit/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vsync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.333%)  route 0.215ns (53.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.588     1.471    vsync_unit/clk
    SLICE_X5Y16          FDCE                                         r  vsync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vsync_unit/v_count_reg_reg[1]/Q
                         net (fo=16, routed)          0.215     1.828    vsync_unit/y[1]
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.045     1.873 r  vsync_unit/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    vsync_unit/v_count_reg[0]_i_1_n_0
    SLICE_X2Y15          FDCE                                         r  vsync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.860     1.987    vsync_unit/clk
    SLICE_X2Y15          FDCE                                         r  vsync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X2Y15          FDCE (Hold_fdce_C_D)         0.121     1.630    vsync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 nolabel_line47/left_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_unit/x_dir_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.899%)  route 0.166ns (47.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.585     1.468    nolabel_line47/left_fsm/clk
    SLICE_X4Y30          FDRE                                         r  nolabel_line47/left_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  nolabel_line47/left_fsm/temp_pressed_reg/Q
                         net (fo=2, routed)           0.166     1.775    object_unit/btnL
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.045     1.820 r  object_unit/x_dir_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.820    object_unit/x_dir_reg[0]_i_1_n_0
    SLICE_X4Y29          FDPE                                         r  object_unit/x_dir_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.853     1.980    object_unit/clk
    SLICE_X4Y29          FDPE                                         r  object_unit/x_dir_reg_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X4Y29          FDPE (Hold_fdpe_C_D)         0.091     1.572    object_unit/x_dir_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 object_unit/y_dir_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_unit/y_dir_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.207ns (53.840%)  route 0.177ns (46.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.583     1.466    object_unit/clk
    SLICE_X6Y21          FDCE                                         r  object_unit/y_dir_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  object_unit/y_dir_reg_reg[0]/Q
                         net (fo=8, routed)           0.177     1.808    object_unit/y_dir_reg_reg_n_0_[0]
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.043     1.851 r  object_unit/y_dir_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.851    object_unit/y_dir_reg[0]_i_1_n_0
    SLICE_X6Y21          FDCE                                         r  object_unit/y_dir_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.852     1.979    object_unit/clk
    SLICE_X6Y21          FDCE                                         r  object_unit/y_dir_reg_reg[0]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.133     1.599    object_unit/y_dir_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 object_unit/btnU_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_unit/btnU_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.118%)  route 0.194ns (57.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.583     1.466    object_unit/clk
    SLICE_X5Y27          FDCE                                         r  object_unit/btnU_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  object_unit/btnU_reg_reg[2]/Q
                         net (fo=2, routed)           0.194     1.801    object_unit/btnU_reg[2]
    SLICE_X4Y27          FDCE                                         r  object_unit/btnU_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.851     1.978    object_unit/clk
    SLICE_X4Y27          FDCE                                         r  object_unit/btnU_reg_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X4Y27          FDCE (Hold_fdce_C_D)         0.070     1.549    object_unit/btnU_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 object_unit/btnU_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_unit/btnU_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.583     1.466    object_unit/clk
    SLICE_X4Y27          FDCE                                         r  object_unit/btnU_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  object_unit/btnU_reg_reg[4]/Q
                         net (fo=2, routed)           0.183     1.790    object_unit/btnU_reg[4]
    SLICE_X4Y27          FDCE                                         r  object_unit/btnU_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.851     1.978    object_unit/clk
    SLICE_X4Y27          FDCE                                         r  object_unit/btnU_reg_reg[5]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X4Y27          FDCE (Hold_fdce_C_D)         0.070     1.536    object_unit/btnU_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 object_unit/extra_up_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_unit/extra_up_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.163%)  route 0.178ns (48.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.583     1.466    object_unit/clk
    SLICE_X3Y23          FDCE                                         r  object_unit/extra_up_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  object_unit/extra_up_reg_reg[16]/Q
                         net (fo=5, routed)           0.178     1.785    object_unit/extra_up_reg[16]
    SLICE_X3Y24          LUT6 (Prop_lut6_I3_O)        0.045     1.830 r  object_unit/extra_up_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.830    object_unit/extra_up_reg[17]_i_1_n_0
    SLICE_X3Y24          FDCE                                         r  object_unit/extra_up_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.850     1.977    object_unit/clk
    SLICE_X3Y24          FDCE                                         r  object_unit/extra_up_reg_reg[17]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X3Y24          FDCE (Hold_fdce_C_D)         0.091     1.569    object_unit/extra_up_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line47/down_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/down_fsm/temp_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.585     1.468    nolabel_line47/down_fsm/clk
    SLICE_X6Y30          FDRE                                         r  nolabel_line47/down_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  nolabel_line47/down_fsm/temp_pressed_reg/Q
                         net (fo=11, routed)          0.175     1.807    nolabel_line47/down_fsm/key_pressed
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.045     1.852 r  nolabel_line47/down_fsm/temp_pressed_i_1/O
                         net (fo=1, routed)           0.000     1.852    nolabel_line47/down_fsm/temp_pressed_i_1_n_0
    SLICE_X6Y30          FDRE                                         r  nolabel_line47/down_fsm/temp_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.854     1.981    nolabel_line47/down_fsm/clk
    SLICE_X6Y30          FDRE                                         r  nolabel_line47/down_fsm/temp_pressed_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.120     1.588    nolabel_line47/down_fsm/temp_pressed_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    objects_rom/object_rom_unit1/color_data[0]_INST_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y31    nolabel_line47/CLK50MHZ_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y30    nolabel_line47/down_fsm/temp_pressed_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y30    nolabel_line47/keycodev_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y32    nolabel_line47/keycodev_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y32    nolabel_line47/keycodev_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y32    nolabel_line47/keycodev_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y32    nolabel_line47/keycodev_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y32    nolabel_line47/keycodev_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y31    nolabel_line47/CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y30    nolabel_line47/down_fsm/temp_pressed_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y30    nolabel_line47/keycodev_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y32    nolabel_line47/keycodev_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y32    nolabel_line47/keycodev_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y32    nolabel_line47/keycodev_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y32    nolabel_line47/keycodev_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y32    nolabel_line47/keycodev_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y23    object_unit/extra_up_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y23    object_unit/extra_up_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y23    object_unit/extra_up_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y23    object_unit/extra_up_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y23    object_unit/extra_up_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y23    object_unit/extra_up_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y24    object_unit/extra_up_reg_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y24    object_unit/extra_up_reg_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y23    object_unit/jump_t_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y24    object_unit/jump_t_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y23    object_unit/jump_t_reg_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y24    object_unit/jump_t_reg_reg[16]/C



