#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec 31 14:23:30 2024
# Process ID: 28160
# Current directory: E:/Git_Hub/Verilog/Verilog-and-RTL/Edge_Detect_Pos_Or_Neg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28592 E:\Git_Hub\Verilog\Verilog-and-RTL\Edge_Detect_Pos_Or_Neg\Edge_Detect_Pos_Or_Neg.xpr
# Log file: E:/Git_Hub/Verilog/Verilog-and-RTL/Edge_Detect_Pos_Or_Neg/vivado.log
# Journal file: E:/Git_Hub/Verilog/Verilog-and-RTL/Edge_Detect_Pos_Or_Neg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Git_Hub/Verilog/Verilog-and-RTL/Edge_Detect_Pos_Or_Neg/Edge_Detect_Pos_Or_Neg.xpr
INFO: [Project 1-313] Project file moved from 'E:/FYP/FPGA_XILINX/Edge_Detect_Pos_Or_Neg' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 794.867 ; gain = 96.762
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Git_Hub/Verilog/Verilog-and-RTL/Edge_Detect_Pos_Or_Neg/Edge_Detect_Pos_Or_Neg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Edge_Detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Git_Hub/Verilog/Verilog-and-RTL/Edge_Detect_Pos_Or_Neg/Edge_Detect_Pos_Or_Neg.sim/sim_1/behav/xsim'
"xvlog --relax -prj Edge_Detect_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Git_Hub/Verilog/Verilog-and-RTL/Edge_Detect_Pos_Or_Neg/Edge_Detect_Pos_Or_Neg.srcs/sources_1/new/Edge_Detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detect
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Git_Hub/Verilog/Verilog-and-RTL/Edge_Detect_Pos_Or_Neg/Edge_Detect_Pos_Or_Neg.srcs/sim_1/new/Edge_Detect_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detect_tb
INFO: [VRFC 10-2458] undeclared symbol pe, assumed default net type wire [E:/Git_Hub/Verilog/Verilog-and-RTL/Edge_Detect_Pos_Or_Neg/Edge_Detect_Pos_Or_Neg.srcs/sim_1/new/Edge_Detect_tb.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Git_Hub/Verilog/Verilog-and-RTL/Edge_Detect_Pos_Or_Neg/Edge_Detect_Pos_Or_Neg.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Git_Hub/Verilog/Verilog-and-RTL/Edge_Detect_Pos_Or_Neg/Edge_Detect_Pos_Or_Neg.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 92e08b9cbc16401fa4da61577148db63 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Edge_Detect_tb_behav xil_defaultlib.Edge_Detect_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Edge_Detect
Compiling module xil_defaultlib.Edge_Detect_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Edge_Detect_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Git_Hub/Verilog/Verilog-and-RTL/Edge_Detect_Pos_Or_Neg/Edge_Detect_Pos_Or_Neg.sim/sim_1/behav/xsim/xsim.dir/Edge_Detect_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 31 14:25:06 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 810.129 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Git_Hub/Verilog/Verilog-and-RTL/Edge_Detect_Pos_Or_Neg/Edge_Detect_Pos_Or_Neg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Edge_Detect_tb_behav -key {Behavioral:sim_1:Functional:Edge_Detect_tb} -tclbatch {Edge_Detect_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Edge_Detect_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Could not open vcd file dump.vcd. A VCD file by name dump.vcd has already been opened. Only one VCD file is allowed to be open.
$finish called at time : 76 ns : File "E:/Git_Hub/Verilog/Verilog-and-RTL/Edge_Detect_Pos_Or_Neg/Edge_Detect_Pos_Or_Neg.srcs/sim_1/new/Edge_Detect_tb.v" Line 22
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Edge_Detect_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 827.523 ; gain = 17.395
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 31 14:26:03 2024...
