{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619520927705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619520927716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 27 12:55:27 2021 " "Processing started: Tue Apr 27 12:55:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619520927716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520927716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SistemaRiscV -c SistemaRiscV " "Command: quartus_map --read_settings_files=on --write_settings_files=off SistemaRiscV -c SistemaRiscV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520927716 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619520928680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619520928680 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "FINAL_SYSTEM_QSYS.qsys " "Elaborating Platform Designer system entity \"FINAL_SYSTEM_QSYS.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520939484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.12:55:44 Progress: Loading SistemaFinal/FINAL_SYSTEM_QSYS.qsys " "2021.04.27.12:55:44 Progress: Loading SistemaFinal/FINAL_SYSTEM_QSYS.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520944574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.12:55:45 Progress: Reading input file " "2021.04.27.12:55:45 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520945194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.12:55:45 Progress: Adding AvalonMasterUART_0 \[AvalonMasterUART 4.1\] " "2021.04.27.12:55:45 Progress: Adding AvalonMasterUART_0 \[AvalonMasterUART 4.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520945304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.12:55:46 Progress: Parameterizing module AvalonMasterUART_0 " "2021.04.27.12:55:46 Progress: Parameterizing module AvalonMasterUART_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520946357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.12:55:46 Progress: Adding EXTERNAL_MEM \[altera_avalon_onchip_memory2 17.1\] " "2021.04.27.12:55:46 Progress: Adding EXTERNAL_MEM \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520946357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.12:55:46 Progress: Parameterizing module EXTERNAL_MEM " "2021.04.27.12:55:46 Progress: Parameterizing module EXTERNAL_MEM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520946404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.12:55:46 Progress: Adding INSTRUCCION_MEM \[altera_avalon_onchip_memory2 17.1\] " "2021.04.27.12:55:46 Progress: Adding INSTRUCCION_MEM \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520946405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.12:55:46 Progress: Parameterizing module INSTRUCCION_MEM " "2021.04.27.12:55:46 Progress: Parameterizing module INSTRUCCION_MEM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520946406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.12:55:46 Progress: Adding RISC_V_AVALON_0 \[RISC_V_AVALON 3.0\] " "2021.04.27.12:55:46 Progress: Adding RISC_V_AVALON_0 \[RISC_V_AVALON 3.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520946407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.12:55:46 Progress: Parameterizing module RISC_V_AVALON_0 " "2021.04.27.12:55:46 Progress: Parameterizing module RISC_V_AVALON_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520946888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.12:55:46 Progress: Adding avalon_displays7seg_0 \[avalon_displays7seg 1.0\] " "2021.04.27.12:55:46 Progress: Adding avalon_displays7seg_0 \[avalon_displays7seg 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520946889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.12:55:46 Progress: Parameterizing module avalon_displays7seg_0 " "2021.04.27.12:55:46 Progress: Parameterizing module avalon_displays7seg_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520946924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.12:55:46 Progress: Adding clk_0 \[clock_source 17.1\] " "2021.04.27.12:55:46 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520946924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.12:55:47 Progress: Parameterizing module clk_0 " "2021.04.27.12:55:47 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520947064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.12:55:47 Progress: Building connections " "2021.04.27.12:55:47 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520947064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.12:55:47 Progress: Parameterizing connections " "2021.04.27.12:55:47 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520947124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.12:55:47 Progress: Validating " "2021.04.27.12:55:47 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520947124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.12:55:47 Progress: Done reading input file " "2021.04.27.12:55:47 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520947294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FINAL_SYSTEM_QSYS: Generating FINAL_SYSTEM_QSYS \"FINAL_SYSTEM_QSYS\" for QUARTUS_SYNTH " "FINAL_SYSTEM_QSYS: Generating FINAL_SYSTEM_QSYS \"FINAL_SYSTEM_QSYS\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520948485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520949124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has address signal 32 bit wide, but the slave is 3 bit wide. " "Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has address signal 32 bit wide, but the slave is 3 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520949124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has lock signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has lock signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520949124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has address signal 32 bit wide, but the slave is 6 bit wide. " "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has address signal 32 bit wide, but the slave is 6 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520951359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has lock signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has lock signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520951359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520951359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520951359 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "FINAL_SYSTEM_QSYS: \"No matching role found for AvalonMasterUART_0:avalon_master:BEGINTRANSFER (flush)\" " "FINAL_SYSTEM_QSYS: \"No matching role found for AvalonMasterUART_0:avalon_master:BEGINTRANSFER (flush)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520953031 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "FINAL_SYSTEM_QSYS: \"No matching role found for RISC_V_AVALON_0:master_external:BeginTransfer_ext (flush)\" " "FINAL_SYSTEM_QSYS: \"No matching role found for RISC_V_AVALON_0:master_external:BeginTransfer_ext (flush)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520953034 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "FINAL_SYSTEM_QSYS: \"No matching role found for RISC_V_AVALON_0:master_instruccions:BeginTransfer_instr (flush)\" " "FINAL_SYSTEM_QSYS: \"No matching role found for RISC_V_AVALON_0:master_instruccions:BeginTransfer_instr (flush)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520953034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AvalonMasterUART_0: \"FINAL_SYSTEM_QSYS\" instantiated AvalonMasterUART \"AvalonMasterUART_0\" " "AvalonMasterUART_0: \"FINAL_SYSTEM_QSYS\" instantiated AvalonMasterUART \"AvalonMasterUART_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520953111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EXTERNAL_MEM: Starting RTL generation for module 'FINAL_SYSTEM_QSYS_EXTERNAL_MEM' " "EXTERNAL_MEM: Starting RTL generation for module 'FINAL_SYSTEM_QSYS_EXTERNAL_MEM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520953116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EXTERNAL_MEM:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=FINAL_SYSTEM_QSYS_EXTERNAL_MEM --dir=C:/Users/Pablo/AppData/Local/Temp/alt8744_2113715359612152050.dir/0003_EXTERNAL_MEM_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8744_2113715359612152050.dir/0003_EXTERNAL_MEM_gen//FINAL_SYSTEM_QSYS_EXTERNAL_MEM_component_configuration.pl  --do_build_sim=0  \] " "EXTERNAL_MEM:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=FINAL_SYSTEM_QSYS_EXTERNAL_MEM --dir=C:/Users/Pablo/AppData/Local/Temp/alt8744_2113715359612152050.dir/0003_EXTERNAL_MEM_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8744_2113715359612152050.dir/0003_EXTERNAL_MEM_gen//FINAL_SYSTEM_QSYS_EXTERNAL_MEM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520953116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EXTERNAL_MEM: Done RTL generation for module 'FINAL_SYSTEM_QSYS_EXTERNAL_MEM' " "EXTERNAL_MEM: Done RTL generation for module 'FINAL_SYSTEM_QSYS_EXTERNAL_MEM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520953398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EXTERNAL_MEM: \"FINAL_SYSTEM_QSYS\" instantiated altera_avalon_onchip_memory2 \"EXTERNAL_MEM\" " "EXTERNAL_MEM: \"FINAL_SYSTEM_QSYS\" instantiated altera_avalon_onchip_memory2 \"EXTERNAL_MEM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520953415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "INSTRUCCION_MEM: Starting RTL generation for module 'FINAL_SYSTEM_QSYS_INSTRUCCION_MEM' " "INSTRUCCION_MEM: Starting RTL generation for module 'FINAL_SYSTEM_QSYS_INSTRUCCION_MEM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520953417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "INSTRUCCION_MEM:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=FINAL_SYSTEM_QSYS_INSTRUCCION_MEM --dir=C:/Users/Pablo/AppData/Local/Temp/alt8744_2113715359612152050.dir/0004_INSTRUCCION_MEM_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8744_2113715359612152050.dir/0004_INSTRUCCION_MEM_gen//FINAL_SYSTEM_QSYS_INSTRUCCION_MEM_component_configuration.pl  --do_build_sim=0  \] " "INSTRUCCION_MEM:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=FINAL_SYSTEM_QSYS_INSTRUCCION_MEM --dir=C:/Users/Pablo/AppData/Local/Temp/alt8744_2113715359612152050.dir/0004_INSTRUCCION_MEM_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8744_2113715359612152050.dir/0004_INSTRUCCION_MEM_gen//FINAL_SYSTEM_QSYS_INSTRUCCION_MEM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520953417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "INSTRUCCION_MEM: Done RTL generation for module 'FINAL_SYSTEM_QSYS_INSTRUCCION_MEM' " "INSTRUCCION_MEM: Done RTL generation for module 'FINAL_SYSTEM_QSYS_INSTRUCCION_MEM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520953686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "INSTRUCCION_MEM: \"FINAL_SYSTEM_QSYS\" instantiated altera_avalon_onchip_memory2 \"INSTRUCCION_MEM\" " "INSTRUCCION_MEM: \"FINAL_SYSTEM_QSYS\" instantiated altera_avalon_onchip_memory2 \"INSTRUCCION_MEM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520953702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RISC_V_AVALON_0: \"FINAL_SYSTEM_QSYS\" instantiated RISC_V_AVALON \"RISC_V_AVALON_0\" " "RISC_V_AVALON_0: \"FINAL_SYSTEM_QSYS\" instantiated RISC_V_AVALON \"RISC_V_AVALON_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520953707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/FINAL_SYSTEM_QSYS/submodules/avalon_mm_master.sv " "Reusing file C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/FINAL_SYSTEM_QSYS/submodules/avalon_mm_master.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520953714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_displays7seg_0: \"FINAL_SYSTEM_QSYS\" instantiated avalon_displays7seg \"avalon_displays7seg_0\" " "Avalon_displays7seg_0: \"FINAL_SYSTEM_QSYS\" instantiated avalon_displays7seg \"avalon_displays7seg_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520953722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/FINAL_SYSTEM_QSYS/submodules/avalon_slave_MM_interface.v " "Reusing file C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/FINAL_SYSTEM_QSYS/submodules/avalon_slave_MM_interface.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520953723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"FINAL_SYSTEM_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"FINAL_SYSTEM_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520954604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520956145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520956465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"FINAL_SYSTEM_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"FINAL_SYSTEM_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520957349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"FINAL_SYSTEM_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"FINAL_SYSTEM_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520958146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"FINAL_SYSTEM_QSYS\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"FINAL_SYSTEM_QSYS\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520958155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AvalonMasterUART_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"AvalonMasterUART_0_avalon_master_translator\" " "AvalonMasterUART_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"AvalonMasterUART_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520958163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RISC_V_AVALON_0_debug_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"RISC_V_AVALON_0_debug_translator\" " "RISC_V_AVALON_0_debug_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"RISC_V_AVALON_0_debug_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520958166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RISC_V_AVALON_0_master_external_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"RISC_V_AVALON_0_master_external_agent\" " "RISC_V_AVALON_0_master_external_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"RISC_V_AVALON_0_master_external_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520958169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_displays7seg_0_avalon_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"avalon_displays7seg_0_avalon_slave_agent\" " "Avalon_displays7seg_0_avalon_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"avalon_displays7seg_0_avalon_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520958171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_displays7seg_0_avalon_slave_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"avalon_displays7seg_0_avalon_slave_agent_rsp_fifo\" " "Avalon_displays7seg_0_avalon_slave_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"avalon_displays7seg_0_avalon_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520958175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520958187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520958199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520958208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520958226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520958235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520958248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/FINAL_SYSTEM_QSYS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/FINAL_SYSTEM_QSYS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520958254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520958794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520958800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FINAL_SYSTEM_QSYS: Done \"FINAL_SYSTEM_QSYS\" with 23 modules, 56 files " "FINAL_SYSTEM_QSYS: Done \"FINAL_SYSTEM_QSYS\" with 23 modules, 56 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520958804 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "FINAL_SYSTEM_QSYS.qsys " "Finished elaborating Platform Designer system entity \"FINAL_SYSTEM_QSYS.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520959689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys_risc.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys_risc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_QSYS_RISC " "Found entity 1: top_QSYS_RISC" {  } { { "top_QSYS_RISC.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/top_QSYS_RISC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520959898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520959898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/final_system_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/final_system_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS " "Found entity 1: FINAL_SYSTEM_QSYS" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520959906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520959906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "db/ip/final_system_qsys/submodules/alu.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520959909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520959909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/alucontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/alucontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "db/ip/final_system_qsys/submodules/alucontrol.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/alucontrol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520959917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520959917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_EXTERNAL_MEM " "Found entity 1: FINAL_SYSTEM_QSYS_EXTERNAL_MEM" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520959929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520959929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_INSTRUCCION_MEM " "Found entity 1: FINAL_SYSTEM_QSYS_INSTRUCCION_MEM" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520959939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520959939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_0 " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_0" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520959939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520959939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1 " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520959949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520959949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520959955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520959955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520959960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520959960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520959965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520959965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520959970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520959970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_system_qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at final_system_qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619520959974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_system_qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at final_system_qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619520959974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520959978 ""} { "Info" "ISGN_ENTITY_NAME" "2 FINAL_SYSTEM_QSYS_mm_interconnect_1_router " "Found entity 2: FINAL_SYSTEM_QSYS_mm_interconnect_1_router" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520959978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520959978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_system_qsys_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at final_system_qsys_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619520959980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_system_qsys_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at final_system_qsys_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619520959980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520959985 ""} { "Info" "ISGN_ENTITY_NAME" "2 FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001 " "Found entity 2: FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520959985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520959985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520959988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520959988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520959990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520959990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_2 " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_2" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_2.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520959999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520959999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/funit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/funit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FUnit " "Found entity 1: FUnit" {  } { { "db/ip/final_system_qsys/submodules/funit.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/funit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/hazarddet.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/hazarddet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDet " "Found entity 1: HazardDet" {  } { { "db/ip/final_system_qsys/submodules/hazarddet.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/hazarddet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "db/ip/final_system_qsys/submodules/immgen.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/immgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960015 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX db/ip/final_system_qsys/submodules/mux.sv " "Entity \"MUX\" obtained from \"db/ip/final_system_qsys/submodules/mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "db/ip/final_system_qsys/submodules/mux.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1619520960021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "db/ip/final_system_qsys/submodules/mux.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Found entity 1: MUX3" {  } { { "db/ip/final_system_qsys/submodules/mux3.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/mux9b.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/mux9b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX9b " "Found entity 1: MUX9b" {  } { { "db/ip/final_system_qsys/submodules/mux9b.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/mux9b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960035 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart.sv(54) " "Verilog HDL information at uart.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/final_system_qsys/submodules/uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1619520960040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "db/ip/final_system_qsys/submodules/uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "db/ip/final_system_qsys/submodules/adder.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/final_system_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960063 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/final_system_qsys/submodules/altera_reset_controller.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960105 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "avalon_uart.sv(118) " "Verilog HDL information at avalon_uart.sv(118): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_uart.sv" 118 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1619520960109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/avalon_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/avalon_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_UART " "Found entity 1: avalon_UART" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/avalon_displays7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/avalon_displays7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_displays7seg " "Found entity 1: avalon_displays7seg" {  } { { "db/ip/final_system_qsys/submodules/avalon_displays7seg.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_displays7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/avalon_mm_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/avalon_mm_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_mm_master " "Found entity 1: avalon_mm_master" {  } { { "db/ip/final_system_qsys/submodules/avalon_mm_master.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_mm_master.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_slave_MM_interface " "Found entity 1: avalon_slave_MM_interface" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "db/ip/final_system_qsys/submodules/control.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960134 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "debugmode.sv(61) " "Verilog HDL information at debugmode.sv(61): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/final_system_qsys/submodules/debugmode.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/debugmode.sv" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1619520960143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "debug DEBUG debugmode.sv(19) " "Verilog HDL Declaration information at debugmode.sv(19): object \"debug\" differs only in case from object \"DEBUG\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/debugmode.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/debugmode.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619520960144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/debugmode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/debugmode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debugMode " "Found entity 1: debugMode" {  } { { "db/ip/final_system_qsys/submodules/debugmode.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/debugmode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/hex7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/hex7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "db/ip/final_system_qsys/submodules/hex7seg.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/hex7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960152 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interconexlogic.sv(29) " "Verilog HDL information at interconexlogic.sv(29): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/final_system_qsys/submodules/interconexlogic.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/interconexlogic.sv" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1619520960155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "readExt READEXT interconexlogic.sv(22) " "Verilog HDL Declaration information at interconexlogic.sv(22): object \"readExt\" differs only in case from object \"READEXT\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/interconexlogic.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/interconexlogic.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619520960155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "readInstr READINSTR interconexlogic.sv(22) " "Verilog HDL Declaration information at interconexlogic.sv(22): object \"readInstr\" differs only in case from object \"READINSTR\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/interconexlogic.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/interconexlogic.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619520960155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/interconexlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/interconexlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexLogic " "Found entity 1: interconexLogic" {  } { { "db/ip/final_system_qsys/submodules/interconexlogic.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/interconexlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/memorycontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/memorycontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryControl " "Found entity 1: memoryControl" {  } { { "db/ip/final_system_qsys/submodules/memorycontrol.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/memorycontrol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960165 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Done DONE readcontrol.sv(4) " "Verilog HDL Declaration information at readcontrol.sv(4): object \"Done\" differs only in case from object \"DONE\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/readcontrol.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/readcontrol.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619520960169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/readcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/readcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 readControl " "Found entity 1: readControl" {  } { { "db/ip/final_system_qsys/submodules/readcontrol.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/readcontrol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/regex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/regex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regEX_MEM " "Found entity 1: regEX_MEM" {  } { { "db/ip/final_system_qsys/submodules/regex_mem.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/regex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/regid_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/regid_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regID_EX " "Found entity 1: regID_EX" {  } { { "db/ip/final_system_qsys/submodules/regid_ex.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/regid_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/regif_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/regif_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regIF_ID " "Found entity 1: regIF_ID" {  } { { "db/ip/final_system_qsys/submodules/regif_id.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/regif_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/regmem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/regmem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regMEM_WB " "Found entity 1: regMEM_WB" {  } { { "db/ip/final_system_qsys/submodules/regmem_wb.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/regmem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/regpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/regpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regPC " "Found entity 1: regPC" {  } { { "db/ip/final_system_qsys/submodules/regpc.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/regpc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "db/ip/final_system_qsys/submodules/registers.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/registers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reg1 REG1 top.sv(35) " "Verilog HDL Declaration information at top.sv(35): object \"Reg1\" differs only in case from object \"REG1\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619520960216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reg2 REG2 top.sv(35) " "Verilog HDL Declaration information at top.sv(35): object \"Reg2\" differs only in case from object \"REG2\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619520960216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/top_avalon.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/top_avalon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_Avalon " "Found entity 1: top_Avalon" {  } { { "db/ip/final_system_qsys/submodules/top_avalon.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top_avalon.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "db/ip/final_system_qsys/submodules/uart_rx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart_rx.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "db/ip/final_system_qsys/submodules/uart_tx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart_tx.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960237 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_QSYS_RISC " "Elaborating entity \"top_QSYS_RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619520960565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_QSYS_RISC.sv(35) " "Verilog HDL assignment warning at top_QSYS_RISC.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "top_QSYS_RISC.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/top_QSYS_RISC.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619520960565 "|top_QSYS_RISC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS FINAL_SYSTEM_QSYS:u0 " "Elaborating entity \"FINAL_SYSTEM_QSYS\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\"" {  } { { "top_QSYS_RISC.sv" "u0" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/top_QSYS_RISC.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520960579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_UART FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0 " "Elaborating entity \"avalon_UART\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "avalonmasteruart_0" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520960605 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RST avalon_uart.sv(120) " "Verilog HDL Always Construct warning at avalon_uart.sv(120): variable \"RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_uart.sv" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1619520960605 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataRecieved avalon_uart.sv(159) " "Verilog HDL Always Construct warning at avalon_uart.sv(159): variable \"dataRecieved\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_uart.sv" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1619520960605 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flagTx_aux avalon_uart.sv(176) " "Verilog HDL Always Construct warning at avalon_uart.sv(176): variable \"flagTx_aux\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_uart.sv" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1619520960605 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataRecieved avalon_uart.sv(189) " "Verilog HDL Always Construct warning at avalon_uart.sv(189): variable \"dataRecieved\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_uart.sv" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1619520960605 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagTx_aux avalon_uart.sv(118) " "Verilog HDL Always Construct warning at avalon_uart.sv(118): inferring latch(es) for variable \"flagTx_aux\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_uart.sv" 118 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619520960605 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagTx_aux avalon_uart.sv(132) " "Inferred latch for \"flagTx_aux\" at avalon_uart.sv(132)" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_uart.sv" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960610 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|UART:UART " "Elaborating entity \"UART\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|UART:UART\"" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "UART" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_uart.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520960619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.sv(98) " "Verilog HDL assignment warning at uart.sv(98): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/final_system_qsys/submodules/uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619520960624 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.sv(137) " "Verilog HDL assignment warning at uart.sv(137): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/final_system_qsys/submodules/uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619520960624 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|UART:UART\|uart_rx:UART_RX_INST " "Elaborating entity \"uart_rx\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|UART:UART\|uart_rx:UART_RX_INST\"" {  } { { "db/ip/final_system_qsys/submodules/uart.sv" "UART_RX_INST" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520960644 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.sv(75) " "Verilog HDL assignment warning at uart_rx.sv(75): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/final_system_qsys/submodules/uart_rx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart_rx.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619520960644 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.sv(86) " "Verilog HDL assignment warning at uart_rx.sv(86): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/final_system_qsys/submodules/uart_rx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart_rx.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619520960644 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(97) " "Verilog HDL assignment warning at uart_rx.sv(97): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/final_system_qsys/submodules/uart_rx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart_rx.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619520960644 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.sv(115) " "Verilog HDL assignment warning at uart_rx.sv(115): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/final_system_qsys/submodules/uart_rx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart_rx.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619520960644 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|UART:UART\|uart_tx:UART_TX_INST " "Elaborating entity \"uart_tx\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|UART:UART\|uart_tx:UART_TX_INST\"" {  } { { "db/ip/final_system_qsys/submodules/uart.sv" "UART_TX_INST" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520960665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.sv(62) " "Verilog HDL assignment warning at uart_tx.sv(62): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/final_system_qsys/submodules/uart_tx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart_tx.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619520960665 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.sv(81) " "Verilog HDL assignment warning at uart_tx.sv(81): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/final_system_qsys/submodules/uart_tx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart_tx.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619520960665 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.sv(91) " "Verilog HDL assignment warning at uart_tx.sv(91): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/final_system_qsys/submodules/uart_tx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart_tx.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619520960665 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.sv(111) " "Verilog HDL assignment warning at uart_tx.sv(111): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/final_system_qsys/submodules/uart_tx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart_tx.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619520960665 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_mm_master FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|avalon_mm_master:masterUART " "Elaborating entity \"avalon_mm_master\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|avalon_mm_master:masterUART\"" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "masterUART" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_uart.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520960676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_EXTERNAL_MEM FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem " "Elaborating entity \"FINAL_SYSTEM_QSYS_EXTERNAL_MEM\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "external_mem" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520960702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" "the_altsyncram" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520960844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520960861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520960862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FINAL_SYSTEM_QSYS_EXTERNAL_MEM.hex " "Parameter \"init_file\" = \"FINAL_SYSTEM_QSYS_EXTERNAL_MEM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520960862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520960862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 64 " "Parameter \"maximum_depth\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520960862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520960862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520960862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520960862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520960862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520960862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520960862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520960862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520960862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520960862 ""}  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619520960862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5mh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5mh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5mh1 " "Found entity 1: altsyncram_5mh1" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/altsyncram_5mh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520960939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520960939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5mh1 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated " "Elaborating entity \"altsyncram_5mh1\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520960945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_INSTRUCCION_MEM FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem " "Elaborating entity \"FINAL_SYSTEM_QSYS_INSTRUCCION_MEM\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "instruccion_mem" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520961309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" "the_altsyncram" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520961335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520961347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520961347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FINAL_SYSTEM_QSYS_INSTRUCCION_MEM.hex " "Parameter \"init_file\" = \"FINAL_SYSTEM_QSYS_INSTRUCCION_MEM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520961347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520961347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 64 " "Parameter \"maximum_depth\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520961347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520961347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520961347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520961347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520961347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520961347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520961347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520961347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520961347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619520961347 ""}  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619520961347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j0i1 " "Found entity 1: altsyncram_j0i1" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/altsyncram_j0i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520961425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520961425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j0i1 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_j0i1:auto_generated " "Elaborating entity \"altsyncram_j0i1\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_j0i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520961429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_Avalon FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0 " "Elaborating entity \"top_Avalon\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "risc_v_avalon_0" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520961786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC " "Elaborating entity \"top\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\"" {  } { { "db/ip/final_system_qsys/submodules/top_avalon.sv" "top_RISC" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top_avalon.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520961806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regIF_ID FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regIF_ID:IF_ID " "Elaborating entity \"regIF_ID\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regIF_ID:IF_ID\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "IF_ID" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520961837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regID_EX FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regID_EX:ID_EX " "Elaborating entity \"regID_EX\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regID_EX:ID_EX\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "ID_EX" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520961857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regEX_MEM FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regEX_MEM:EX_MEM " "Elaborating entity \"regEX_MEM\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regEX_MEM:EX_MEM\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "EX_MEM" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520961887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMEM_WB FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regMEM_WB:MEM_WB " "Elaborating entity \"regMEM_WB\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regMEM_WB:MEM_WB\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "MEM_WB" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520961916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regPC FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regPC:PC_a " "Elaborating entity \"regPC\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regPC:PC_a\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "PC_a" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520961938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|ALU:ALU\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "ALU" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520961954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|registers:Registers " "Elaborating entity \"registers\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|registers:Registers\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "Registers" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520961977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|ImmGen:ImmGen " "Elaborating entity \"ImmGen\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|ImmGen:ImmGen\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "ImmGen" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|adder:Add " "Elaborating entity \"adder\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|adder:Add\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "Add" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|MUX:MUXAddSum " "Elaborating entity \"MUX\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|MUX:MUXAddSum\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "MUXAddSum" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|ALUControl:ALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|ALUControl:ALUControl\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "ALUControl" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|control:conrtol " "Elaborating entity \"control\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|control:conrtol\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "conrtol" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FUnit FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|FUnit:FUnit " "Elaborating entity \"FUnit\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|FUnit:FUnit\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "FUnit" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3 FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|MUX3:Mux_reg1 " "Elaborating entity \"MUX3\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|MUX3:Mux_reg1\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "Mux_reg1" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDet FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|HazardDet:HazardDet " "Elaborating entity \"HazardDet\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|HazardDet:HazardDet\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "HazardDet" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX9b FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|MUX9b:MuxContr " "Elaborating entity \"MUX9b\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|MUX9b:MuxContr\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "MuxContr" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryControl FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|memoryControl:controlInstr " "Elaborating entity \"memoryControl\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|memoryControl:controlInstr\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "controlInstr" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readControl FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|readControl:RdControl " "Elaborating entity \"readControl\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|readControl:RdControl\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "RdControl" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debugMode FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug " "Elaborating entity \"debugMode\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\"" {  } { { "db/ip/final_system_qsys/submodules/top_avalon.sv" "SystemDebug" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top_avalon.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_slave_MM_interface FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug " "Elaborating entity \"avalon_slave_MM_interface\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\"" {  } { { "db/ip/final_system_qsys/submodules/debugmode.sv" "slave_debug" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/debugmode.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexLogic FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|interconexLogic:connectLogic " "Elaborating entity \"interconexLogic\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|interconexLogic:connectLogic\"" {  } { { "db/ip/final_system_qsys/submodules/top_avalon.sv" "connectLogic" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top_avalon.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_displays7seg FINAL_SYSTEM_QSYS:u0\|avalon_displays7seg:avalon_displays7seg_0 " "Elaborating entity \"avalon_displays7seg\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_displays7seg:avalon_displays7seg_0\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "avalon_displays7seg_0" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg FINAL_SYSTEM_QSYS:u0\|avalon_displays7seg:avalon_displays7seg_0\|hex7seg:dec0 " "Elaborating entity \"hex7seg\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_displays7seg:avalon_displays7seg_0\|hex7seg:dec0\"" {  } { { "db/ip/final_system_qsys/submodules/avalon_displays7seg.v" "dec0" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_displays7seg.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_0 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_0\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "mm_interconnect_0" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avalonmasteruart_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avalonmasteruart_0_avalon_master_translator\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" "avalonmasteruart_0_avalon_master_translator" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:risc_v_avalon_0_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:risc_v_avalon_0_debug_translator\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" "risc_v_avalon_0_debug_translator" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "mm_interconnect_1" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:external_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:external_mem_s1_translator\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "external_mem_s1_translator" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:risc_v_avalon_0_master_external_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:risc_v_avalon_0_master_external_agent\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "risc_v_avalon_0_master_external_agent" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "avalon_displays7seg_0_avalon_slave_agent" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "avalon_displays7seg_0_avalon_slave_agent_rsp_fifo" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_router FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_router\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "router" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "router_001" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_001\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_001\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "avalon_st_adapter" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_2 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_2\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "mm_interconnect_2" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "rst_controller" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/final_system_qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/final_system_qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "rst_controller_001" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520962936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_ggp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_ggp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_ggp " "Found entity 1: sld_ela_trigger_ggp" {  } { { "db/sld_ela_trigger_ggp.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/sld_ela_trigger_ggp.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520965287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520965287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_sq_sistemariscv_auto_signaltap_0_1_9b14.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_sq_sistemariscv_auto_signaltap_0_1_9b14.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_sq_SistemaRiscV_auto_signaltap_0_1_9b14 " "Found entity 1: sld_reserved_sq_SistemaRiscV_auto_signaltap_0_1_9b14" {  } { { "db/sld_reserved_sq_sistemariscv_auto_signaltap_0_1_9b14.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/sld_reserved_sq_sistemariscv_auto_signaltap_0_1_9b14.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520965415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520965415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_if24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_if24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_if24 " "Found entity 1: altsyncram_if24" {  } { { "db/altsyncram_if24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/altsyncram_if24.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520966769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520966769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520966960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520966960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_uob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_uob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_uob " "Found entity 1: mux_uob" {  } { { "db/mux_uob.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/mux_uob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520967055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520967055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qsc " "Found entity 1: mux_qsc" {  } { { "db/mux_qsc.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/mux_qsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520967504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520967504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520967735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520967735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rgi " "Found entity 1: cntr_rgi" {  } { { "db/cntr_rgi.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/cntr_rgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520968074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520968074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520968154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520968154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gbj " "Found entity 1: cntr_gbj" {  } { { "db/cntr_gbj.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/cntr_gbj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520968334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520968334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dgi " "Found entity 1: cntr_dgi" {  } { { "db/cntr_dgi.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/cntr_dgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520968585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520968585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520968669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520968669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520968839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520968839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520968924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520968924 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520969674 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1619520969815 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.04.27.12:56:14 Progress: Loading sld393bf71e/alt_sld_fab_wrapper_hw.tcl " "2021.04.27.12:56:14 Progress: Loading sld393bf71e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520974764 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520977274 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520977406 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520979589 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520979698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520979802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520979927 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520979929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520979933 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1619520980646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393bf71e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld393bf71e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld393bf71e/alt_sld_fab.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/sld393bf71e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520980915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520980915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520981004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520981004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520981015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520981015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520981097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520981097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520981204 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520981204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520981204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619520981293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520981293 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1619520986315 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/final_system_qsys/submodules/debugmode.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/debugmode.sv" 77 -1 0 } } { "db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1619520986486 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1619520986486 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520988374 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619520992660 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1619520992775 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1619520992775 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520992908 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pablo/Desktop/TFG/SistemaFinal/output_files/SistemaRiscV.map.smsg " "Generated suppressed messages file C:/Users/Pablo/Desktop/TFG/SistemaFinal/output_files/SistemaRiscV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520993765 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 113 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 113 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1619520996365 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619520996514 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619520996514 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6851 " "Implemented 6851 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619520997106 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619520997106 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6407 " "Implemented 6407 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619520997106 ""} { "Info" "ICUT_CUT_TM_RAMS" "380 " "Implemented 380 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1619520997106 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619520997106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619520997162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 27 12:56:37 2021 " "Processing ended: Tue Apr 27 12:56:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619520997162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619520997162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:55 " "Total CPU time (on all processors): 00:01:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619520997162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619520997162 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1619520998662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619520998670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 27 12:56:38 2021 " "Processing started: Tue Apr 27 12:56:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619520998670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1619520998670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SistemaRiscV -c SistemaRiscV " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SistemaRiscV -c SistemaRiscV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1619520998670 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1619520998891 ""}
{ "Info" "0" "" "Project  = SistemaRiscV" {  } {  } 0 0 "Project  = SistemaRiscV" 0 0 "Fitter" 0 0 1619520998892 ""}
{ "Info" "0" "" "Revision = SistemaRiscV" {  } {  } 0 0 "Revision = SistemaRiscV" 0 0 "Fitter" 0 0 1619520998892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1619520999094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1619520999094 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SistemaRiscV EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SistemaRiscV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1619520999174 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619520999235 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619520999235 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1619520999641 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1619520999656 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619521000254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619521000254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619521000254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619521000254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619521000254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619521000254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619521000254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619521000254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619521000254 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1619521000254 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 20318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619521000274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 20320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619521000274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 20322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619521000274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 20324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619521000274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 20326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619521000274 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1619521000274 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1619521000285 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1619521001216 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1619521002904 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619521002912 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619521002912 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1619521002912 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1619521002912 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/pablo/desktop/tfg/sistemafinal/db/ip/final_system_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/pablo/desktop/tfg/sistemafinal/db/ip/final_system_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1619521002944 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regID_EX:ID_EX\|aALUOP\[1\] CLK " "Register FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regID_EX:ID_EX\|aALUOP\[1\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619521002985 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1619521002985 "|top_QSYS_RISC|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1619521003035 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1619521003035 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1619521003035 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1619521003035 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1619521003043 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1619521003043 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1619521003043 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1619521003043 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619521003624 ""}  } { { "top_QSYS_RISC.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/top_QSYS_RISC.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 20306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619521003624 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619521003624 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 7625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619521003624 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619521003624 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[15\] " "Destination node FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[15\]" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619521003624 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[7\] " "Destination node FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[7\]" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619521003624 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[23\] " "Destination node FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[23\]" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619521003624 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[31\] " "Destination node FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[31\]" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619521003624 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[14\] " "Destination node FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[14\]" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619521003624 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[6\] " "Destination node FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[6\]" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619521003624 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[22\] " "Destination node FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[22\]" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619521003624 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[30\] " "Destination node FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[30\]" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619521003624 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[13\] " "Destination node FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[13\]" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619521003624 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[5\] " "Destination node FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\|readdata\[5\]" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619521003624 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1619521003624 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1619521003624 ""}  } { { "db/ip/final_system_qsys/submodules/altera_reset_controller.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619521003624 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619521003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 10302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619521003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 10316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619521003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 8288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619521003630 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1619521003630 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 9722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619521003630 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST  " "Automatically promoted node RST " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619521003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\] " "Destination node FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]" {  } { { "db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 2847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619521003630 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1619521003630 ""}  } { { "top_QSYS_RISC.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/top_QSYS_RISC.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 0 { 0 ""} 0 2843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619521003630 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1619521004480 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619521004484 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619521004490 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619521004494 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619521004515 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1619521004535 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1619521004535 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1619521004544 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1619521004756 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1619521004765 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1619521004765 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619521005786 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1619521005796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1619521008555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619521009688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1619521009793 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1619521013185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619521013185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1619521014175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/Pablo/Desktop/TFG/SistemaFinal/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1619521021034 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1619521021034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1619521022474 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1619521022474 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1619521022474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619521022484 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.41 " "Total time spent on timing analysis during the Fitter is 1.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1619521022764 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619521022855 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619521023645 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619521023645 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619521024369 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619521026022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pablo/Desktop/TFG/SistemaFinal/output_files/SistemaRiscV.fit.smsg " "Generated suppressed messages file C:/Users/Pablo/Desktop/TFG/SistemaFinal/output_files/SistemaRiscV.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1619521027785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5779 " "Peak virtual memory: 5779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619521029669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 27 12:57:09 2021 " "Processing ended: Tue Apr 27 12:57:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619521029669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619521029669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619521029669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1619521029669 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1619521030812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619521030819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 27 12:57:10 2021 " "Processing started: Tue Apr 27 12:57:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619521030819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1619521030819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SistemaRiscV -c SistemaRiscV " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SistemaRiscV -c SistemaRiscV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1619521030819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1619521031404 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1619521034874 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1619521034974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619521035396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 27 12:57:15 2021 " "Processing ended: Tue Apr 27 12:57:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619521035396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619521035396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619521035396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1619521035396 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1619521036054 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1619521036818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619521036827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 27 12:57:16 2021 " "Processing started: Tue Apr 27 12:57:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619521036827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521036827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SistemaRiscV -c SistemaRiscV " "Command: quartus_sta SistemaRiscV -c SistemaRiscV" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521036827 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1619521037036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521037759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521037759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521037815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521037815 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521038439 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619521038617 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619521038617 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1619521038617 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521038617 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/pablo/desktop/tfg/sistemafinal/db/ip/final_system_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/pablo/desktop/tfg/sistemafinal/db/ip/final_system_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521038650 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regID_EX:ID_EX\|ainstr4b\[1\] CLK " "Register FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regID_EX:ID_EX\|ainstr4b\[1\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619521038684 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521038684 "|top_QSYS_RISC|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1619521038725 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1619521038725 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521038725 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1619521038725 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1619521038741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.788 " "Worst-case setup slack is 43.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521038841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521038841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.788               0.000 altera_reserved_tck  " "   43.788               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521038841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521038841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521038856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521038856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521038856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521038856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.529 " "Worst-case recovery slack is 94.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521038866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521038866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.529               0.000 altera_reserved_tck  " "   94.529               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521038866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521038866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.374 " "Worst-case removal slack is 1.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521038876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521038876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.374               0.000 altera_reserved_tck  " "    1.374               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521038876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521038876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.558 " "Worst-case minimum pulse width slack is 49.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521038876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521038876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.558               0.000 altera_reserved_tck  " "   49.558               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521038876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521038876 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619521038986 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619521038986 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619521038986 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619521038986 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.564 ns " "Worst Case Available Settling Time: 342.564 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619521038986 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619521038986 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521038986 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1619521038995 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521039025 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521039889 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regID_EX:ID_EX\|ainstr4b\[1\] CLK " "Register FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regID_EX:ID_EX\|ainstr4b\[1\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619521040244 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521040244 "|top_QSYS_RISC|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1619521040256 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1619521040256 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521040256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.397 " "Worst-case setup slack is 44.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.397               0.000 altera_reserved_tck  " "   44.397               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521040298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521040314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.052 " "Worst-case recovery slack is 95.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.052               0.000 altera_reserved_tck  " "   95.052               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521040325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.259 " "Worst-case removal slack is 1.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.259               0.000 altera_reserved_tck  " "    1.259               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521040335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.485 " "Worst-case minimum pulse width slack is 49.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.485               0.000 altera_reserved_tck  " "   49.485               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521040339 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619521040435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619521040435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619521040435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619521040435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.302 ns " "Worst Case Available Settling Time: 343.302 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619521040435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619521040435 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521040435 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1619521040448 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regID_EX:ID_EX\|ainstr4b\[1\] CLK " "Register FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regID_EX:ID_EX\|ainstr4b\[1\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619521040704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521040704 "|top_QSYS_RISC|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1619521040714 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1619521040714 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521040714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.963 " "Worst-case setup slack is 46.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.963               0.000 altera_reserved_tck  " "   46.963               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521040732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521040749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.058 " "Worst-case recovery slack is 97.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.058               0.000 altera_reserved_tck  " "   97.058               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521040759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.649 " "Worst-case removal slack is 0.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.649               0.000 altera_reserved_tck  " "    0.649               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521040771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.454 " "Worst-case minimum pulse width slack is 49.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.454               0.000 altera_reserved_tck  " "   49.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619521040775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521040775 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619521040875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619521040875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619521040875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619521040875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.619 ns " "Worst Case Available Settling Time: 346.619 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619521040875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619521040875 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521040875 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521041292 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521041294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4912 " "Peak virtual memory: 4912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619521041404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 27 12:57:21 2021 " "Processing ended: Tue Apr 27 12:57:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619521041404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619521041404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619521041404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521041404 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus Prime Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619521042157 ""}
