"dpll5_ck"	,	L_2
flags	,	V_6
"osc_sys_ck"	,	L_5
DPLL5_FREQ_FOR_USBHOST	,	V_13
dpll5_clk	,	V_11
hw	,	V_2
TI_CLK_DPLL4_DENY_REPROGRAM	,	V_7
parent_rate	,	V_4
rate	,	V_3
omap3_clk_lock_dpll5	,	F_6
dpll5_m2_clk	,	V_12
omap2_clk_switch_mpurate_at_boot	,	F_13
clk_get	,	F_7
clk_prepare_enable	,	F_9
clk_hw	,	V_1
cpu_is_omap34xx	,	F_12
ret	,	V_14
"arm_fck"	,	L_7
u8	,	T_1
clk	,	V_10
"dpll5_m2_ck"	,	L_3
omap3xxx_clk_arch_init	,	F_11
omap3_dpll4_set_rate_and_parent	,	F_4
index	,	V_9
clk_disable_unprepare	,	F_10
omap3_noncore_dpll_set_rate	,	F_3
"clock: DPLL4 cannot change rate due to silicon 'Limitation 2.5' on 3430ES1.\n"	,	L_1
EINVAL	,	V_8
omap3_dpll4_set_rate	,	F_1
ti_clk_features	,	V_5
omap3_noncore_dpll_set_rate_and_parent	,	F_5
"dpll1_ck"	,	L_4
__init	,	T_2
pr_err	,	F_2
omap2_clk_print_new_rates	,	F_14
clk_set_rate	,	F_8
"core_ck"	,	L_6
