{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496760057076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496760057080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 16:40:56 2017 " "Processing started: Tue Jun 06 16:40:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496760057080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760057080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGACOMMEXAMPLE -c v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACOMMEXAMPLE -c v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760057080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1496760057505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1496760057505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_TRANSMITTER-RS232_RS232_TRANSMITTER " "Found design unit 1: RS232_TRANSMITTER-RS232_RS232_TRANSMITTER" {  } { { "RS232_TRANSMITTER.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_TRANSMITTER.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069534 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_TRANSMITTER " "Found entity 1: RS232_TRANSMITTER" {  } { { "RS232_TRANSMITTER.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_TRANSMITTER.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_standard_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_standard_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_STANDARD_INTERFACE-RS232_STANDARD_INTERFACE_ARCH " "Found design unit 1: RS232_STANDARD_INTERFACE-RS232_STANDARD_INTERFACE_ARCH" {  } { { "RS232_STANDARD_INTERFACE.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_STANDARD_INTERFACE.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069540 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_STANDARD_INTERFACE " "Found entity 1: RS232_STANDARD_INTERFACE" {  } { { "RS232_STANDARD_INTERFACE.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_STANDARD_INTERFACE.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_RECEIVER-RS232_RECEIVER_ARCH " "Found design unit 1: RS232_RECEIVER-RS232_RECEIVER_ARCH" {  } { { "RS232_RECEIVER.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_RECEIVER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069545 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_RECEIVER " "Found entity 1: RS232_RECEIVER" {  } { { "RS232_RECEIVER.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_RECEIVER.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_MEMORY-RS232_MEMORY_ARCH " "Found design unit 1: RS232_MEMORY-RS232_MEMORY_ARCH" {  } { { "RS232_MEMORY.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_MEMORY.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069553 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_MEMORY " "Found entity 1: RS232_MEMORY" {  } { { "RS232_MEMORY.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_MEMORY.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_interface_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rs232_interface_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_INTERFACE_PKG " "Found design unit 1: RS232_INTERFACE_PKG" {  } { { "RS232_INTERFACE_PKG.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_INTERFACE_PKG.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_INTERFACE-RS232_INTERFACE_ARCH " "Found design unit 1: RS232_INTERFACE-RS232_INTERFACE_ARCH" {  } { { "RS232_INTERFACE.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_INTERFACE.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069564 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_INTERFACE " "Found entity 1: RS232_INTERFACE" {  } { { "RS232_INTERFACE.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/RS232_INTERFACE.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA-FPGA_ARCH " "Found design unit 1: FPGA-FPGA_ARCH" {  } { { "FPGA.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/FPGA.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069569 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA " "Found entity 1: FPGA" {  } { { "FPGA.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/FPGA.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXAMPLE-EXAMPLE_ARCH " "Found design unit 1: EXAMPLE-EXAMPLE_ARCH" {  } { { "EXAMPLE.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/EXAMPLE.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069574 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXAMPLE " "Found entity 1: EXAMPLE" {  } { { "EXAMPLE.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/EXAMPLE.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "command_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file command_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMMAND_CONTROL-COMMAND_CONTROL_ARCH " "Found design unit 1: COMMAND_CONTROL-COMMAND_CONTROL_ARCH" {  } { { "COMMAND_CONTROL.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/COMMAND_CONTROL.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069583 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMMAND_CONTROL " "Found entity 1: COMMAND_CONTROL" {  } { { "COMMAND_CONTROL.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/COMMAND_CONTROL.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintoascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintoascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BINTOASCII-BINTOASCII_ARCH " "Found design unit 1: BINTOASCII-BINTOASCII_ARCH" {  } { { "BINTOASCII.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/BINTOASCII.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069587 ""} { "Info" "ISGN_ENTITY_NAME" "1 BINTOASCII " "Found entity 1: BINTOASCII" {  } { { "BINTOASCII.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/BINTOASCII.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asciitobin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asciitobin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASCIITOBIN-ASCIITOBIN_ARCH " "Found design unit 1: ASCIITOBIN-ASCIITOBIN_ARCH" {  } { { "ASCIITOBIN.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ASCIITOBIN.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069591 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASCIITOBIN " "Found entity 1: ASCIITOBIN" {  } { { "ASCIITOBIN.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ASCIITOBIN.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/acorn_coprocesor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file acorn/acorn_coprocesor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 acorn_coprocesor " "Found entity 1: acorn_coprocesor" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/acorn_coprocesor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state-A1 " "Found design unit 1: state-A1" {  } { { "ACORN/state.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/state.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069599 ""} { "Info" "ISGN_ENTITY_NAME" "1 state " "Found entity 1: state" {  } { { "ACORN/state.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/state.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/fbk128.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/fbk128.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FBK128-A1 " "Found design unit 1: FBK128-A1" {  } { { "ACORN/FBK128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/FBK128.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069603 ""} { "Info" "ISGN_ENTITY_NAME" "1 FBK128 " "Found entity 1: FBK128" {  } { { "ACORN/FBK128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/FBK128.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069603 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" KSG128.vhd(16) " "VHDL syntax error at KSG128.vhd(16) near text \";\";  expecting \")\", or \",\"" {  } { { "ACORN/KSG128.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/KSG128.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/ksg128.vhd 0 0 " "Found 0 design units, including 0 entities, in source file acorn/ksg128.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-A1 " "Found design unit 1: memory-A1" {  } { { "ACORN/memory.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/memory.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069622 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "ACORN/memory.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/memory.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-A1 " "Found design unit 1: controller-A1" {  } { { "ACORN/controller.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069629 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "ACORN/controller.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m-A1 " "Found design unit 1: m-A1" {  } { { "ACORN/m.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/m.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069636 ""} { "Info" "ISGN_ENTITY_NAME" "1 m " "Found entity 1: m" {  } { { "ACORN/m.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/m.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/status_multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/status_multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status_multiplexer-A1 " "Found design unit 1: status_multiplexer-A1" {  } { { "ACORN/status_multiplexer.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/status_multiplexer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069644 ""} { "Info" "ISGN_ENTITY_NAME" "1 status_multiplexer " "Found entity 1: status_multiplexer" {  } { { "ACORN/status_multiplexer.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/status_multiplexer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/token_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/token_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 token_checker-A1 " "Found design unit 1: token_checker-A1" {  } { { "ACORN/token_checker.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/token_checker.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069649 ""} { "Info" "ISGN_ENTITY_NAME" "1 token_checker " "Found entity 1: token_checker" {  } { { "ACORN/token_checker.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/token_checker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/add_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/add_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_one-A1 " "Found design unit 1: add_one-A1" {  } { { "ACORN/add_one.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/add_one.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069655 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_one " "Found entity 1: add_one" {  } { { "ACORN/add_one.vhd" "" { Text "E:/MUC/FPGACOMMEXAMPLE_01.06.2017/ACORN/add_one.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496760069655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069655 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496760069847 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 06 16:41:09 2017 " "Processing ended: Tue Jun 06 16:41:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496760069847 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496760069847 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496760069847 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760069847 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496760070575 ""}
