Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Fri Nov 04 14:35:22 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...
WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.m
   hs line 449 - deprecated core for architecture 'virtex2p'!


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...

Overriding IP level properties ...


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 1
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 9
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000111
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\o
   pb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\o
   pb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\l
   ab3_slave\data\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave) tool
   is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\l
   ab3_slave\data\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave) tool
   is overriding PARAMETER C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...



Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 193 - 3 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 203 - 1 master(s) : 9 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 443 - 1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 345 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 10.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 147 - Running XST synthesis


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 164 - Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 170 - Running XST synthesis


IPNAME:reset_block_wrapper INSTANCE:reset_block -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 177 - Running XST synthesis


IPNAME:plb_wrapper INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 193 - Running XST synthesis


IPNAME:opb_wrapper INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 203 - Running XST synthesis


IPNAME:plb2opb_wrapper INSTANCE:plb2opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 211 - Running XST synthesis


IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 222 - Running XST synthesis


IPNAME:sysace_compactflash_wrapper INSTANCE:sysace_compactflash -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 237 - Running XST synthesis


IPNAME:leds_4bit_wrapper INSTANCE:leds_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 253 - Running XST synthesis


IPNAME:dipsws_4bit_wrapper INSTANCE:dipsws_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 266 - Running XST synthesis


IPNAME:pushbuttons_5bit_wrapper INSTANCE:pushbuttons_5bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 279 - Running XST synthesis


IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 294 - Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_wrapper INSTANCE:plb_bram_if_cntlr_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 335 - Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_bram_wrapper INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 345 - Running XST synthesis


IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 351 - Running XST synthesis


IPNAME:sysclk_inv_wrapper INSTANCE:sysclk_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 361 - Running XST synthesis


IPNAME:clk90_inv_wrapper INSTANCE:clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 370 - Running XST synthesis


IPNAME:ddr_clk90_inv_wrapper INSTANCE:ddr_clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 379 - Running XST synthesis


IPNAME:dcm_0_wrapper INSTANCE:dcm_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 388 - Running XST synthesis


IPNAME:dcm_1_wrapper INSTANCE:dcm_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 405 - Running XST synthesis


IPNAME:vga_framebuffer_wrapper INSTANCE:vga_framebuffer -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 424 - Running XST synthesis


IPNAME:dcr_v29_0_wrapper INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 443 - Running XST synthesis


IPNAME:opb2dcr_bridge_0_wrapper INSTANCE:opb2dcr_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 449 - Running XST synthesis


IPNAME:audio_codec_wrapper INSTANCE:audio_codec -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 458 - Running XST synthesis


IPNAME:lab3_slave_0_wrapper INSTANCE:lab3_slave_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 473 - Running XST synthesis



Running NGCBUILD ...
IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 294 - Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc
../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper/ddr_256mb_32mx64_rank1_row
13_col10_cl2_5_wrapper.ngc" ...


Executing edif2ngd -noa
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\implementa
tion\ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.edn"
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"...
Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\implementa
tion\ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper\ddr_256mb_32mx64_rank1_row
13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc" ...

Writing NGCBUILD log file
"../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.blc"...

NGCBUILD done.
IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 351 - Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -uc
opb_intc_0_wrapper.ucf -sd .. opb_intc_0_wrapper.ngc ../opb_intc_0_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/opb_intc_0_wrapper/opb_intc_0_wrapper.ngc" ...



Applying constraints in "opb_intc_0_wrapper.ucf" to the design...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_0_wrapper.ngc" ...

Writing NGCBUILD log file "../opb_intc_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...



Total run time: 338.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\" "C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\Xilinx91i\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================




=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2689: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2697: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2705: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2713: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2721: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2729: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2737: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2745: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2753: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2761: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2769: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2777: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2785: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2793: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2801: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2809: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2817: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2825: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2833: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2841: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2849: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2857: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2865: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2873: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2881: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2889: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2897: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2905: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2913: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2921: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2929: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2937: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2945: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2953: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2961: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2969: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2977: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2985: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2993: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3001: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3009: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3017: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3025: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3033: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3041: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3049: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3057: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3065: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3073: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3081: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3089: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3097: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3105: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3113: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3121: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3129: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3137: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3145: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3153: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3161: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3169: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3177: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3185: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3193: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3201: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3209: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3217: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3225: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3233: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3241: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3249: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3257: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3265: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3273: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3281: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3289: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3297: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3305: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3313: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3321: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3329: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3337: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3345: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3353: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3361: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3369: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3377: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3385: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3393: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3401: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3409: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3417: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3425: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3433: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3441: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3449: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3457: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3465: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3473: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3481: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3489: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_PLB_SMErr<2>> is assigned but never used.
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_PLB_SMBusy<2>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/ppc405_0_wrapper.ngc>.


Reading core <../implementation/ppc405_1_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/reset_block_wrapper.ngc>.


Reading core <../implementation/plb_wrapper.ngc>.


Reading core <../implementation/opb_wrapper.ngc>.


Reading core <../implementation/plb2opb_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/sysace_compactflash_wrapper.ngc>.


Reading core <../implementation/leds_4bit_wrapper.ngc>.


Reading core <../implementation/dipsws_4bit_wrapper.ngc>.
Reading core <../implementation/pushbuttons_5bit_wrapper.ngc>.
Reading core <../implementation/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.


Reading core <../implementation/opb_intc_0_wrapper.ngc>.
Reading core <../implementation/sysclk_inv_wrapper.ngc>.


Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/vga_framebuffer_wrapper.ngc>.


Reading core <../implementation/dcr_v29_0_wrapper.ngc>.
Reading core <../implementation/opb2dcr_bridge_0_wrapper.ngc>.


Reading core <../implementation/audio_codec_wrapper.ngc>.


Reading core <../implementation/lab3_slave_0_wrapper.ngc>.


Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.
Loading core <ppc405_1_wrapper> for timing and area information for instance <ppc405_1>.


Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <reset_block_wrapper> for timing and area information for instance <reset_block>.
Loading core <plb_wrapper> for timing and area information for instance <plb>.
Loading core <opb_wrapper> for timing and area information for instance <opb>.
Loading core <plb2opb_wrapper> for timing and area information for instance <plb2opb>.


Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <sysace_compactflash_wrapper> for timing and area information for instance <sysace_compactflash>.
Loading core <leds_4bit_wrapper> for timing and area information for instance <leds_4bit>.
Loading core <dipsws_4bit_wrapper> for timing and area information for instance <dipsws_4bit>.
Loading core <pushbuttons_5bit_wrapper> for timing and area information for instance <pushbuttons_5bit>.
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_256mb_32mx64_rank1_row13_col10_cl2_5>.


Loading core <plb_bram_if_cntlr_1_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1>.
Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.
Loading core <opb_intc_0_wrapper> for timing and area information for instance <opb_intc_0>.
Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <vga_framebuffer_wrapper> for timing and area information for instance <vga_framebuffer>.


Loading core <dcr_v29_0_wrapper> for timing and area information for instance <dcr_v29_0>.
Loading core <opb2dcr_bridge_0_wrapper> for timing and area information for instance <opb2dcr_bridge_0>.
Loading core <audio_codec_wrapper> for timing and area information for instance <audio_codec>.
Loading core <lab3_slave_0_wrapper> for timing and area information for instance <lab3_slave_0>.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_S

ETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 28 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_S

ETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 28 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 



Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 221

Cell Usage :
# BELS                             : 4699
#      BUF                         : 1
#      GND                         : 29
#      INV                         : 126
#      LUT1                        : 142
#      LUT2                        : 455
#      LUT2_D                      : 20
#      LUT2_L                      : 5
#      LUT3                        : 687
#      LUT3_D                      : 18
#      LUT3_L                      : 23
#      LUT4                        : 1572
#      LUT4_D                      : 48
#      LUT4_L                      : 63
#      MULT_AND                    : 28
#      MUXCY                       : 818
#      MUXCY_D                     : 16
#      MUXCY_L                     : 54
#      MUXF5                       : 161
#      MUXF6                       : 1
#      VCC                         : 28
#      XORCY                       : 404
# FlipFlops/Latches                : 3529
#      FD                          : 298
#      FD_1                        : 21
#      FDC                         : 110
#      FDCE                        : 356
#      FDCPE                       : 5
#      FDDRRSE                     : 24
#      FDE                         : 311
#      FDP                         : 33
#      FDPE                        : 115
#      FDR                         : 1031
#      FDR_1                       : 24
#      FDRE                        : 925
#      FDRS                        : 76
#      FDRS_1                      : 1
#      FDRSE                       : 34
#      FDS                         : 107
#      FDS_1                       : 33
#      FDSE                        : 24
#      OFDDRRSE                    : 1
# RAMS                             : 241
#      RAM16X1D                    : 174
#      RAMB16_S18_S36              : 1
#      RAMB16_S1_S1                : 64
#      RAMB16_S36_S36              : 2
# Shift Registers                  : 74
#      SRL16                       : 54
#      SRL16_1                     : 1
#      SRL16E                      : 19
# Clock Buffers                    : 7
#      BUFG                        : 5
#      BUFGP                       : 2
# IO Buffers                       : 218
#      IBUF                        : 17
#      IBUFG                       : 2
#      IOBUF                       : 101
#      OBUF                        : 98
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 3
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    3114  out of  13696    22%  
 Number of Slice Flip Flops:          3156  out of  27392    11%  
 Number of 4 input LUTs:              3581  out of  27392    13%  
    Number used as logic:             3159
    Number used as Shift registers:     74
    Number used as RAMs:               348
 Number of IOs:                        221
 Number of bonded IOBs:                220  out of    556    39%  
    IOB Flip Flops:                    373
 Number of BRAMs:                       67  out of    136    49%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                          | Clock buffer(FF name)                                                                                                                                                                          | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                                                                               | 3046  |
fpga_0_net_gnd_pin_OBUF                                                                                                                                                               | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_8)                                                                                                                         | 65    |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                                                                                                                                             | BUFGP                                                                                                                                                                                          | 92    |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 72    |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 378   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU133)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | IBUFG                                                                                                                                                                                          | 4     |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0+vga_framebuffer/DCM_pixclk.DCM_pixclk:CLKDV                                                                                                                   | 130   |
fpga_0_Audio_Codec_Bit_Clk_pin                                                                                                                                                        | BUFGP                                                                                                                                                                                          | 132   |
audio_codec/Sln_retry                                                                                                                                                                 | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+


INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                                                                | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
opb/OPB_Rst(opb/opb/POR_FF_I:Q)                                                                                                                                                                                                                                                                                                                                                  | NONE(leds_4bit/leds_4bit/gpio_core_1/gpio_OE_3)                                                                                                                                                | 167   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst:Q)                                                                                         | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU223)| 240   |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                                                                                                                               | NONE(dcm_0/dcm_0/rst_delay_2)                                                                                                                                                                  | 4     |
plb2opb/plb2opb/PLB_abort_regd_clear(plb2opb/plb2opb/I_PLB_abort_regd_clear:O)                                                                                                                                                                                                                                                                                                   | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                          | 1     |


plb2opb/BGO_dcrDBus<31>(plb2opb/XST_GND:G)                                                                                                                                                                                                                                                                                                                                       | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                          | 4     |
plb2opb/plb2opb/PLBside_reset_OPB_timeout_onRd(plb2opb/plb2opb/I_OPB_timeout_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                     | NONE(plb2opb/plb2opb/I_OPB_timeout_Reg)                                                                                                                                                        | 1     |
plb2opb/plb2opb/PLBside_reset_OPB_retry_onRd(plb2opb/plb2opb/I_B_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                                 | NONE(plb2opb/plb2opb/I_A_side_Reg)                                                                                                                                                             | 1     |
plb2opb/plb2opb/OPBside_reset_Read_inprog_negedge_regd(plb2opb/plb2opb/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                                                                                                                                                                                                                               | NONE(plb2opb/plb2opb/I_Read_inprog_negedge_Reg)                                                                                                                                                | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                                                                                                                                                                       | NONE(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3)                                                                                                    | 6     |
plb/PLB_Rst(plb/plb/POR_FF2_I:Q)                                                                                                                                                                                                                                                                                                                                                 | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[59].RDDATA_HIREG)      | 130   |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/DDR_DQ_ECC_t<6>(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                                                                                                                                     | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[1].RDDQS_REG)           | 8     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU133)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)| 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                                                                                                                    | NONE(dcm_1/dcm_1/rsti)                                                                                                                                                                         | 4     |
audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset1:O)                                                                                                                                                                                                                                                                      | NONE(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/bitnum_i_3)                                                                                                               | 37    |
audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                     | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                       | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 8.916ns (Maximum Frequency: 112.154MHz)
   Minimum input arrival time before clock: 6.886ns
   Maximum output required time after clock: 5.405ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 8.916ns (frequency: 112.154MHz)
  Total number of paths / destination ports: 158694 / 8845
-------------------------------------------------------------------------


Delay:               8.916ns (Levels of Logic = 20)
  Source:            plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[47].RAM_FF_I (FF)
  Destination:       plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].RAM_FF_I (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[47].RAM_FF_I to plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].RAM_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.370   0.657  plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[47].RAM_FF_I (BGO_ABus<15>)
     end scope: 'plb2opb'
     begin scope: 'opb'
     end scope: 'opb'
     begin scope: 'lab3_slave_0'
     LUT3:I0->O            1   0.275   0.000  lab3_slave_0/Mcompar_SL_DBusEn_cmp_le0000_lut<0> (lab3_slave_0/N20)
     MUXCY:S->O            1   0.334   0.000  lab3_slave_0/Mcompar_SL_DBusEn_cmp_le0000_cy<0> (lab3_slave_0/Mcompar_SL_DBusEn_cmp_le0000_cy<0>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Mcompar_SL_DBusEn_cmp_le0000_cy<1> (lab3_slave_0/Mcompar_SL_DBusEn_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Mcompar_SL_DBusEn_cmp_le0000_cy<2> (lab3_slave_0/Mcompar_SL_DBusEn_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Mcompar_SL_DBusEn_cmp_le0000_cy<3> (lab3_slave_0/Mcompar_SL_DBusEn_cmp_le0000_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Mcompar_SL_DBusEn_cmp_le0000_cy<4> (lab3_slave_0/Mcompar_SL_DBusEn_cmp_le0000_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/Mcompar_SL_DBusEn_cmp_le0000_cy<5> (lab3_slave_0/Mcompar_SL_DBusEn_cmp_le0000_cy<5>)
     MUXCY:CI->O           4   0.416   0.549  lab3_slave_0/Mcompar_SL_DBusEn_cmp_le0000_cy<6> (lab3_slave_0/SL_DBusEn_cmp_le0000)
     LUT3:I0->O            1   0.275   0.332  lab3_slave_0/Sl_xferAck1 (Sl_xferAck)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     MUXF5:S->O            1   0.539   0.370  opb/ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I/Y_0_or000011_f5 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I/Y_0_or0000_map6)
     LUT4:I3->O            1   0.275   0.000  opb/ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I/Y_0_or0000131 (N677)
     MUXF5:I0->O          15   0.303   0.721  opb/ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I/Y_0_or000013_f5 (OPB_xferAck)
     end scope: 'opb'
     begin scope: 'plb2opb'
     LUT3:I1->O            1   0.275   0.467  plb2opb/OPB_IF_I/OPB_xfer_rd_data_rst11 (plb2opb/opb_xfer_rd_data_rst1)
     LUT4:I0->O            1   0.275   0.349  plb2opb/XFER_IF_I/ff_rst8 (plb2opb/XFER_IF_I/ff_rst_map4)
     LUT4_L:I2->LO         1   0.275   0.138  plb2opb/XFER_IF_I/ff_rst41_SW0 (N741)
     LUT4:I3->O           72   0.275   0.728  plb2opb/XFER_IF_I/ff_rst41 (plb2opb/XFER_IF_I/ff_rst)
     FDRE:R                    0.536          plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].RAM_FF_I
    ----------------------------------------
    Total                      8.916ns (4.605ns logic, 4.311ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Clock period: 2.458ns (frequency: 406.909MHz)
  Total number of paths / destination ports: 197 / 67
-------------------------------------------------------------------------
Delay:               2.458ns (Levels of Logic = 3)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (FF)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3 (FF)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising



  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.370   0.657  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1)
     LUT3:I0->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW01 (N89)
     MUXF5:I1->O           1   0.303   0.369  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW0_f5 (N71)
     LUT4:I3->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In)
     FDC:D                     0.208          sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
    ----------------------------------------
    Total                      2.458ns (1.431ns logic, 1.027ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 2.916ns (frequency: 342.883MHz)
  Total number of paths / destination ports: 1579 / 811
-------------------------------------------------------------------------
Delay:               2.916ns (Levels of Logic = 6)
  Source:            ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 (FF)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252 (FF)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.533  BU197 (N500)
     LUT4:I0->O            1   0.275   0.000  BU238 (N1485)
     MUXCY:S->O            1   0.334   0.000  BU239 (N1489)
     MUXCY:CI->O           1   0.036   0.000  BU242 (N1488)
     MUXCY:CI->O           1   0.036   0.000  BU245 (N1487)
     MUXCY_D:CI->LO        0   0.416   0.000  BU248 (N1486)
     XORCY:CI->O           1   0.708   0.000  BU251 (N1492)
     FDPE:D                    0.208          BU252
    ----------------------------------------
    Total                      2.916ns (2.383ns logic, 0.533ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Clock period: 5.465ns (frequency: 182.996MHz)
  Total number of paths / destination ports: 1902 / 190
-------------------------------------------------------------------------
Delay:               2.732ns (Levels of Logic = 3)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (FF)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1 (FF)


  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin falling
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             5   0.370   0.466  audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (audio_codec/AC97_FIFO_I/ac97_core_I/data_in<18>)
     LUT4:I3->O            1   0.275   0.467  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000113 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000_map33)
     LUT4_D:I0->O          2   0.275   0.396  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000144 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000)
     LUT4:I2->O            1   0.275   0.000  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In)
     FDC:D                     0.208          audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
    ----------------------------------------
    Total                      2.732ns (1.403ns logic, 1.329ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 804 / 206
-------------------------------------------------------------------------
Offset:              6.886ns (Levels of Logic = 21)
  Source:            exp_io_61_pin (PAD)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9 (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: exp_io_61_pin to audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.878   0.533  exp_io_61_pin_IBUF (exp_io_61_pin_IBUF)
     begin scope: 'lab3_slave_0'
     LUT3:I0->O            1   0.275   0.430  lab3_slave_0/Sl_DBus<30>11 (lab3_slave_0/Sl_DBus<30>_map6)
     LUT4:I1->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<30>261 (N266)
     MUXF5:I0->O           1   0.303   0.349  lab3_slave_0/Sl_DBus<30>26_f5 (Sl_DBus<30>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I2->O            1   0.275   0.000  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_30_or0000111 (N689)
     MUXF5:I0->O           2   0.303   0.396  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_30_or000011_f5 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_30_or0000_map6)
     LUT3:I2->O           37   0.275   0.696  opb/OPB_DBus_I/Y_30_or00001 (OPB_DBus<30>)
     end scope: 'opb'
     begin scope: 'audio_codec'
     LUT4:I2->O            2   0.275   0.378  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_and0000_inv1 (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_and0000_inv)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<0> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<0>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<1> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<1>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<2> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<3> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<3>)


     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<4> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<5> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<6> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<7> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<7>)
     MUXCY:CI->O           0   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<8> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<8>)
     XORCY:CI->O           1   0.708   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_xor<9> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address9)
     FDCE:D                    0.208          audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9
    ----------------------------------------
    Total                      6.886ns (4.104ns logic, 2.783ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.418ns (Levels of Logic = 2)
  Source:            fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> (PAD)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1 (FF)
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.878   0.331  iobuf_7 (fpga_0_SysACE_CompactFlash_SysACE_MPD_I<8>)
     begin scope: 'sysace_compactflash'
     FDCE:D                    0.208          sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
    ----------------------------------------
    Total                      1.418ns (1.086ns logic, 0.331ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878

   0.378  iobuf_100 (fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_256mb_32mx64_rank1_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.583ns (Levels of Logic = 2)
  Source:            fpga_0_Audio_Codec_SData_In_pin (PAD)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4 (FF)
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin falling

  Data Path: fpga_0_Audio_Codec_SData_In_pin to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.331  fpga_0_Audio_Codec_SData_In_pin_IBUF (fpga_0_Audio_Codec_SData_In_pin_IBUF)
     begin scope: 'audio_codec'
     SRL16_1:D                 0.373          audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
    ----------------------------------------
    Total                      1.583ns (1.251ns logic, 0.331ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 423 / 154
-------------------------------------------------------------------------
Offset:              5.405ns (Levels of Logic = 5)
  Source:            lab3_slave_0/lab3_slave_0/count_1 (FF)
  Destination:       exp_io_67_pin (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: lab3_slave_0/lab3_slave_0/count_1 to exp_io_67_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.370   0.658  lab3_slave_0/count_1 (lab3_slave_0/count<1>)
     LUT3:I0->O            1   0.275   0.000  lab3_slave_0/mux_3 (lab3_slave_0/N26)
     MUXF5:I1->O           7   0.303   0.601  lab3_slave_0/mux_2_f5 (lab3_slave_0/final_digit<3>)
     LUT4:I0->O            1   0.275   0.332  lab3_slave_0/segments_4_or00001 (exp_io_71_s)
     end scope: 'lab3_slave_0'
     OBUF:I->O                 2.592          exp_io_71_pin_OBUF (exp_io_71_pin)
    ----------------------------------------
    Total                      5.405ns (3.815ns logic, 1.590ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 42 / 26
-------------------------------------------------------------------------
Offset:              3.293ns (Levels of Logic = 2)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Destination:       fpga_0_SysACE_CompactFlash_SysACE_CEN_pin (PAD)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG to fpga_0_SysACE_CompactFlash_SysACE_CEN_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------


     FDP:C->Q              1   0.370   0.332  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (SysACE_CEN)
     end scope: 'sysace_compactflash'
     OBUF:I->O                 2.592          fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF (fpga_0_SysACE_CompactFlash_SysACE_CEN_pin)
    ----------------------------------------
    Total                      3.293ns (2.962ns logic, 0.332ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.359ns (Levels of Logic = 2)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (FF)
  Destination:       fpga_0_Audio_Codec_Sync_pin (PAD)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i to fpga_0_Audio_Codec_Sync_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.397  audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (Sync)
     end scope: 'audio_codec'
     OBUF:I->O                 2.592          fpga_0_Audio_Codec_Sync_pin_OBUF (fpga_0_Audio_Codec_Sync_pin)
    ----------------------------------------
    Total                      3.359ns (2.962ns logic, 0.397ns route)
                                       (88.2% logic, 11.8% route)

=========================================================================


CPU : 41.51 / 41.59 s | Elapsed : 41.00 / 41.00 s
 
--> 

Total memory usage is 231404 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  104 (   0 filtered)
Number of infos    :   27 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..


*********************************************
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  
.... Copying flowfile C:/Xilinx91i/xilinx/data/fpga.flw into working directory
D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementat
ion 

Using Flow File:
D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementat
ion/fpga.flw 
Using Option File(s): 
 D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementat
ion/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/system.ngc" ...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/ppc405_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/ppc405_1_wrapper.ngc"...


Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/jtagppc_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/reset_block_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/plb_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/opb_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/plb2opb_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/sysace_compactflash_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/leds_4bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/dipsws_4bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/pushbuttons_5bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/plb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/plb_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/opb_intc_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/sysclk_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/clk90_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/ddr_clk90_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/dcm_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/dcm_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/vga_framebuffer_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/dcr_v29_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/opb2dcr_bridge_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/audio_codec_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/lab3_slave_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...


INFO:NgdBuild:738 - A case sensitive search for the INST, PAD, or NET element
   referred to by a constraint entry in 'system.ucf' that accompanies this
   design has failed, while a case insensitive search is in progress. The result
   of the case insensitive search will be used, but messages will accompany each
   and every use of a case insensitive result. Constraints are case sensitive
   with respect to user-specified identifiers, which includes names of logic
   elements in a design.
INFO:NgdBuild:740 - "system.ucf" Line 553: Found case insensitive match for NET
   name 'EXP_IO_37_pin'. NET is 'exp_io_37_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 554: Found case insensitive match for NET
   name 'EXP_IO_37_pin'. NET is 'exp_io_37_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 555: Found case insensitive match for NET
   name 'EXP_IO_37_pin'. NET is 'exp_io_37_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 556: Found case insensitive match for NET
   name 'EXP_IO_37_pin'. NET is 'exp_io_37_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 557: Found case insensitive match for NET
   name 'EXP_IO_37_pin'. NET is 'exp_io_37_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 559: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 560: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 565: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 566: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 567: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 568: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 569: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 571: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 572: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 577: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 578: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 579: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 580: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 581: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 583: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 584: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 589: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 590: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 602: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 603: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 604: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 605: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 606: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_i

o_48_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 610: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 611: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 612: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 613: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 614: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 618: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 619: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 620: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 621: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 622: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 624: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 625: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 626: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 627: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 628: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 630: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 631: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 632: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 633: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 634: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 636: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 637: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 638: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 639: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 640: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 642: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 643: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 644: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 645: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 646: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 648: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 649: Found case insensitive match for NET
   name 'EXP_IO_5

7_pin'. NET is 'exp_io_57_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 650: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 651: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 652: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 654: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 655: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 656: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 657: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 658: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 660: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 661: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 662: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 663: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 664: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 666: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 667: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 668: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 669: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 670: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 672: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 673: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 678: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 679: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 680: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 681: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 682: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 684: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 685: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 690: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 691: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 696: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 697: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 698: Found case insensitive match for NET
   name 'EXP_IO_6

5_pin'. NET is 'exp_io_65_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 699: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 700: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 702: Found case insensitive match for NET
   name 'EXP_IO_66_pin'. NET is 'exp_io_66_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 703: Found case insensitive match for NET
   name 'EXP_IO_66_pin'. NET is 'exp_io_66_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 708: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 709: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 710: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 711: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 712: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 714: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 715: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 720: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 721: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 722: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 723: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 724: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 726: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 727: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 732: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 733: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 734: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 735: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 736: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 738: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 739: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 744: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 745: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 746: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 747: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 748: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 750: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 751: Found case insensitive match for NET
   name 'EXP_IO_7

4_pin'. NET is 'exp_io_74_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 756: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 757: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 758: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 759: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 760: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 762: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 763: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.

Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "dcm_0_dcm_0_CLK0_BUF", used in period specification
   "TS_dcm_0_dcm_0_CLK0_BUF", was traced into DCM instance
   "vga_framebuffer/vga_framebuffer/DCM_pixclk.DCM_pixclk". The following new
   TNM groups and period specifications were generated at the DCM output(s):
   CLKDV: TS_vga_framebuffer_vga_framebuffer_CLKDV=PERIOD
vga_framebuffer_vga_framebuffer_CLKDV TS_dcm_0_dcm_0_CLK0_BUF*4 HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[63].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[62].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[61].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[60].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[59].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[58].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[57].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[56].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[55].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[54].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[53].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[52].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[51].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[50].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[49].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[48].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[47].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[46].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[45].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[44].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[43].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[42].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[41].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[40].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[39].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[38].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[37].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[36].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[35].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[34].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[33].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[32].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[31].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[30].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[29].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[28].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[27].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[26].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[25].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[24].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[23].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[22].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[21].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[20].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[19].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[18].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[17].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[16].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[15].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[14].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[13].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[12].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[11].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[10].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[9].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[8].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[7].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[6].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[5].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[4].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[3].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[2].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[1].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[0].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_RDCE_REG' has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN

_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_


   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[28].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[27].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[26].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[25].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[24].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[23].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I

/OPB_DBUS_REG_GEN[22].OPB_DBUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[21].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[20].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[19].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[18].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[17].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[16].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[15].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[14].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[13].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[12].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[11].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 224

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...


Running related packing...
Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   32
Logic Utilization:
  Number of Slice Flip Flops:       2,799 out of  27,392   10%
  Number of 4 input LUTs:           2,316 out of  27,392    8%
Logic Distribution:
  Number of occupied Slices:        2,683 out of  13,696   19%
  Number of Slices containing only related logic:   2,683 out of   2,683  100%
  Number of Slices containing unrelated logic:          0 out of   2,683    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          2,963 out of  27,392   10%
  Number used as logic:             2,316
  Number used as a route-thru:        231
  Number used for Dual Port RAMs:     342
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:      74

  Number of bonded IOBs:              220 out of     556   39%
    IOB Flip Flops:                   335
    IOB Dual-Data Rate Flops:          24
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                67 out of     136   49%
  Number of GCLKs:                      7 out of      16   43%
  Number of DCMs:                       3 out of       8   37%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,503,717
Additional JTAG gate count for IOBs:  10,560
Peak Memory Usage:  246 MB
Total REAL time to MAP completion:  16 secs 
Total CPU time to MAP completion:   16 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BUFGMUXs                        7 out of 16     43%
   Number of DCMs                            3 out of 8      37%
   Number of External IOBs                 220 out of 556    39%
      Number of LOCed IOBs                 220 out of 220   100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        67 out of 136    49%
   Number of SLICEs                       2683 out of 13696  19%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 7 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:995c37) REAL time: 12 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 12 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 12 secs 

Phase 4.2


......
......................
Phase 4.2 (Checksum:990a0f) REAL time: 15 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 15 secs 

Phase 6.3


Phase 6.3 (Checksum:39386fa) REAL time: 15 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 16 secs 

Phase 8.8
............


......


..

.............


......


.....


..


Phase 8.8 (Checksum:11d8637) REAL time: 32 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 33 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 46 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 46 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 46 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 46 secs 



REAL time consumed by placer: 49 secs 
CPU  time consumed by placer: 49 secs 


Writing design to file system.ncd


Total REAL time to Placer completion: 50 secs 
Total CPU time to Placer completion: 50 secs 

Starting Router



Phase 1: 22883 unrouted;       REAL time: 59 secs 



Phase 2: 18663 unrouted;       REAL time: 1 mins 



Phase 3: 3311 unrouted;       REAL time: 1 mins 7 secs 

Phase 4: 3311 unrouted; (12654)      REAL time: 1 mins 7 secs 



Phase 5: 3336 unrouted; (18)      REAL time: 1 mins 8 secs 

Phase 6: 3339 unrouted; (0)      REAL time: 1 mins 8 secs 



Phase 7: 0 unrouted; (0)      REAL time: 1 mins 13 secs 



Phase 8: 0 unrouted; (0)      REAL time: 1 mins 17 secs 



WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 mins 18 secs 
Total CPU time to Router completion: 1 mins 18 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX3S| No   | 1806 |  0.281     |  1.258      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Audio_Codec_B |              |      |      |            |             |
|    it_Clk_pin_BUFGP |     BUFGMUX0S| No   |   79 |  0.165     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX5P| No   |  202 |  0.151     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|vga_framebuffer/vga_ |              |      |      |            |             |
|framebuffer/buffered |              |      |      |            |             |
|        _pixel_clock |     BUFGMUX7P| No   |   92 |  0.251     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP |     BUFGMUX1S| No   |   62 |  0.114     |  1.241      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX2P| No   |   50 |  0.145     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.215     |  1.374      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.223     |  1.753      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.158ns|     9.842ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.238ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.230ns|     9.080ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.452ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_vga_framebuffer_vga_framebuffer_CLKDV  | SETUP   |     1.925ns|    32.300ns|       0|           0
  = PERIOD TIMEGRP         "vga_framebuffer | HOLD    |     0.553ns|            |       0|           0
  _vga_framebuffer_CLKDV" TS_dcm_0_dcm_0_CL |         |            |            |        |            
  K0_BUF * 4         HIGH 50%               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     5.650ns|     4.350ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.490ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.468ns|     1.532ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.727ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.691ns|     1.309ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.530ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP   |    25.187ns|     4.813ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD    |     0.456ns|            |       0|           0
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "fpga_0_Audio_Codec_Bit_Clk_pin_BUFGP | SETUP   |    37.382ns|     6.803ns|       0|           0
  /IBUFG" PERIOD = 81.38 ns HIGH 50%        | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  PATH "TS_RST1_path" TIG                   | SETUP   |         N/A|     4.210ns|     N/A|           0
------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.



Total REAL time to PAR completion: 1 mins 21 secs 
Total CPU time to PAR completion: 1 mins 20 secs 

Peak Memory Usage:  327 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 136725 paths, 0 nets, and 19124 connections

Design statistics:
   Minimum period:  32.300ns (Maximum frequency:  30.960MHz)


Analysis completed Fri Nov 04 14:44:12 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 8 secs 


xflow done!
*********************************************


Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Fri Nov 04 14:44:17 2011

Running DRC.


WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_41_pin/exp_io_41_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_50_pin/exp_io_50_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_43_pin/exp_io_43_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_52_pin/exp_io_52_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_60_pin/exp_io_60_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_53_pin/exp_io_53_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_37_pin/exp_io_37_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_62_pin/exp_io_62_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_54_pin/exp_io_54_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_71_pin/exp_io_71_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_55_pin/exp_io_55_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_48_pin/exp_io_48_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_56_pin/exp_io_56_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_57_pin/exp_io_57_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_73_pin/exp_io_73_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_58_pin/exp_io_58_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_75_pin/exp_io_75_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_59_pin/exp_io_59_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_67_pin/exp_io_67_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_69_pin/exp_io_69_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/RGB_BRAM/vga_framebuffer/v
   ga_framebuffer/RGB_BRAM_U4/RGB_BRAM.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.


DRC detected 0 errors and 27 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 system.mss 



Output Directory (-od)		:
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\
Part (-p)			: virtex2p

Software Specification file	: system.mss


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.m
   hs line 449 - deprecated core for architecture 'virtex2p'!
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 1
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 9
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000111
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\o
   pb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\o
   pb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\l
   ab3_slave\data\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave) tool
   is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\l
   ab3_slave\data\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave) tool
   is overriding PARAMETER C_OPB_DWIDTH value to 32



Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 193 - 3 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 203 - 1 master(s) : 9 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 443 - 1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 



INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - opb
WARNING:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.m
   hs line 203 - No Driver Found for instance opb. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance opb

  - RS232_Uart_1
  - SysACE_CompactFlash
  - LEDs_4Bit
  - DIPSWs_4Bit
  - PushButtons_5Bit
  - opb_intc_0
  - VGA_FrameBuffer
  - Audio_Codec
  - lab3_slave_0
  - DDR_256MB_32MX64_rank1_row13_col10_cl2_5
  - plb_bram_if_cntlr_1
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\Xilinx91i\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\standalone_v1_00_a\ ...



Copying files for driver uartlite_v1_02_a from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_02_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\uartlite_v1_02_a\ ...



Copying files for driver sysace_v1_01_a from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\sysace_v1_01_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\sysace_v1_01_a\ ...



Copying files for driver gpio_v2_01_a from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\gpio_v2_01_a\ ...



Copying files for driver intc_v1_00_c from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\intc_v1_00_c\ ...



Copying files for driver tft_ref_v1_00_a from
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\drivers\tft
_ref_v1_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\tft_ref_v1_00_a\ ...



Copying files for driver ac97_v2_00_a from
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\drivers\ac9
7_v2_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\ac97_v2_00_a\ ...



Copying files for driver ddr_v1_00_b from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\ddr_v1_00_b\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\ddr_v1_00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\cpu_ppc405_v1_00_a\ ...



Copying files for library xilfatfs_v1_00_a from
C:\Xilinx91i\EDK\sw\lib\sw_services\xilfatfs_v1_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\xilfatfs_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 



Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling  src/xilfatfs_alloc.c


Compiling  src/xilfatfs_close.c


Compiling  src/xilfatfs_directory.c


Compiling  src/xilfatfs_fat.c


Compiling  src/xilfatfs_fat16.c


Compiling  src/xilfatfs_fat32.c


Compiling  src/xilfatfs_filespec.c


Compiling  src/xilfatfs_filestatus.c


Compiling  src/xilfatfs_open.c


Compiling  src/xilfatfs_part.c


src/xilfatfs_part.c: In function 'get_partition_info':
src/xilfatfs_part.c:107: warning: implicit declaration of function 'xil_printf'


Compiling  src/xilfatfs_read.c


Compiling  src/xilfatfs_wd.c


Compiling  src/xilfatfs_stats.c


Compiling  src/xilfatfs_bufcache.c


Compiling  src/xilfatfs_sysace.c


make clean


Compiling uartlite


Compiling sysace


Compiling gpio


Compiling intc


Compiling tft


Compiling ac97


Compiling ddr


Compiling cpu_ppc405



Libraries generated in
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
b\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\Xilinx91i\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_1\li
bsrc\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_1\li
bsrc\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_1\li
b\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 


powerpc-eabi-gcc -O2 TestApp_Peripheral/src/alienCodes.c TestApp_Peripheral/src/bullets.c TestApp_Peripheral/src/coord_objects.c TestApp_Peripheral/src/drawUtils.c TestApp_Peripheral/src/explosion.c TestApp_Peripheral/src/OPB_Int.c TestApp_Peripheral/src/sound.c TestApp_Peripheral/src/TestApp_Memory.c TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/text.c TestApp_Peripheral/src/timer.c TestApp_Peripheral/src/wave_header.c TestApp_Peripheral/src/xgpio_intr_tapp_example.c TestApp_Peripheral/src/xgpio_tapp_example.c TestApp_Peripheral/src/xintc_tapp_example.c TestApp_Peripheral/src/xsysace_selftest_example.c TestApp_Peripheral/src/slave.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc405_0/include/  -ITestApp_Peripheral/src/  -L./ppc405_0/lib/  \
  


TestApp_Peripheral/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/bullets.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/coord_objects.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/explosion.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/OPB_Int.c:1:
TestApp_Peripheral/src/OPB_Int.h:14:7: warning: no newline at end of file


TestApp_Peripheral/src/sound.c: In function 'getFileFromCF':
TestApp_Peripheral/src/sound.c:112: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/sound.c:167:2: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/TestApp_Memory.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.c:2:
TestApp_Peripheral/src/OPB_Int.h:14:7: warning: no newline at end of file
TestApp_Peripheral/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
TestApp_Peripheral/src/TestApp_Memory.c:396: warning: previous implicit declaration of 'drawAllLives' was here
TestApp_Peripheral/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
TestApp_Peripheral/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


TestApp_Peripheral/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file
TestApp_Peripheral/src/text.c:343:2: warning: no newline at end of file


In file included from TestApp_Peripheral/src/slave.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file
TestApp_Peripheral/src/slave.c:18:2: warning: no newline at end of file


powerpc-eabi-size TestApp_Peripheral/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  67766	   5580	  31260	 104606	  1989e	TestApp_Peripheral/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\l
   ab3_slave\data\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool
   is overriding PARAMETER C_FAMILY value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Peripheral/executable.elf" tag ppc405_0  -o b
implementation/download.bit 


Memory Initialization completed successfully.




*********************************************


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Fri Nov 04 14:47:08 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 TestApp_Peripheral/src/alienCodes.c TestApp_Peripheral/src/bullets.c TestApp_Peripheral/src/coord_objects.c TestApp_Peripheral/src/drawUtils.c TestApp_Peripheral/src/explosion.c TestApp_Peripheral/src/OPB_Int.c TestApp_Peripheral/src/sound.c TestApp_Peripheral/src/TestApp_Memory.c TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/text.c TestApp_Peripheral/src/timer.c TestApp_Peripheral/src/wave_header.c TestApp_Peripheral/src/xgpio_intr_tapp_example.c TestApp_Peripheral/src/xgpio_tapp_example.c TestApp_Peripheral/src/xintc_tapp_example.c TestApp_Peripheral/src/xsysace_selftest_example.c TestApp_Peripheral/src/slave.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc405_0/include/  -ITestApp_Peripheral/src/  -L./ppc405_0/lib/  \
  


TestApp_Peripheral/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/bullets.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/coord_objects.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/explosion.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/OPB_Int.c:1:
TestApp_Peripheral/src/OPB_Int.h:14:7: warning: no newline at end of file


TestApp_Peripheral/src/sound.c: In function 'getFileFromCF':
TestApp_Peripheral/src/sound.c:112: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/sound.c:167:2: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/TestApp_Memory.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file
In file included from TestApp_Peripheral/src/TestApp_Memory.c:2:
TestApp_Peripheral/src/OPB_Int.h:14:7: warning: no newline at end of file
TestApp_Peripheral/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast


TestApp_Peripheral/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
TestApp_Peripheral/src/TestApp_Memory.c:396: warning: previous implicit declaration of 'drawAllLives' was here
TestApp_Peripheral/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
TestApp_Peripheral/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


TestApp_Peripheral/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file
TestApp_Peripheral/src/text.c:343:2: warning: no newline at end of file


In file included from TestApp_Peripheral/src/slave.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file
TestApp_Peripheral/src/slave.c:18:2: warning: no newline at end of file


powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  67838	   5580	  31252	 104670	  198de	TestApp_Peripheral/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************


bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\l
   ab3_slave\data\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool
   is overriding PARAMETER C_FAMILY value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Peripheral/executable.elf" tag ppc405_0  -o b
implementation/download.bit 


Memory Initialization completed successfully.




*********************************************


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0.
 LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Fri Nov 04 15:18:03 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp




Done!

At Local date and time: Fri Nov 04 15:18:11 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..


****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.m
   hs line 460 - deprecated core for architecture 'virtex2p'!
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	



Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 1
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 9
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000111
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\o
   pb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\o
   pb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\l
   ab3_slave\data\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave) tool
   is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\l
   ab3_slave\data\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave) tool
   is overriding PARAMETER C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 204 - 3 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 214 - 1 master(s) : 9 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 454 - 1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 356 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 11.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:ppc405_0_wrapper INSTANCE:ppc405_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 158 - Running XST synthesis


IPNAME:ppc405_1_wrapper INSTANCE:ppc405_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 175 - Running XST synthesis


IPNAME:jtagppc_0_wrapper INSTANCE:jtagppc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 181 - Running XST synthesis


IPNAME:reset_block_wrapper INSTANCE:reset_block -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 188 - Running XST synthesis


IPNAME:plb_wrapper INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 204 - Running XST synthesis


IPNAME:opb_wrapper INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 214 - Running XST synthesis


IPNAME:plb2opb_wrapper INSTANCE:plb2opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 222 - Running XST synthesis


IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 233 - Running XST synthesis


IPNAME:sysace_compactflash_wrapper INSTANCE:sysace_compactflash -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 248 - Running XST synthesis


IPNAME:leds_4bit_wrapper INSTANCE:leds_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 264 - Running XST synthesis


IPNAME:dipsws_4bit_wrapper INSTANCE:dipsws_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 277 - Running XST synthesis


IPNAME:pushbuttons_5bit_wrapper INSTANCE:pushbuttons_5bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 290 - Running XST synthesis


IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 305 - Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_wrapper INSTANCE:plb_bram_if_cntlr_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 346 - Running XST synthesis


IPNAME:plb_bram_if_cntlr_1_bram_wrapper INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 356 - Running XST synthesis


IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 362 - Running XST synthesis


IPNAME:sysclk_inv_wrapper INSTANCE:sysclk_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 372 - Running XST synthesis


IPNAME:clk90_inv_wrapper INSTANCE:clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 381 - Running XST synthesis


IPNAME:ddr_clk90_inv_wrapper INSTANCE:ddr_clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 390 - Running XST synthesis


IPNAME:dcm_0_wrapper INSTANCE:dcm_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 399 - Running XST synthesis


IPNAME:dcm_1_wrapper INSTANCE:dcm_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 416 - Running XST synthesis


IPNAME:vga_framebuffer_wrapper INSTANCE:vga_framebuffer -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 435 - Running XST synthesis


IPNAME:dcr_v29_0_wrapper INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 454 - Running XST synthesis


IPNAME:opb2dcr_bridge_0_wrapper INSTANCE:opb2dcr_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 460 - Running XST synthesis


IPNAME:audio_codec_wrapper INSTANCE:audio_codec -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 469 - Running XST synthesis


IPNAME:lab3_slave_0_wrapper INSTANCE:lab3_slave_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 484 - Running XST synthesis



Running NGCBUILD ...
IPNAME:ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper
INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 305 - Running NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc
../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper/ddr_256mb_32mx64_rank1_row
13_col10_cl2_5_wrapper.ngc" ...


Executing edif2ngd -noa
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\implementa
tion\ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.edn"
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"


Release 9.1.02i - edif2ngd J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 9.1.02i edif2ngd J.33
INFO:NgdBuild - Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Writing module to
"ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"...
Loading design module
"D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\implementa
tion\ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper\ddr_256mb_32mx64_rank1_row
13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc" ...

Writing NGCBUILD log file
"../ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.blc"...

NGCBUILD done.
IPNAME:opb_intc_0_wrapper INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 362 - Running NGCBUILD

Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -uc
opb_intc_0_wrapper.ucf -sd .. opb_intc_0_wrapper.ngc ../opb_intc_0_wrapper.ngc

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/opb_intc_0_wrapper/opb_intc_0_wrapper.ngc" ...



Applying constraints in "opb_intc_0_wrapper.ucf" to the design...



Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../opb_intc_0_wrapper.ngc" ...

Writing NGCBUILD log file "../opb_intc_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...



Total run time: 344.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\" "C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\Xilinx91i\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" in Library work.


Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2744: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2752: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2760: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2768: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2776: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2784: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2792: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2808: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2816: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2824: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2832: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2840: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2848: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2856: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2864: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2872: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2880: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2888: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2896: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2904: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2912: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2920: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2928: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2936: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2944: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2952: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2960: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2968: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2976: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2984: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3000: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3008: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3016: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3024: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3032: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3040: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3048: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3056: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3064: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3072: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3080: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3088: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3096: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3104: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3112: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3120: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3128: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3136: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3144: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3152: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3160: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3168: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3176: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3184: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3192: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3200: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3208: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3216: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3224: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3232: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3240: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3248: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3256: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3264: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3272: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3280: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3288: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3296: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3304: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3312: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3320: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3328: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3336: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3344: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3352: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3360: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3368: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3376: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3384: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3392: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3400: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3408: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3416: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3424: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3432: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3440: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3448: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3456: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3464: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3472: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3480: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3488: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3496: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3504: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3512: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3520: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3528: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3536: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3544: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_PLB_SMErr<2>> is assigned but never used.
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_PLB_SMBusy<2>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/ppc405_0_wrapper.ngc>.


Reading core <../implementation/ppc405_1_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/reset_block_wrapper.ngc>.


Reading core <../implementation/plb_wrapper.ngc>.


Reading core <../implementation/opb_wrapper.ngc>.
Reading core <../implementation/plb2opb_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.


Reading core <../implementation/sysace_compactflash_wrapper.ngc>.


Reading core <../implementation/leds_4bit_wrapper.ngc>.
Reading core <../implementation/dipsws_4bit_wrapper.ngc>.
Reading core <../implementation/pushbuttons_5bit_wrapper.ngc>.


Reading core <../implementation/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.


Reading core <../implementation/opb_intc_0_wrapper.ngc>.
Reading core <../implementation/sysclk_inv_wrapper.ngc>.
Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.


Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/vga_framebuffer_wrapper.ngc>.


Reading core <../implementation/dcr_v29_0_wrapper.ngc>.
Reading core <../implementation/opb2dcr_bridge_0_wrapper.ngc>.


Reading core <../implementation/audio_codec_wrapper.ngc>.


Reading core <../implementation/lab3_slave_0_wrapper.ngc>.


Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.


Loading core <ppc405_1_wrapper> for timing and area information for instance <ppc405_1>.
Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <reset_block_wrapper> for timing and area information for instance <reset_block>.
Loading core <plb_wrapper> for timing and area information for instance <plb>.
Loading core <opb_wrapper> for timing and area information for instance <opb>.
Loading core <plb2opb_wrapper> for timing and area information for instance <plb2opb>.


Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <sysace_compactflash_wrapper> for timing and area information for instance <sysace_compactflash>.
Loading core <leds_4bit_wrapper> for timing and area information for instance <leds_4bit>.
Loading core <dipsws_4bit_wrapper> for timing and area information for instance <dipsws_4bit>.
Loading core <pushbuttons_5bit_wrapper> for timing and area information for instance <pushbuttons_5bit>.
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_256mb_32mx64_rank1_row13_col10_cl2_5>.


Loading core <plb_bram_if_cntlr_1_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1>.
Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.
Loading core <opb_intc_0_wrapper> for timing and area information for instance <opb_intc_0>.
Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <vga_framebuffer_wrapper> for timing and area information for instance <vga_framebuffer>.


Loading core <dcr_v29_0_wrapper> for timing and area information for instance <dcr_v29_0>.
Loading core <opb2dcr_bridge_0_wrapper> for timing and area information for instance <opb2dcr_bridge_0>.
Loading core <audio_codec_wrapper> for timing and area information for instance <audio_codec>.
Loading core <lab3_slave_0_wrapper> for timing and area information for instance <lab3_slave_0>.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATE

MACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 28 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 


INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATE

MACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 28 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 


INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 



Final Macro Processing ...



=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 232

Cell Usage :
# BELS                             : 4709
#      BUF                         : 1
#      GND                         : 29
#      INV                         : 126
#      LUT1                        : 142
#      LUT2                        : 455
#      LUT2_D                      : 20
#      LUT2_L                      : 5
#      LUT3                        : 687
#      LUT3_D                      : 18
#      LUT3_L                      : 23
#      LUT4                        : 1582
#      LUT4_D                      : 48
#      LUT4_L                      : 63
#      MULT_AND                    : 28
#      MUXCY                       : 818
#      MUXCY_D                     : 16
#      MUXCY_L                     : 54
#      MUXF5                       : 161
#      MUXF6                       : 1
#      VCC                         : 28
#      XORCY                       : 404
# FlipFlops/Latches                : 3539
#      FD                          : 298
#      FD_1                        : 21
#      FDC                         : 110
#      FDCE                        : 356
#      FDCPE                       : 5
#      FDDRRSE                     : 24
#      FDE                         : 321
#      FDP                         : 33
#      FDPE                        : 115
#      FDR                         : 1031
#      FDR_1                       : 24
#      FDRE                        : 925
#      FDRS                        : 76
#      FDRS_1                      : 1
#      FDRSE                       : 34
#      FDS                         : 107
#      FDS_1                       : 33
#      FDSE                        : 24
#      OFDDRRSE                    : 1
# RAMS                             : 241
#      RAM16X1D                    : 174
#      RAMB16_S18_S36              : 1
#      RAMB16_S1_S1                : 64
#      RAMB16_S36_S36              : 2
# Shift Registers                  : 74
#      SRL16                       : 54
#      SRL16_1                     : 1
#      SRL16E                      : 19
# Clock Buffers                    : 7
#      BUFG                        : 5
#      BUFGP                       : 2
# IO Buffers                       : 229
#      IBUF                        : 17
#      IBUFG                       : 2
#      IOBUF                       : 101
#      OBUF                        : 109
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 3
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    3120  out of  13696    22%  
 Number of Slice Flip Flops:          3166  out of  27392    11%  
 Number of 4 input LUTs:              3591  out of  27392    13%  
    Number used as logic:             3169
    Number used as Shift registers:     74
    Number used as RAMs:               348
 Number of IOs:                        232
 Number of bonded IOBs:                231  out of    556    41%  
    IOB Flip Flops:                    373
 Number of BRAMs:                       67  out of    136    49%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                          | Clock buffer(FF name)                                                                                                                                                                          | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                                                                               | 3056  |
fpga_0_net_gnd_pin_OBUF                                                                                                                                                               | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_6)                                                                                                                         | 65    |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                                                                                                                                             | BUFGP                                                                                                                                                                                          | 92    |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 72    |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 378   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU240)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU133)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | IBUFG                                                                                                                                                                                          | 4     |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0+vga_framebuffer/DCM_pixclk.DCM_pixclk:CLKDV                                                                                                                   | 130   |
fpga_0_Audio_Codec_Bit_Clk_pin                                                                                                                                                        | BUFGP                                                                                                                                                                                          | 132   |
audio_codec/Sln_retry                                                                                                                                                                 | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+


INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                                                                | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst:Q)                                                                                         | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU237)| 240   |
opb/OPB_Rst(opb/opb/POR_FF_I:Q)                                                                                                                                                                                                                                                                                                                                                  | NONE(leds_4bit/leds_4bit/gpio_core_1/gpio_OE_3)                                                                                                                                                | 167   |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                                                                                                                               | NONE(dcm_0/dcm_0/rst_delay_1)                                                                                                                                                                  | 4     |


rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
plb2opb/plb2opb/PLB_abort_regd_clear(plb2opb/plb2opb/I_PLB_abort_regd_clear:O)                                                                                                                                                                                                                                                                                                   | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                          | 1     |
plb2opb/BGO_dcrDBus<31>(plb2opb/XST_GND:G)                                                                                                                                                                                                                                                                                                                                       | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                          | 4     |
plb2opb/plb2opb/PLBside_reset_OPB_timeout_onRd(plb2opb/plb2opb/I_OPB_timeout_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                     | NONE(plb2opb/plb2opb/I_OPB_timeout_Reg)                                                                                                                                                        | 1     |
plb2opb/plb2opb/PLBside_reset_OPB_retry_onRd(plb2opb/plb2opb/I_B_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                                 | NONE(plb2opb/plb2opb/I_A_side_Reg)                                                                                                                                                             | 1     |
plb2opb/plb2opb/OPBside_reset_Read_inprog_negedge_regd(plb2opb/plb2opb/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                                                                                                                                                                                                                               | NONE(plb2opb/plb2opb/I_Read_inprog_negedge_Reg)                                                                                                                                                | 1     |
sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                                                                                                                                                                       | NONE(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG2)                                                                                                    | 6     |
plb/PLB_Rst(plb/plb/POR_FF2_I:Q)                                                                                                                                                                                                                                                                                                                                                 | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[9].RDDATA_HIREG)       | 130   |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/DDR_DQ_ECC_t<6>(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                                                                                                                                     | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[0].RDDQS_REG)           | 8     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU133)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU133)| 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                                                                                                                    | NONE(dcm_1/dcm_1/rst_delay_2)                                                                                                                                                                  | 4     |
audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset1:O)                                                                                                                                                                                                                                                                      | NONE(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/bitnum_i_0)                                                                                                               | 37    |
audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                     | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                       | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 9.155ns (Maximum Frequency: 109.235MHz)
   Minimum input arrival time before clock: 6.888ns
   Maximum output required time after clock: 5.405ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 9.155ns (frequency: 109.235MHz)
  Total number of paths / destination ports: 160902 / 8865
-------------------------------------------------------------------------


Delay:               9.155ns (Levels of Logic = 30)
  Source:            plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[40].RAM_FF_I (FF)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[40].RAM_FF_I to audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            12   0.370   0.657  plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[40].RAM_FF_I (BGO_ABus<8>)
     end scope: 'plb2opb'
     begin scope: 'opb'
     end scope: 'opb'
     begin scope: 'lab3_slave_0'
     LUT4:I0->O            1   0.275   0.000  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_lut<0> (N2)
     MUXCY:S->O            1   0.334   0.000  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<0> (lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<0>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<1> (lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<2> (lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<3> (lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<4> (lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<5> (lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<5>)
     MUXCY:CI->O          16   0.416   0.766  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<6> (lab3_slave_0/output_and0000)
     LUT4:I0->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<24>311 (N276)
     MUXF5:I1->O          30   0.303   0.804  lab3_slave_0/Sl_DBus<24>31_f5 (lab3_slave_0/N111)
     LUT4:I0->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<30>261 (N277)
     MUXF5:I0->O           1   0.303   0.350  lab3_slave_0/Sl_DBus<30>26_f5 (Sl_DBus<30>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I2->O            1   0.275   0.000  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_30_or0000111 (N689)
     MUXF5:I0->O           2   0.303   0.396  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_30_or000011_f5 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_30_or0000_map6)
     LUT3:I2->O           38   0.275   0.698  opb/OPB_DBus_I/Y_30_or00001 (OPB_DBus<30>)
     end scope: 'opb'
     begin scope: 'audio_codec'
     LUT4:I2->O            2   0.275   0.378  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_and0000_inv1 (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_and0000_inv)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<0> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<0>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<1> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<1>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<2> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<3> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<4> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<4>)


     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<5> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<6> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<7> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<7>)
     MUXCY:CI->O           0   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<8> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<8>)
     XORCY:CI->O           1   0.708   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_xor<9> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address9)
     FDCE:D                    0.208          audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9
    ----------------------------------------
    Total                      9.155ns (5.106ns logic, 4.049ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Clock period: 2.458ns (frequency: 406.909MHz)
  Total number of paths / destination ports: 197 / 67
-------------------------------------------------------------------------
Delay:               2.458ns (Levels of Logic = 3)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (FF)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3 (FF)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.370   0.657  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1)
     LUT3:I0->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW01 (N89)
     MUXF5:I1->O           1   0.303   0.369  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW0_f5 (N71)
     LUT4:I3->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In)
     FDC:D                     0.208          sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
    ----------------------------------------
    Total                      2.458ns (1.431ns logic, 1.027ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 2.916ns (frequency: 342.883MHz)
  Total number of paths / destination ports: 1579 / 811
-------------------------------------------------------------------------
Delay:               2.916ns (Levels of Logic = 6)
  Source:            ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 (FF)


  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252 (FF)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.533  BU197 (N500)
     LUT4:I0->O            1   0.275   0.000  BU238 (N1485)
     MUXCY:S->O            1   0.334   0.000  BU239 (N1489)
     MUXCY:CI->O           1   0.036   0.000  BU242 (N1488)
     MUXCY:CI->O           1   0.036   0.000  BU245 (N1487)
     MUXCY_D:CI->LO        0   0.416   0.000  BU248 (N1486)
     XORCY:CI->O           1   0.708   0.000  BU251 (N1492)
     FDPE:D                    0.208          BU252
    ----------------------------------------
    Total                      2.916ns (2.383ns logic, 0.533ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Clock period: 5.465ns (frequency: 182.996MHz)
  Total number of paths / destination ports: 1902 / 190
-------------------------------------------------------------------------
Delay:               2.732ns (Levels of Logic = 3)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (FF)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1 (FF)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin falling
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             5   0.370   0.466  audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (audio_codec/AC97_FIFO_I/ac97_core_I/data_in<18>)
     LUT4:I3->O            1   0.275   0.467  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000113 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000_map33)
     LUT4_D:I0->O          2   0.275   0.396  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000144 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000)
     LUT4:I2->O            1   0.275   0.000  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In)
     FDC:D                     0.208          audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
    ----------------------------------------
    Total                      2.732ns (1.403ns logic, 1.329ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 815 / 213
-------------------------------------------------------------------------
Offset:              6.888ns (Levels of Logic = 21)
  Source:            exp_io_61_pin (PAD)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9 (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: exp_io_61_pin to audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.878   0.533  exp_io_61_pin_IBUF (exp_io_61_pin_IBUF)
     begin scope: 'lab3_slave_0'
     LUT3:I0->O            1   0.275   0.430  lab3_slave_0/Sl_DBus<30>11 (lab3_slave_0/Sl_DBus<30>_map6)
     LUT4:I1->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<30>261 (N277)
     MUXF5:I0->O           1   0.303   0.350  lab3_slave_0/Sl_DBus<30>26_f5 (Sl_DBus<30>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I2->O            1   0.275   0.000  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_30_or0000111 (N689)
     MUXF5:I0->O           2   0.303   0.396  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_30_or000011_f5 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_30_or0000_map6)
     LUT3:I2->O           38   0.275   0.698  opb/OPB_DBus_I/Y_30_or00001 (OPB_DBus<30>)
     end scope: 'opb'
     begin scope: 'audio_codec'
     LUT4:I2->O            2   0.275   0.378  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_and0000_inv1 (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_and0000_inv)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<0> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<0>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<1> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<1>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<2> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<3> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<4> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<5> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<6> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<7> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<7>)
     MUXCY:CI->O           0   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<8> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<8>)
     XORCY:CI->O           1   0.708   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_xor<9> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address9)
     FDCE:D                    0.208          audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9
    ----------------------------------------
    Total                      6.888ns (4.104ns logic, 2.784ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.418ns (Levels of Logic = 2)
  Source:            fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> (PAD)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1 (FF)


  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.878   0.331  iobuf_7 (fpga_0_SysACE_CompactFlash_SysACE_MPD_I<8>)
     begin scope: 'sysace_compactflash'
     FDCE:D                    0.208          sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
    ----------------------------------------
    Total                      1.418ns (1.086ns logic, 0.331ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_100 (fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_256mb_32mx64_rank1_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.583ns (Levels of Logic = 2)
  Source:            fpga_0_Audio_Codec_SData_In_pin (PAD)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4 (FF)
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin falling

  Data Path: fpga_0_Audio_Codec_SData_In_pin to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.331  fpga_0_Audio_Codec_SData_In_pin_IBUF (fpga_0_Audio_Codec_SData_In_pin_IBUF)
     begin scope: 'audio_codec'
     SRL16_1:D                 0.373          audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
    ----------------------------------------
    Total                      1.583ns (1.251ns logic, 0.331ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 433 / 164
-------------------------------------------------------------------------


Offset:              5.405ns (Levels of Logic = 5)
  Source:            lab3_slave_0/lab3_slave_0/count_1 (FF)
  Destination:       exp_io_67_pin (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: lab3_slave_0/lab3_slave_0/count_1 to exp_io_67_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.370   0.658  lab3_slave_0/count_1 (lab3_slave_0/count<1>)
     LUT3:I0->O            1   0.275   0.000  lab3_slave_0/mux_3 (lab3_slave_0/N26)
     MUXF5:I1->O           7   0.303   0.601  lab3_slave_0/mux_2_f5 (lab3_slave_0/final_digit<3>)
     LUT4:I0->O            1   0.275   0.332  lab3_slave_0/segments_4_or00001 (exp_io_71_s)
     end scope: 'lab3_slave_0'
     OBUF:I->O                 2.592          exp_io_71_pin_OBUF (exp_io_71_pin)
    ----------------------------------------
    Total                      5.405ns (3.815ns logic, 1.590ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 42 / 26
-------------------------------------------------------------------------
Offset:              3.293ns (Levels of Logic = 2)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Destination:       fpga_0_SysACE_CompactFlash_SysACE_CEN_pin (PAD)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG to fpga_0_SysACE_CompactFlash_SysACE_CEN_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.370   0.332  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (SysACE_CEN)
     end scope: 'sysace_compactflash'
     OBUF:I->O                 2.592          fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF (fpga_0_SysACE_CompactFlash_SysACE_CEN_pin)
    ----------------------------------------
    Total                      3.293ns (2.962ns logic, 0.332ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.359ns (Levels of Logic = 2)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (FF)
  Destination:       fpga_0_Audio_Codec_Sync_pin (PAD)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i to fpga_0_Audio_Codec_Sync_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.397  audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (Sync)
     end scope: 'audio_codec'
     OBUF:I->O                 2.592          fpga_0_Audio_Codec_Sync_pin_OBUF (fpga_0_Audio_Codec_Sync_pin)
    ----------------------------------------
    Total                      3.359ns (2.962ns logic, 0.397ns route)
                                       (88.2% logic, 11.8% route)

=========================================================================


CPU : 43.26 / 43.34 s | Elapsed : 44.00 / 44.00 s
 
--> 

Total memory usage is 231468 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  104 (   0 filtered)
Number of infos    :   27 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..
*********************************************


xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  
.... Copying flowfile C:/Xilinx91i/xilinx/data/fpga.flw into working directory
D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementat
ion 

Using Flow File:
D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementat
ion/fpga.flw 
Using Option File(s): 
 D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementat
ion/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/system.ngc" ...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/ppc405_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/ppc405_1_wrapper.ngc"...


Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/jtagppc_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/reset_block_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/plb_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/opb_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/plb2opb_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/sysace_compactflash_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/leds_4bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/dipsws_4bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/pushbuttons_5bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/plb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/plb_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/opb_intc_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/sysclk_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/clk90_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/ddr_clk90_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/dcm_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/dcm_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/vga_framebuffer_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/dcr_v29_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/opb2dcr_bridge_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/audio_codec_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/lab3_slave_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...


INFO:NgdBuild:738 - A case sensitive search for the INST, PAD, or NET element
   referred to by a constraint entry in 'system.ucf' that accompanies this
   design has failed, while a case insensitive search is in progress. The result
   of the case insensitive search will be used, but messages will accompany each
   and every use of a case insensitive result. Constraints are case sensitive
   with respect to user-specified identifiers, which includes names of logic
   elements in a design.
INFO:NgdBuild:740 - "system.ucf" Line 553: Found case insensitive match for NET
   name 'EXP_IO_37_pin'. NET is 'exp_io_37_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 554: Found case insensitive match for NET
   name 'EXP_IO_37_pin'. NET is 'exp_io_37_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 555: Found case insensitive match for NET
   name 'EXP_IO_37_pin'. NET is 'exp_io_37_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 556: Found case insensitive match for NET
   name 'EXP_IO_37_pin'. NET is 'exp_io_37_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 557: Found case insensitive match for NET
   name 'EXP_IO_37_pin'. NET is 'exp_io_37_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 559: Found case insensitive match for NET
   name 'EXP_IO_38_pin'. NET is 'exp_io_38_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 560: Found case insensitive match for NET
   name 'EXP_IO_38_pin'. NET is 'exp_io_38_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 561: Found case insensitive match for NET
   name 'EXP_IO_38_pin'. NET is 'exp_io_38_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 562: Found case insensitive match for NET
   name 'EXP_IO_38_pin'. NET is 'exp_io_38_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 563: Found case insensitive match for NET
   name 'EXP_IO_38_pin'. NET is 'exp_io_38_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 565: Found case insensitive match for NET
   name 'EXP_IO_35_pin'. NET is 'exp_io_35_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 566: Found case insensitive match for NET
   name 'EXP_IO_35_pin'. NET is 'exp_io_35_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 567: Found case insensitive match for NET
   name 'EXP_IO_35_pin'. NET is 'exp_io_35_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 568: Found case insensitive match for NET
   name 'EXP_IO_35_pin'. NET is 'exp_io_35_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 569: Found case insensitive match for NET
   name 'EXP_IO_35_pin'. NET is 'exp_io_35_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 571: Found case insensitive match for NET
   name 'EXP_IO_36_pin'. NET is 'exp_io_36_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 572: Found case insensitive match for NET
   name 'EXP_IO_36_pin'. NET is 'exp_io_36_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 573: Found case insensitive match for NET
   name 'EXP_IO_36_pin'. NET is 'exp_io_36_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 574: Found case insensitive match for NET
   name 'EXP_IO_36_pin'. NET is 'exp_io_36_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 575: Found case insensitive match for NET
   name 'EXP_IO_36_pin'. NET is 'exp_io_36_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 577: Found case insensitive match for NET
   name 'EXP_IO_33_pin'. NET is 'exp_io_33_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 578: Found case insensitive match for NET
   name 'EXP_IO_33_pin'. NET is 'exp_io_33_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 579: Found case insensitive match for NET
   name 'EXP_IO_33_pin'. NET is 'exp_io_33_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 580: Found case insensitive match for NET
   name 'EXP_IO_33_pin'. NET is 'exp_io_33_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 581: Found case insensitive match for NET
   name 'EXP_IO_33_pin'. NET is 'exp_io_33_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 583: Found case insensitive match for NET
   name 'EXP_IO_34_pin'. NET is 'exp_io_34_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 584: Found case insensitive match for NET
   name 'EXP_IO_34_pin'. NET is 'exp_io_34_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 585: Found case insensitive match for NET
   name 'EXP_IO_34_pin'. NET is 'exp_i

o_34_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 586: Found case insensitive match for NET
   name 'EXP_IO_34_pin'. NET is 'exp_io_34_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 587: Found case insensitive match for NET
   name 'EXP_IO_34_pin'. NET is 'exp_io_34_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 589: Found case insensitive match for NET
   name 'EXP_IO_31_pin'. NET is 'exp_io_31_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 590: Found case insensitive match for NET
   name 'EXP_IO_31_pin'. NET is 'exp_io_31_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 591: Found case insensitive match for NET
   name 'EXP_IO_31_pin'. NET is 'exp_io_31_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 592: Found case insensitive match for NET
   name 'EXP_IO_31_pin'. NET is 'exp_io_31_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 593: Found case insensitive match for NET
   name 'EXP_IO_31_pin'. NET is 'exp_io_31_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 595: Found case insensitive match for NET
   name 'EXP_IO_32_pin'. NET is 'exp_io_32_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 596: Found case insensitive match for NET
   name 'EXP_IO_32_pin'. NET is 'exp_io_32_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 597: Found case insensitive match for NET
   name 'EXP_IO_32_pin'. NET is 'exp_io_32_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 598: Found case insensitive match for NET
   name 'EXP_IO_32_pin'. NET is 'exp_io_32_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 599: Found case insensitive match for NET
   name 'EXP_IO_32_pin'. NET is 'exp_io_32_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 601: Found case insensitive match for NET
   name 'EXP_IO_29_pin'. NET is 'exp_io_29_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 602: Found case insensitive match for NET
   name 'EXP_IO_29_pin'. NET is 'exp_io_29_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 603: Found case insensitive match for NET
   name 'EXP_IO_29_pin'. NET is 'exp_io_29_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 604: Found case insensitive match for NET
   name 'EXP_IO_29_pin'. NET is 'exp_io_29_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 605: Found case insensitive match for NET
   name 'EXP_IO_29_pin'. NET is 'exp_io_29_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 607: Found case insensitive match for NET
   name 'EXP_IO_30_pin'. NET is 'exp_io_30_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 608: Found case insensitive match for NET
   name 'EXP_IO_30_pin'. NET is 'exp_io_30_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 609: Found case insensitive match for NET
   name 'EXP_IO_30_pin'. NET is 'exp_io_30_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 610: Found case insensitive match for NET
   name 'EXP_IO_30_pin'. NET is 'exp_io_30_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 611: Found case insensitive match for NET
   name 'EXP_IO_30_pin'. NET is 'exp_io_30_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 613: Found case insensitive match for NET
   name 'EXP_IO_27_pin'. NET is 'exp_io_27_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 614: Found case insensitive match for NET
   name 'EXP_IO_27_pin'. NET is 'exp_io_27_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 615: Found case insensitive match for NET
   name 'EXP_IO_27_pin'. NET is 'exp_io_27_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 616: Found case insensitive match for NET
   name 'EXP_IO_27_pin'. NET is 'exp_io_27_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 617: Found case insensitive match for NET
   name 'EXP_IO_27_pin'. NET is 'exp_io_27_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 619: Found case insensitive match for NET
   name 'EXP_IO_28_pin'. NET is 'exp_io_28_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 620: Found case insensitive match for NET
   name 'EXP_IO_28_pin'. NET is 'exp_io_28_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 621: Found case insensitive match for NET
   name 'EXP_IO_28_pin'. NET is 'exp_io_28_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 622: Found case insensitive match for NET
   name 'EXP_IO_28_pin'. NET is 'exp_io_28_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 623: Found case insensitive match for NET
   name 'EXP_IO_2

8_pin'. NET is 'exp_io_28_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 625: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 626: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 631: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 632: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 633: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 634: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 635: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 637: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 638: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 643: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 644: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 645: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 646: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 647: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 649: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 650: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 655: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 656: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 668: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 669: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 670: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 671: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 672: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 676: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 677: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 678: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 679: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 680: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 684: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 685: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 686: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 687: Found case insensitive match for NET
   name 'EXP_IO_5

2_pin'. NET is 'exp_io_52_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 688: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 690: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 691: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 692: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 693: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 694: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 696: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 697: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 698: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 699: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 700: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 702: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 703: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 704: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 705: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 706: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 708: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 709: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 710: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 711: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 712: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 714: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 715: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 716: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 717: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 718: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 720: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 721: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 722: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 723: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 724: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 726: Found case insensitive match for NET
   name 'EXP_IO_5

9_pin'. NET is 'exp_io_59_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 727: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 728: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 729: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 730: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 732: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 733: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 734: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 735: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 736: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 738: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 739: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 744: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 745: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 746: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 747: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 748: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 750: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 751: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 756: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 757: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 762: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 763: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 764: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 765: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 766: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 768: Found case insensitive match for NET
   name 'EXP_IO_66_pin'. NET is 'exp_io_66_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 769: Found case insensitive match for NET
   name 'EXP_IO_66_pin'. NET is 'exp_io_66_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 774: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 775: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 776: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 777: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 778: Found case insensitive match for NET
   name 'EXP_IO_6

7_pin'. NET is 'exp_io_67_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 780: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 781: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 786: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 787: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 788: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 789: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 790: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 792: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 793: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 798: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 799: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 800: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 801: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 802: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 804: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 805: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 810: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 811: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 812: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 813: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 814: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 816: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 817: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 822: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 823: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 824: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 825: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 826: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 828: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 829: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.

Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new 

TNM groups and period
   specifications were generated at the DCM output(s):


   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "dcm_0_dcm_0_CLK0_BUF", used in period specification
   "TS_dcm_0_dcm_0_CLK0_BUF", was traced into DCM instance
   "vga_framebuffer/vga_framebuffer/DCM_pixclk.DCM_pixclk". The following new
   TNM groups and period specifications were generated at the DCM output(s):
   CLKDV: TS_vga_framebuffer_vga_framebuffer_CLKDV=PERIOD
vga_framebuffer_vga_framebuffer_CLKDV TS_dcm_0_dcm_0_CLK0_BUF*4 HIGH 50%
WARNING:XdmHelpers:662 - Period specification "TS_dcm_0_dcm_0_CLK0_BUF"
   references the TNM group "dcm_0_dcm_0_CLK0_BUF", which contains both pads and
   synchronous elements. The timing analyzer will ignore the pads for this
   specification. You might want to use a qualifier (e.g. "FFS") on the TNM
   property to remove the pads from this group.

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[63].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[62].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[61].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[60].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[59].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[58].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[57].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[56].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[55].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[54].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/W

O_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[53].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[52].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[51].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[50].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[49].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[48].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[47].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[46].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[45].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[44].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[43].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[42].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[41].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[40].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[39].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[38].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[37].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[36].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[35].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[34].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[33].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[32].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[31].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[30].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[29].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[28].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[27].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[26].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[25].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[24].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[23].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[22].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[21].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[20].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[19].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[18].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[17].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[16].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[15].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[14].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[13].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[12].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[11].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[10].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[9].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[8].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[7].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[6].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR


   _REGS_GEN[5].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[4].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[3].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[2].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[1].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[0].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_

ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN

_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_


   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].

I_SIZE_S_H_REG' has
   unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[28].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[27].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[26].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[25].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[24].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[23].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[22].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[21].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[20].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[19].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[18].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[17].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[16].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[15].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[14].OPB_DBUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[13].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[12].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[11].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 225

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...


Running related packing...
Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   43
Logic Utilization:
  Number of Slice Flip Flops:       2,809 out of  27,392   10%
  Number of 4 input LUTs:           2,326 out of  27,392    8%
Logic Distribution:
  Number of occupied Slices:        2,686 out of  13,696   19%
  Number of Slices containing only related logic:   2,686 out of   2,686  100%
  Number of Slices containing unrelated logic:          0 out of   2,686    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          2,973 out of  27,392   10%
  Number used as logic:             2,326
  Number used as a route-thru:        231
  Number used for Dual Port RAMs:     342
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:      74

  Number of bonded IOBs:              231 out of     556   41%
    IOB Flip Flops:                   335
    IOB Dual-Data Rate Flops:          24
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                67 out of     136   49%
  Number of GCLKs:                      7 out of      16   43%
  Number of DCMs:                       3 out of       8   37%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,503,857
Additional JTAG gate count for IOBs:  11,088
Peak Memory Usage:  246 MB
Total REAL time to MAP completion:  16 secs 
Total CPU time to MAP completion:   16 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".




Device Utilization Summary:

   Number of BUFGMUXs                        7 out of 16     43%
   Number of DCMs                            3 out of 8      37%
   Number of External IOBs                 231 out of 556    41%
      Number of LOCed IOBs                 231 out of 231   100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        67 out of 136    49%
   Number of SLICEs                       2686 out of 13696  19%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 7 secs 
Finished initial Timing Analysis.  REAL time: 7 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:995d41) REAL time: 13 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 13 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 13 secs 

Phase 4.2


......
.........................


Phase 4.2 (Checksum:993683) REAL time: 16 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 16 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 16 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 16 secs 

Phase 8.8
...................


.......


...

............


.......


.......


...


Phase 8.8 (Checksum:123a0d7) REAL time: 33 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 33 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 47 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 47 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 49 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 49 secs 



REAL time consumed by placer: 52 secs 
CPU  time consumed by placer: 51 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 53 secs 
Total CPU time to Placer completion: 52 secs 

Starting Router



Phase 1: 22946 unrouted;       REAL time: 1 mins 1 secs 

Phase 2: 18809 unrouted;       REAL time: 1 mins 3 secs 



Phase 3: 3391 unrouted;       REAL time: 1 mins 9 secs 



Phase 4: 3391 unrouted; (29276)      REAL time: 1 mins 9 secs 



Phase 5: 3398 unrouted; (609)      REAL time: 1 mins 14 secs 

Phase 6: 3408 unrouted; (0)      REAL time: 1 mins 15 secs 



Phase 7: 0 unrouted; (0)      REAL time: 1 mins 20 secs 



Phase 8: 0 unrouted; (0)      REAL time: 1 mins 24 secs 



WARNING:Route:455 - CLK Net:exp_io_28_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 mins 26 secs 
Total CPU time to Router completion: 1 mins 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  exp_io_28_pin_OBUF |     BUFGMUX3S| No   | 1813 |  0.290     |  1.267      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  202 |  0.147     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Audio_Codec_B |              |      |      |            |             |
|    it_Clk_pin_BUFGP |     BUFGMUX0S| No   |   79 |  0.164     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|vga_framebuffer/vga_ |              |      |      |            |             |
|framebuffer/buffered |              |      |      |            |             |
|        _pixel_clock |     BUFGMUX4P| No   |   92 |  0.243     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP |     BUFGMUX1S| No   |   62 |  0.110     |  1.241      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX5S| No   |   50 |  0.147     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.212     |  1.508      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.202     |  3.037      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0



Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.124ns|     9.876ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.241ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.551ns|     7.796ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.452ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_vga_framebuffer_vga_framebuffer_CLKDV  | SETUP   |     2.553ns|    29.788ns|       0|           0
  = PERIOD TIMEGRP         "vga_framebuffer | HOLD    |     0.553ns|            |       0|           0
  _vga_framebuffer_CLKDV" TS_dcm_0_dcm_0_CL |         |            |            |        |            
  K0_BUF * 4         HIGH 50%               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     6.523ns|     3.477ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.517ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.632ns|     1.368ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.554ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.665ns|     1.335ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.725ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP   |    25.900ns|     4.100ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD    |     0.463ns|            |       0|           0
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "fpga_0_Audio_Codec_Bit_Clk_pin_BUFGP | SETUP   |    37.283ns|     7.334ns|       0|           0
  /IBUFG" PERIOD = 81.38 ns HIGH 50%        | HOLD    |     0.561ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  PATH "TS_RST1_path" TIG                   | SETUP   |         N/A|     3.943ns|     N/A|           0
------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.



Total REAL time to PAR completion: 1 mins 29 secs 
Total CPU time to PAR completion: 1 mins 29 secs 

Peak Memory Usage:  331 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 138933 paths, 0 nets, and 19186 connections

Design statistics:
   Minimum period:  29.788ns (Maximum frequency:  33.571MHz)


Analysis completed Fri Nov 04 15:27:20 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 8 secs 


xflow done!
*********************************************
Running Bitgen..


*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Fri Nov 04 15:27:25 2011

Running DRC.


WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_30_pin/exp_io_30_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_31_pin/exp_io_31_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_32_pin/exp_io_32_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_33_pin/exp_io_33_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_41_pin/exp_io_41_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_34_pin/exp_io_34_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_50_pin/exp_io_50_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_35_pin/exp_io_35_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_43_pin/exp_io_43_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_27_pin/exp_io_27_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_52_pin/exp_io_52_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_28_pin/exp_io_28_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_60_pin/exp_io_60_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_36_pin/exp_io_36_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_53_pin/exp_io_53_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_29_pin/exp_io_29_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_37_pin/exp_io_37_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_62_pin/exp_io_62_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_38_pin/exp_io_38_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_54_pin/exp_io_54_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_71_pin/exp_io_71_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_55_pin/exp_io_55_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_48_pin/exp_io_48_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_56_pin/exp_io_56_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_57_pin/exp_io_57_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_73_pin/exp_io_73_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_58_pin/exp_io_58_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_75_pin/exp_io_75_pin is set but the tri state is not configured. 


WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_59_pin/exp_io_59_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_67_pin/exp_io_67_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_69_pin/exp_io_69_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/RGB_BRAM/vga_framebuffer/v
   ga_framebuffer/RGB_BRAM_U4/RGB_BRAM.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
DRC detected 0 errors and 38 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************
Creating software libraries...


*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 system.mss 



Output Directory (-od)		:
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\
Part (-p)			: virtex2p

Software Specification file	: system.mss


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.m
   hs line 460 - deprecated core for architecture 'virtex2p'!
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p



Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 1
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 9
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000111
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\o
   pb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\o
   pb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\l
   ab3_slave\data\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave) tool
   is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\l
   ab3_slave\data\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave) tool
   is overriding PARAMETER C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...



Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 204 - 3 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 214 - 1 master(s) : 9 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 454 - 1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 



INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - opb
WARNING:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.m
   hs line 214 - No Driver Found for instance opb. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance opb

  - RS232_Uart_1
  - SysACE_CompactFlash
  - LEDs_4Bit
  - DIPSWs_4Bit
  - PushButtons_5Bit
  - opb_intc_0
  - VGA_FrameBuffer
  - Audio_Codec
  - lab3_slave_0
  - DDR_256MB_32MX64_rank1_row13_col10_cl2_5
  - plb_bram_if_cntlr_1
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\Xilinx91i\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\standalone_v1_00_a\ ...



Copying files for driver uartlite_v1_02_a from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_02_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\uartlite_v1_02_a\ ...



Copying files for driver sysace_v1_01_a from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\sysace_v1_01_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\sysace_v1_01_a\ ...



Copying files for driver gpio_v2_01_a from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\gpio_v2_01_a\ ...



Copying files for driver intc_v1_00_c from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\intc_v1_00_c\ ...



Copying files for driver tft_ref_v1_00_a from
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\drivers\tft
_ref_v1_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\tft_ref_v1_00_a\ ...



Copying files for driver ac97_v2_00_a from
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\drivers\ac9
7_v2_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\ac97_v2_00_a\ ...



Copying files for driver ddr_v1_00_b from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\ddr_v1_00_b\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\ddr_v1_00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\cpu_ppc405_v1_00_a\ ...



Copying files for library xilfatfs_v1_00_a from
C:\Xilinx91i\EDK\sw\lib\sw_services\xilfatfs_v1_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\xilfatfs_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 



Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling  src/xilfatfs_alloc.c


Compiling  src/xilfatfs_close.c


Compiling  src/xilfatfs_directory.c


Compiling  src/xilfatfs_fat.c


Compiling  src/xilfatfs_fat16.c


Compiling  src/xilfatfs_fat32.c


Compiling  src/xilfatfs_filespec.c


Compiling  src/xilfatfs_filestatus.c


Compiling  src/xilfatfs_open.c


Compiling  src/xilfatfs_part.c


src/xilfatfs_part.c: In function 'get_partition_info':
src/xilfatfs_part.c:107: warning: implicit declaration of function 'xil_printf'


Compiling  src/xilfatfs_read.c


Compiling  src/xilfatfs_wd.c


Compiling  src/xilfatfs_stats.c


Compiling  src/xilfatfs_bufcache.c


Compiling  src/xilfatfs_sysace.c


make clean
Compiling uartlite


Compiling sysace


Compiling gpio


Compiling intc


Compiling tft


Compiling ac97


Compiling ddr


Compiling cpu_ppc405



Libraries generated in
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
b\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\Xilinx91i\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_1\li
bsrc\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_1\li
bsrc\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_1\li
b\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 



LibGen Done. 


powerpc-eabi-gcc -O2 TestApp_Peripheral/src/alienCodes.c TestApp_Peripheral/src/bullets.c TestApp_Peripheral/src/coord_objects.c TestApp_Peripheral/src/drawUtils.c TestApp_Peripheral/src/explosion.c TestApp_Peripheral/src/OPB_Int.c TestApp_Peripheral/src/sound.c TestApp_Peripheral/src/TestApp_Memory.c TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/text.c TestApp_Peripheral/src/timer.c TestApp_Peripheral/src/wave_header.c TestApp_Peripheral/src/xgpio_intr_tapp_example.c TestApp_Peripheral/src/xgpio_tapp_example.c TestApp_Peripheral/src/xintc_tapp_example.c TestApp_Peripheral/src/xsysace_selftest_example.c TestApp_Peripheral/src/slave.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc405_0/include/  -ITestApp_Peripheral/src/  -L./ppc405_0/lib/  \
  


TestApp_Peripheral/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/bullets.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/coord_objects.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/explosion.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/OPB_Int.c:1:
TestApp_Peripheral/src/OPB_Int.h:14:7: warning: no newline at end of file


TestApp_Peripheral/src/sound.c: In function 'getFileFromCF':
TestApp_Peripheral/src/sound.c:112: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/sound.c:167:2: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/TestApp_Memory.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file
In file included from TestApp_Peripheral/src/TestApp_Memory.c:2:
TestApp_Peripheral/src/OPB_Int.h:14:7: warning: no newline at end of file
TestApp_Peripheral/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
TestApp_Peripheral/src/TestApp_Memory.c:396: warning: previous implicit declaration of 'drawAllLives' was here
TestApp_Peripheral/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
TestApp_Peripheral/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


TestApp_Peripheral/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file
TestApp_Peripheral/src/text.c:343:2: warning: no newline at end of file


In file included from TestApp_Peripheral/src/slave.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file
TestApp_Peripheral/src/slave.c:18:2: warning: no newline at end of file


powerpc-eabi-size TestApp_Peripheral/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  67838	   5580	  31252	 104670	  198de	TestApp_Peripheral/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\l
   ab3_slave\data\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool
   is overriding PARAMETER C_FAMILY value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...




Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Peripheral/executable.elf" tag ppc405_0  -o b
implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board


*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Fri Nov 04 15:32:33 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 TestApp_Peripheral/src/alienCodes.c TestApp_Peripheral/src/bullets.c TestApp_Peripheral/src/coord_objects.c TestApp_Peripheral/src/drawUtils.c TestApp_Peripheral/src/explosion.c TestApp_Peripheral/src/OPB_Int.c TestApp_Peripheral/src/sound.c TestApp_Peripheral/src/TestApp_Memory.c TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/text.c TestApp_Peripheral/src/timer.c TestApp_Peripheral/src/wave_header.c TestApp_Peripheral/src/xgpio_intr_tapp_example.c TestApp_Peripheral/src/xgpio_tapp_example.c TestApp_Peripheral/src/xintc_tapp_example.c TestApp_Peripheral/src/xsysace_selftest_example.c TestApp_Peripheral/src/slave.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc405_0/include/  -ITestApp_Peripheral/src/  -L./ppc405_0/lib/  \
  


TestApp_Peripheral/src/alienCodes.c:510:3: warning: no newline at end of file
In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/bullets.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file
In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/coord_objects.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file
In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/explosion.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file
In file included from TestApp_Peripheral/src/OPB_Int.c:1:
TestApp_Peripheral/src/OPB_Int.h:14:7: warning: no newline at end of file
TestApp_Peripheral/src/sound.c: In function 'getFileFromCF':
TestApp_Peripheral/src/sound.c:112: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/sound.c:167:2: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/TestApp_Memory.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file
In file included from TestApp_Peripheral/src/TestApp_Memory.c:2:
TestApp_Peripheral/src/OPB_Int.h:14:7: warning: no newline at end of file
TestApp_Peripheral/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
TestApp_Peripheral/src/TestApp_Memory.c:396: warning: previous implicit declaration of 'drawAllLives' was here
TestApp_Peripheral/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
TestApp_Peripheral/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


TestApp_Peripheral/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


TestApp_Peripheral/src/text.c:343:2: warning: no newline at end of file


In file included from TestApp_Peripheral/src/slave.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file
TestApp_Peripheral/src/slave.c:18:2: warning: no newline at end of file


powerpc-eabi-size TestApp_Peripheral/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  67974	   5580	  31260	 104814	  1996e	TestApp_Peripheral/executable.elf

*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\l
   ab3_slave\data\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool
   is overriding PARAMETER C_FAMILY value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Peripheral/executable.elf" tag ppc405_0  -o b
implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board


*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Fri Nov 04 15:33:13 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 TestApp_Peripheral/src/alienCodes.c TestApp_Peripheral/src/bullets.c TestApp_Peripheral/src/coord_objects.c TestApp_Peripheral/src/drawUtils.c TestApp_Peripheral/src/explosion.c TestApp_Peripheral/src/OPB_Int.c TestApp_Peripheral/src/sound.c TestApp_Peripheral/src/TestApp_Memory.c TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/text.c TestApp_Peripheral/src/timer.c TestApp_Peripheral/src/wave_header.c TestApp_Peripheral/src/xgpio_intr_tapp_example.c TestApp_Peripheral/src/xgpio_tapp_example.c TestApp_Peripheral/src/xintc_tapp_example.c TestApp_Peripheral/src/xsysace_selftest_example.c TestApp_Peripheral/src/slave.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc405_0/include/  -ITestApp_Peripheral/src/  -L./ppc405_0/lib/  \
  


TestApp_Peripheral/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/bullets.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/coord_objects.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/explosion.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/OPB_Int.c:1:
TestApp_Peripheral/src/OPB_Int.h:14:7: warning: no newline at end of file


TestApp_Peripheral/src/sound.c: In function 'getFileFromCF':
TestApp_Peripheral/src/sound.c:112: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/sound.c:167:2: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/TestApp_Memory.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file
In file included from TestApp_Peripheral/src/TestApp_Memory.c:2:
TestApp_Peripheral/src/OPB_Int.h:14:7: warning: no newline at end of file
TestApp_Peripheral/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
TestApp_Peripheral/src/TestApp_Memory.c:396: warning: previous implicit declaration of 'drawAllLives' was here
TestApp_Peripheral/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
TestApp_Peripheral/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


TestApp_Peripheral/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


TestApp_Peripheral/src/text.c:343:2: warning: no newline at end of file


In file included from TestApp_Peripheral/src/slave.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file
TestApp_Peripheral/src/slave.c:18:2: warning: no newline at end of file


powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  67766	   5580	  31260	 104606	  1989e	TestApp_Peripheral/executable.elf

*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\l
   ab3_slave\data\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool
   is overriding PARAMETER C_FAMILY value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Peripheral/executable.elf" tag ppc405_0  -o b
implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Fri Nov 04 15:35:07 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 TestApp_Peripheral/src/alienCodes.c TestApp_Peripheral/src/bullets.c TestApp_Peripheral/src/coord_objects.c TestApp_Peripheral/src/drawUtils.c TestApp_Peripheral/src/explosion.c TestApp_Peripheral/src/OPB_Int.c TestApp_Peripheral/src/sound.c TestApp_Peripheral/src/TestApp_Memory.c TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/text.c TestApp_Peripheral/src/timer.c TestApp_Peripheral/src/wave_header.c TestApp_Peripheral/src/xgpio_intr_tapp_example.c TestApp_Peripheral/src/xgpio_tapp_example.c TestApp_Peripheral/src/xintc_tapp_example.c TestApp_Peripheral/src/xsysace_selftest_example.c TestApp_Peripheral/src/slave.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc405_0/include/  -ITestApp_Peripheral/src/  -L./ppc405_0/lib/  \
  


TestApp_Peripheral/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/bullets.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/coord_objects.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/explosion.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/OPB_Int.c:1:
TestApp_Peripheral/src/OPB_Int.h:14:7: warning: no newline at end of file


TestApp_Peripheral/src/sound.c: In function 'getFileFromCF':
TestApp_Peripheral/src/sound.c:112: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/sound.c:167:2: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/TestApp_Memory.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file
In file included from TestApp_Peripheral/src/TestApp_Memory.c:2:
TestApp_Peripheral/src/OPB_Int.h:14:7: warning: no newline at end of file
TestApp_Peripheral/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast


TestApp_Peripheral/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
TestApp_Peripheral/src/TestApp_Memory.c:396: warning: previous implicit declaration of 'drawAllLives' was here
TestApp_Peripheral/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
TestApp_Peripheral/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


TestApp_Peripheral/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file
TestApp_Peripheral/src/text.c:343:2: warning: no newline at end of file


In file included from TestApp_Peripheral/src/slave.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file
TestApp_Peripheral/src/slave.c:18:2: warning: no newline at end of file


powerpc-eabi-size TestApp_Peripheral/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  67766	   5580	  31260	 104606	  1989e	TestApp_Peripheral/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\l
   ab3_slave\data\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool
   is overriding PARAMETER C_FAMILY value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Peripheral/executable.elf" tag ppc405_0  -o b
implementation/download.bit 


Memory Initialization completed successfully.




*********************************************


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Fri Nov 04 15:36:12 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board


*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.

 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Fri Nov 04 15:36:43 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 TestApp_Peripheral/src/alienCodes.c TestApp_Peripheral/src/bullets.c TestApp_Peripheral/src/coord_objects.c TestApp_Peripheral/src/drawUtils.c TestApp_Peripheral/src/explosion.c TestApp_Peripheral/src/OPB_Int.c TestApp_Peripheral/src/sound.c TestApp_Peripheral/src/TestApp_Memory.c TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/text.c TestApp_Peripheral/src/timer.c TestApp_Peripheral/src/wave_header.c TestApp_Peripheral/src/xgpio_intr_tapp_example.c TestApp_Peripheral/src/xgpio_tapp_example.c TestApp_Peripheral/src/xintc_tapp_example.c TestApp_Peripheral/src/xsysace_selftest_example.c TestApp_Peripheral/src/slave.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc405_0/include/  -ITestApp_Peripheral/src/  -L./ppc405_0/lib/  \
  


TestApp_Peripheral/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/bullets.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/coord_objects.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/explosion.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/OPB_Int.c:1:
TestApp_Peripheral/src/OPB_Int.h:14:7: warning: no newline at end of file


TestApp_Peripheral/src/sound.c: In function 'getFileFromCF':
TestApp_Peripheral/src/sound.c:112: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/sound.c:167:2: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/TestApp_Memory.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.c:2:
TestApp_Peripheral/src/OPB_Int.h:14:7: warning: no newline at end of file
TestApp_Peripheral/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
TestApp_Peripheral/src/TestApp_Memory.c:396: warning: previous implicit declaration of 'drawAllLives' was here
TestApp_Peripheral/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
TestApp_Peripheral/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


TestApp_Peripheral/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file
TestApp_Peripheral/src/text.c:343:2: warning: no newline at end of file


In file included from TestApp_Peripheral/src/slave.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


TestApp_Peripheral/src/slave.c:18:2: warning: no newline at end of file


powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  67766	   5580	  31260	 104606	  1989e	TestApp_Peripheral/executable.elf



*********************************************
Initializing BRAM contents of the bitstream


*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\l
   ab3_slave\data\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool
   is overriding PARAMETER C_FAMILY value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Peripheral/executable.elf" tag ppc405_0  -o b
implementation/download.bit 


Memory Initialization completed successfully.






*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.

 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Fri Nov 04 16:00:12 2011
 xbash -q -c "cd /cygdrive/d/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.m
   hs line 460 - deprecated core for architecture 'virtex2p'!


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/data/opb_spi_v2_
1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_spi_v1_00_e\data\opb_spi_
   v2_1_0.mpd line 46 - opb_spi_0 (opb_spi) tool is overriding PARAMETER
   C_FAMILY value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 1
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 9
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000111
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\o
   pb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\o
   pb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\l
   ab3_slave\data\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave) tool
   is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\l
   ab3_slave\data\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave) tool
   is overriding PARAMETER C_OPB_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...



Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 204 - 3 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 214 - 1 master(s) : 9 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 454 - 1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The opb_intc_0 core has constraints automatically generated by XPS in implementation/opb_intc_0_wrapper/opb_intc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 158 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 175 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 181 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 188 - Copying cache implementation netlist
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 204 - Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 214 - Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 222 - Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 233 - Copying cache implementation netlist
IPNAME:opb_sysace INSTANCE:sysace_compactflash -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 248 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:leds_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 264 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:dipsws_4bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 277 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:pushbuttons_5bit -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 290 - Copying cache implementation netlist
IPNAME:plb_ddr INSTANCE:ddr_256mb_32mx64_rank1_row13_col10_cl2_5 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 305 - Copying cache implementation netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 346 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 356 - Copying cache implementation netlist
IPNAME:opb_intc INSTANCE:opb_intc_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 362 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:sysclk_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 372 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 381 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:ddr_clk90_inv -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 390 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 399 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_1 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 416 - Copying cache implementation netlist
IPNAME:plb_tft_cntlr_ref INSTANCE:vga_framebuffer -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 435 - Copying cache implementation netlist
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 454 - Copying cache implementation netlist


IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 460 - Copying cache implementation netlist
IPNAME:opb_ac97 INSTANCE:audio_codec -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 469 - Copying cache implementation netlist
IPNAME:lab3_slave INSTANCE:lab3_slave_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 484 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 356 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 12.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:opb_spi_0_wrapper INSTANCE:opb_spi_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 534 - Running XST synthesis



Running NGCBUILD ...

Rebuilding cache ...

Total run time: 88.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 


TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\" "C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\Xilinx91i\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2810: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2818: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2826: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2834: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2850: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2858: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2866: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2874: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2882: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2890: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2898: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2906: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2914: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2922: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2930: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2938: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2946: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2954: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2962: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2970: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2978: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2986: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 2994: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3002: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3010: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3018: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3026: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3034: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3042: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3050: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3058: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3066: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3074: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3082: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3090: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3098: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3106: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3114: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3122: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3130: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3138: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3146: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3154: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3162: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3170: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3178: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3186: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3194: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3202: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3210: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3218: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3226: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3234: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3242: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3250: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3258: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3266: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3274: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3282: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3290: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3298: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3306: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3314: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3322: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3330: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3338: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3346: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3354: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3362: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3370: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3378: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3386: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3394: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3402: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3410: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3418: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3426: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3434: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3442: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3450: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3458: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3466: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3474: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3482: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3490: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3498: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3506: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3514: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3522: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3530: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3538: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3546: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3554: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3562: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3570: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3578: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3586: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3594: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3602: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd" line 3610: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_PLB_SMErr<2>> is assigned but never used.
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_PLB_SMBusy<2>> is assigned but never used.


Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/ppc405_0_wrapper.ngc>.


Reading core <../implementation/ppc405_1_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.


Reading core <../implementation/reset_block_wrapper.ngc>.


Reading core <../implementation/plb_wrapper.ngc>.


Reading core <../implementation/opb_wrapper.ngc>.
Reading core <../implementation/plb2opb_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/sysace_compactflash_wrapper.ngc>.


Reading core <../implementation/leds_4bit_wrapper.ngc>.


Reading core <../implementation/dipsws_4bit_wrapper.ngc>.
Reading core <../implementation/pushbuttons_5bit_wrapper.ngc>.
Reading core <../implementation/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.


Reading core <../implementation/opb_intc_0_wrapper.ngc>.


Reading core <../implementation/sysclk_inv_wrapper.ngc>.
Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/vga_framebuffer_wrapper.ngc>.


Reading core <../implementation/dcr_v29_0_wrapper.ngc>.
Reading core <../implementation/opb2dcr_bridge_0_wrapper.ngc>.
Reading core <../implementation/audio_codec_wrapper.ngc>.


Reading core <../implementation/lab3_slave_0_wrapper.ngc>.


Reading core <../implementation/opb_spi_0_wrapper.ngc>.


Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.
Loading core <ppc405_1_wrapper> for timing and area information for instance <ppc405_1>.
Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <reset_block_wrapper> for timing and area information for instance <reset_block>.
Loading core <plb_wrapper> for timing and area information for instance <plb>.


Loading core <opb_wrapper> for timing and area information for instance <opb>.
Loading core <plb2opb_wrapper> for timing and area information for instance <plb2opb>.


Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <sysace_compactflash_wrapper> for timing and area information for instance <sysace_compactflash>.
Loading core <leds_4bit_wrapper> for timing and area information for instance <leds_4bit>.
Loading core <dipsws_4bit_wrapper> for timing and area information for instance <dipsws_4bit>.
Loading core <pushbuttons_5bit_wrapper> for timing and area information for instance <pushbuttons_5bit>.
Loading core <ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_256mb_32mx64_rank1_row13_col10_cl2_5>.


Loading core <plb_bram_if_cntlr_1_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1>.
Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.
Loading core <opb_intc_0_wrapper> for timing and area information for instance <opb_intc_0>.
Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <vga_framebuffer_wrapper> for timing and area information for instance <vga_framebuffer>.
Loading core <dcr_v29_0_wrapper> for timing and area information for instance <dcr_v29_0>.
Loading core <opb2dcr_bridge_0_wrapper> for timing and area information for instance <opb2dcr_bridge_0>.
Loading core <audio_codec_wrapper> for timing and area information for instance <audio_codec>.


Loading core <lab3_slave_0_wrapper> for timing and area information for instance <lab3_slave_0>.
Loading core <opb_spi_0_wrapper> for timing and area information for instance <opb_spi_0>.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_S

ETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 28 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_S

ETRST_GEN[1].DQS_RST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I>
   <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_256mb_32mx64_rank1_row13_col10_cl2_5> is equivalent to the following FF/Latch : <ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 28 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <audio_codec> is equivalent to the following FF/Latch : <audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 



Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 232

Cell Usage :
# BELS                             : 5074
#      BUF                         : 1
#      GND                         : 30
#      INV                         : 144
#      LUT1                        : 142
#      LUT2                        : 505
#      LUT2_D                      : 21
#      LUT2_L                      : 5
#      LUT3                        : 733
#      LUT3_D                      : 18
#      LUT3_L                      : 27
#      LUT4                        : 1757
#      LUT4_D                      : 51
#      LUT4_L                      : 70
#      MULT_AND                    : 28
#      MUXCY                       : 852
#      MUXCY_D                     : 16
#      MUXCY_L                     : 62
#      MUXF5                       : 170
#      MUXF6                       : 1
#      VCC                         : 29
#      XORCY                       : 412
# FlipFlops/Latches                : 3653
#      FD                          : 299
#      FD_1                        : 21
#      FDC                         : 122
#      FDC_1                       : 2
#      FDCE                        : 357
#      FDCP                        : 3
#      FDCPE                       : 15
#      FDDRRSE                     : 24
#      FDE                         : 329
#      FDP                         : 33
#      FDPE                        : 117
#      FDR                         : 1061
#      FDR_1                       : 24
#      FDRE                        : 949
#      FDRS                        : 93
#      FDRS_1                      : 1
#      FDRSE                       : 34
#      FDS                         : 108
#      FDS_1                       : 33
#      FDSE                        : 27
#      OFDDRRSE                    : 1
# RAMS                             : 241
#      RAM16X1D                    : 174
#      RAMB16_S18_S36              : 1
#      RAMB16_S1_S1                : 64
#      RAMB16_S36_S36              : 2
# Shift Registers                  : 90
#      SRL16                       : 54
#      SRL16_1                     : 1
#      SRL16E                      : 35
# Clock Buffers                    : 8
#      BUFG                        : 6
#      BUFGP                       : 2
# IO Buffers                       : 229
#      IBUF                        : 17
#      IBUFG                       : 2
#      IOBUF                       : 101
#      OBUF                        : 109
# DCMs                             : 3
#      DCM                         : 3
# Others                           : 3
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    3304  out of  13696    24%  
 Number of Slice Flip Flops:          3280  out of  27392    11%  
 Number of 4 input LUTs:              3911  out of  27392    14%  
    Number used as logic:             3473
    Number used as Shift registers:     90
    Number used as RAMs:               348
 Number of IOs:                        232
 Number of bonded IOBs:                231  out of    556    41%  
    IOB Flip Flops:                    373
 Number of BRAMs:                       67  out of    136    49%  
 Number of GCLKs:                        8  out of     16    50%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                          | Clock buffer(FF name)                                                                                                                                                                          | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                                                                               | 3056  |
fpga_0_net_gnd_pin_OBUF                                                                                                                                                               | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_23)                                                                                                                        | 174   |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                                                                                                                                             | BUFGP                                                                                                                                                                                          | 92    |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 72    |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                                                                              | 378   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU133)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                                                                     | IBUFG                                                                                                                                                                                          | 4     |
sys_clk_pin                                                                                                                                                                           | dcm_0/Using_Virtex.DCM_INST:CLK0+vga_framebuffer/DCM_pixclk.DCM_pixclk:CLKDV                                                                                                                   | 130   |
fpga_0_Audio_Codec_Bit_Clk_pin                                                                                                                                                        | BUFGP                                                                                                                                                                                          | 132   |
audio_codec/Sln_retry                                                                                                                                                                 | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
opb_spi_0/opb_spi_0/I_module/SCK_SR_local1                                                                                                                                            | BUFG                                                                                                                                                                                           | 21    |


--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                                                                | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
opb/OPB_Rst(opb/opb/POR_FF_I:Q)                                                                                                                                                                                                                                                                                                                                                  | NONE(leds_4bit/leds_4bit/gpio_core_1/gpio_OE_3)                                                                                                                                                | 167   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst:Q)                                                                                         | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU74) | 240   |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |


fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                                                                                                                               | NONE(dcm_0/dcm_0/rst_delay_2)                                                                                                                                                                  | 4     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                                 | 1     |
plb2opb/plb2opb/PLB_abort_regd_clear(plb2opb/plb2opb/I_PLB_abort_regd_clear:O)                                                                                                                                                                                                                                                                                                   | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                          | 1     |
plb2opb/BGO_dcrDBus<31>(plb2opb/XST_GND:G)                                                                                                                                                                                                                                                                                                                                       | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                          | 4     |
plb2opb/plb2opb/PLBside_reset_OPB_timeout_onRd(plb2opb/plb2opb/I_OPB_timeout_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                     | NONE(plb2opb/plb2opb/I_OPB_timeout_Reg)                                                                                                                                                        | 1     |
plb2opb/plb2opb/PLBside_reset_OPB_retry_onRd(plb2opb/plb2opb/I_B_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                                 | NONE(plb2opb/plb2opb/I_A_side_Reg)                                                                                                                                                             | 1     |
plb2opb/plb2opb/OPBside_reset_Read_inprog_negedge_regd(plb2opb/plb2opb/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                                                                                                                                                                                                                               | NONE(plb2opb/plb2opb/I_Read_inprog_negedge_Reg)                                                                                                                                                | 1     |
opb_spi_0/opb_spi_0/I_module/SS_O_0__and0000(opb_spi_0/opb_spi_0/I_module/SS_O_0__and00001:O)                                                                                                                                                                                                                                                                                    | NONE(opb_spi_0/opb_spi_0/I_module/SS_O_0)                                                                                                                                                      | 1     |


opb_spi_0/opb_spi_0/I_module/SS_O_0__and0001(opb_spi_0/opb_spi_0/I_module/SS_O_0__and00011:O)                                                                                                                                                                                                                                                                                    | NONE(opb_spi_0/opb_spi_0/I_module/SS_O_0)                                                                                                                                                      | 1     |
net_vcc0(XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                              | NONE(opb_spi_0/opb_spi_0/I_module/Slave_MODF_strobe)                                                                                                                                           | 4     |
opb_spi_0/opb_spi_0/I_module/SPIXfer_Start_n_Proceed_or0000(opb_spi_0/opb_spi_0/I_module/SPIXfer_Start_n_Proceed_or0000:O)                                                                                                                                                                                                                                                       | NONE(opb_spi_0/opb_spi_0/I_module/SPIXfer_Start_n_Proceed)                                                                                                                                     | 1     |
opb_spi_0/opb_spi_0/I_module/First_Char_Loaded_Reg_or0000(opb_spi_0/opb_spi_0/I_module/First_Char_Loaded_Reg_or00001:O)                                                                                                                                                                                                                                                          | NONE(opb_spi_0/opb_spi_0/I_module/First_Char_Loaded_Reg)                                                                                                                                       | 1     |
opb_spi_0/opb_spi_0/I_module/SCK_SR_FF_Clear(opb_spi_0/opb_spi_0/I_module/SCK_SR_FF_Clear23:O)                                                                                                                                                                                                                                                                                   | NONE(opb_spi_0/opb_spi_0/I_module/SCK_SR_local)                                                                                                                                                | 1     |
opb_spi_0/opb_spi_0/I_module/SCK_SR_FF_Preset(opb_spi_0/opb_spi_0/I_module/SCK_SR_FF_Preset1:O)                                                                                                                                                                                                                                                                                  | NONE(opb_spi_0/opb_spi_0/I_module/SCK_SR_local)                                                                                                                                                | 1     |
opb_spi_0/opb_spi_0/I_module/SCK_Out_FF_Clear(opb_spi_0/opb_spi_0/I_module/SCK_Out_FF_Clear1:O)                                                                                                                                                                                                                                                                                  | NONE(opb_spi_0/opb_spi_0/I_module/SCK_Out)                                                                                                                                                     | 1     |
opb_spi_0/opb_spi_0/I_module/SCK_Out_FF_Preset(opb_spi_0/opb_spi_0/I_module/SCK_Out_FF_Preset1:O)                                                                                                                                                                                                                                                                                | NONE(opb_spi_0/opb_spi_0/I_module/SCK_Out)                                                                                                                                                     | 1     |


opb_spi_0/opb_spi_0/I_module/SPIXfer_Start_n_Proceed_inv(opb_spi_0/opb_spi_0/I_module/SPIXfer_Start_n_Proceed_inv1_INV_0:O)                                                                                                                                                                                                                                                      | NONE(opb_spi_0/opb_spi_0/I_module/SS_Asserted_1dly)                                                                                                                                            | 3     |
sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                                                                                                                                                                       | NONE(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2)                                                                                                    | 6     |
plb/PLB_Rst(plb/plb/POR_FF2_I:Q)                                                                                                                                                                                                                                                                                                                                                 | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[42].RDDATA_HIREG)      | 130   |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/DDR_DQ_ECC_t<6>(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                                                                                                                                     | NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[0].RDDQS_REG)           | 8     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU133)| 2     |


ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)| 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                                                                                                                    | NONE(dcm_1/dcm_1/rst_delay_1)                                                                                                                                                                  | 4     |
audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_reset1:O)                                                                                                                                                                                                                                                                      | NONE(audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd2)                                                                                                                        | 37    |
audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/BitClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                     | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |
audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S(audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S:Q)                                                                                                                                                                                                                                                       | NONE(audio_codec/audio_codec/AC97_FIFO_I/fdcpe_1)                                                                                                                                              | 1     |


opb_spi_0/opb_spi_0/I_module/Bit_Count_or0000(opb_spi_0/opb_spi_0/I_module/Bit_Count_or00001:O)                                                                                                                                                                                                                                                                                  | NONE(opb_spi_0/opb_spi_0/I_module/Bit_Count_4)                                                                                                                                                 | 5     |
opb_spi_0/opb_spi_0/I_module/First_Char_Loaded_Asynch_or0000(opb_spi_0/opb_spi_0/I_module/First_Char_Loaded_Asynch_or00001:O)                                                                                                                                                                                                                                                    | NONE(opb_spi_0/opb_spi_0/I_module/SR_bit_current_index_en_clkd)                                                                                                                                | 1     |
opb_spi_0/opb_spi_0/I_module/SR_In_or0000(opb_spi_0/opb_spi_0/I_module/SR_In_or00001:O)                                                                                                                                                                                                                                                                                          | NONE(opb_spi_0/opb_spi_0/I_module/SR_In)                                                                                                                                                       | 1     |
opb_spi_0/opb_spi_0/I_module/Shift_Register_2__and0000(opb_spi_0/opb_spi_0/I_module/Shift_Register_2__and00001:O)                                                                                                                                                                                                                                                                | NONE(opb_spi_0/opb_spi_0/I_module/Shift_Register_2)                                                                                                                                            | 1     |
opb_spi_0/opb_spi_0/I_module/Shift_Register_2__and0001(opb_spi_0/opb_spi_0/I_module/Shift_Register_2__and00011:O)                                                                                                                                                                                                                                                                | NONE(opb_spi_0/opb_spi_0/I_module/Shift_Register_2)                                                                                                                                            | 1     |
opb_spi_0/opb_spi_0/I_module/Shift_Register_0__and0000(opb_spi_0/opb_spi_0/I_module/Shift_Register_0__and00001:O)                                                                                                                                                                                                                                                                | NONE(opb_spi_0/opb_spi_0/I_module/Shift_Register_0)                                                                                                                                            | 1     |
opb_spi_0/opb_spi_0/I_module/Shift_Register_0__and0001(opb_spi_0/opb_spi_0/I_module/Shift_Register_0__and00011:O)                                                                                                                                                                                                                                                                | NONE(opb_spi_0/opb_spi_0/I_module/Shift_Register_0)                                                                                                                                            | 1     |
opb_spi_0/opb_spi_0/I_module/Shift_Register_7__and0000(opb_spi_0/opb_spi_0/I_module/Shift_Register_7__and00001:O)                                                                                                                                                                                                                                                                | NONE(opb_spi_0/opb_spi_0/I_module/Shift_Register_7)                                                                                                                                            | 1     |


opb_spi_0/opb_spi_0/I_module/Shift_Register_7__and0001(opb_spi_0/opb_spi_0/I_module/Shift_Register_7__and00011:O)                                                                                                                                                                                                                                                                | NONE(opb_spi_0/opb_spi_0/I_module/Shift_Register_7)                                                                                                                                            | 1     |
opb_spi_0/opb_spi_0/I_module/Shift_Register_5__and0000(opb_spi_0/opb_spi_0/I_module/Shift_Register_5__and00001:O)                                                                                                                                                                                                                                                                | NONE(opb_spi_0/opb_spi_0/I_module/Shift_Register_5)                                                                                                                                            | 1     |
opb_spi_0/opb_spi_0/I_module/Shift_Register_5__and0001(opb_spi_0/opb_spi_0/I_module/Shift_Register_5__and00011:O)                                                                                                                                                                                                                                                                | NONE(opb_spi_0/opb_spi_0/I_module/Shift_Register_5)                                                                                                                                            | 1     |
opb_spi_0/opb_spi_0/I_module/Shift_Register_3__and0000(opb_spi_0/opb_spi_0/I_module/Shift_Register_3__and00001:O)                                                                                                                                                                                                                                                                | NONE(opb_spi_0/opb_spi_0/I_module/Shift_Register_3)                                                                                                                                            | 1     |
opb_spi_0/opb_spi_0/I_module/Shift_Register_3__and0001(opb_spi_0/opb_spi_0/I_module/Shift_Register_3__and00011:O)                                                                                                                                                                                                                                                                | NONE(opb_spi_0/opb_spi_0/I_module/Shift_Register_3)                                                                                                                                            | 1     |
opb_spi_0/opb_spi_0/I_module/Shift_Register_6__and0000(opb_spi_0/opb_spi_0/I_module/Shift_Register_6__and00001:O)                                                                                                                                                                                                                                                                | NONE(opb_spi_0/opb_spi_0/I_module/Shift_Register_6)                                                                                                                                            | 1     |
opb_spi_0/opb_spi_0/I_module/Shift_Register_6__and0001(opb_spi_0/opb_spi_0/I_module/Shift_Register_6__and00011:O)                                                                                                                                                                                                                                                                | NONE(opb_spi_0/opb_spi_0/I_module/Shift_Register_6)                                                                                                                                            | 1     |
opb_spi_0/opb_spi_0/I_module/SPIXfer_done_int_1dly(opb_spi_0/opb_spi_0/I_module/SPIXfer_done_int_1dly:Q)                                                                                                                                                                                                                                                                         | NONE(opb_spi_0/opb_spi_0/I_module/SR_bit_current_index_en_posclkd)                                                                                                                             | 1     |


opb_spi_0/opb_spi_0/I_module/Shift_Register_1__and0000(opb_spi_0/opb_spi_0/I_module/Shift_Register_1__and00001:O)                                                                                                                                                                                                                                                                | NONE(opb_spi_0/opb_spi_0/I_module/Shift_Register_1)                                                                                                                                            | 1     |
opb_spi_0/opb_spi_0/I_module/Shift_Register_1__and0001(opb_spi_0/opb_spi_0/I_module/Shift_Register_1__and00011:O)                                                                                                                                                                                                                                                                | NONE(opb_spi_0/opb_spi_0/I_module/Shift_Register_1)                                                                                                                                            | 1     |
opb_spi_0/opb_spi_0/I_module/Shift_Register_4__and0000(opb_spi_0/opb_spi_0/I_module/Shift_Register_4__and00001:O)                                                                                                                                                                                                                                                                | NONE(opb_spi_0/opb_spi_0/I_module/Shift_Register_4)                                                                                                                                            | 1     |
opb_spi_0/opb_spi_0/I_module/Shift_Register_4__and0001(opb_spi_0/opb_spi_0/I_module/Shift_Register_4__and00011:O)                                                                                                                                                                                                                                                                | NONE(opb_spi_0/opb_spi_0/I_module/Shift_Register_4)                                                                                                                                            | 1     |
opb_spi_0/opb_spi_0/I_module/SR_Out__and0000(opb_spi_0/opb_spi_0/I_module/SR_Out__and00001:O)                                                                                                                                                                                                                                                                                    | NONE(opb_spi_0/opb_spi_0/I_module/SR_Out)                                                                                                                                                      | 1     |
opb_spi_0/opb_spi_0/I_module/SR_Out__and0001(opb_spi_0/opb_spi_0/I_module/SR_Out__and00011:O)                                                                                                                                                                                                                                                                                    | NONE(opb_spi_0/opb_spi_0/I_module/SR_Out)                                                                                                                                                      | 1     |
opb_spi_0/opb_spi_0/I_module/First_Char_Loaded_Asynch__and0001(opb_spi_0/opb_spi_0/I_module/First_Char_Loaded_Asynch__and00011:O)                                                                                                                                                                                                                                                | NONE(opb_spi_0/opb_spi_0/I_module/First_Char_Loaded_Asynch)                                                                                                                                    | 1     |
opb_spi_0/opb_spi_0/I_module/First_Char_Loaded_Asynch__and0002(opb_spi_0/opb_spi_0/I_module/Shift_Register_0__and000111:O)                                                                                                                                                                                                                                                       | NONE(opb_spi_0/opb_spi_0/I_module/First_Char_Loaded_Asynch)                                                                                                                                    | 1     |


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 9.155ns (Maximum Frequency: 109.235MHz)
   Minimum input arrival time before clock: 6.888ns
   Maximum output required time after clock: 5.405ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 9.155ns (frequency: 109.235MHz)
  Total number of paths / destination ports: 160902 / 8865
-------------------------------------------------------------------------
Delay:               9.155ns (Levels of Logic = 30)
  Source:            plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[40].RAM_FF_I (FF)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[40].RAM_FF_I to audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            12   0.370   0.657  plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[40].RAM_FF_I (BGO_ABus<8>)
     end scope: 'plb2opb'
     begin scope: 'opb'
     end scope: 'opb'
     begin scope: 'lab3_slave_0'
     LUT4:I0->O            1   0.275   0.000  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_lut<0> (N2)
     MUXCY:S->O            1   0.334   0.000  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<0> (lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<0>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<1> (lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<2> (lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<3> (lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<4> (lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<5> (lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<5>)
     MUXCY:CI->O          16   0.416   0.766  lab3_slave_0/interrupts_acknowledged_cmp_eq00001_wg_cy<6> (lab3_slave_0/output_and0000)
     LUT4:I0->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<24>311 (N276)
     MUXF5:I1->O          30   0.303   0.804  lab3_slave_0/Sl_DBus<24>31_f5 (lab3_slave_0/N111)
     LUT4:I0->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<30>261 (N277)
     MUXF5:I0->O           1   0.303   0.350  lab3_slave_0/Sl_DBus<30>26_f5 (Sl_DBus<30>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I2->O            1   0.275   0.000  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_30_or0000111 (N689)
     MUXF5:I0->O           2   0.303   0.396  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_30_or000011_f5 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_30_or0000_map6)
     LUT3:I2->O           38   0.275

   0.698  opb/OPB_DBus_I/Y_30_or00001 (OPB_DBus<30>)
     end scope: 'opb'
     begin scope: 'audio_codec'
     LUT4:I2->O            2   0.275   0.378  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_and0000_inv1 (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_and0000_inv)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<0> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<0>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<1> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<1>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<2> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<3> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<4> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<5> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<6> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<7> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<7>)
     MUXCY:CI->O           0   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<8> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<8>)
     XORCY:CI->O           1   0.708   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_xor<9> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address9)
     FDCE:D                    0.208          audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9
    ----------------------------------------
    Total                      9.155ns (5.106ns logic, 4.049ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Clock period: 2.458ns (frequency: 406.909MHz)
  Total number of paths / destination ports: 197 / 67
-------------------------------------------------------------------------
Delay:               2.458ns (Levels of Logic = 3)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (FF)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3 (FF)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.370   0.657  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1 (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd1)
     LUT3:I0->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW01 (N89)


     MUXF5:I1->O           1   0.303   0.369  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In_SW0_f5 (N71)
     LUT4:I3->O            1   0.275   0.000  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In (sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3-In)
     FDC:D                     0.208          sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FFd3
    ----------------------------------------
    Total                      2.458ns (1.431ns logic, 1.027ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 2.916ns (frequency: 342.883MHz)
  Total number of paths / destination ports: 1579 / 811
-------------------------------------------------------------------------
Delay:               2.916ns (Levels of Logic = 6)
  Source:            ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 (FF)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252 (FF)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197 to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.533  BU197 (N500)
     LUT4:I0->O            1   0.275   0.000  BU238 (N1485)
     MUXCY:S->O            1   0.334   0.000  BU239 (N1489)
     MUXCY:CI->O           1   0.036   0.000  BU242 (N1488)
     MUXCY:CI->O           1   0.036   0.000  BU245 (N1487)
     MUXCY_D:CI->LO        0   0.416   0.000  BU248 (N1486)
     XORCY:CI->O           1   0.708   0.000  BU251 (N1492)
     FDPE:D                    0.208          BU252
    ----------------------------------------
    Total                      2.916ns (2.383ns logic, 0.533ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Clock period: 5.465ns (frequency: 182.996MHz)
  Total number of paths / destination ports: 1902 / 190
-------------------------------------------------------------------------
Delay:               2.732ns (Levels of Logic = 3)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (FF)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1 (FF)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin falling
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             5   0.370   0.466  audio_codec/AC97_FIFO_I/ac97_core_I/data_in_18 (audio_codec/AC97_FIFO_I/ac97_core_I/data_in<18>)
     LUT4:I3->O            1   0.275   0.467  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000113 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000_map33)


     LUT4_D:I0->O          2   0.275   0.396  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000144 (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_cmp_ne0000)
     LUT4:I2->O            1   0.275   0.000  audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In (audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1-In)
     FDC:D                     0.208          audio_codec/AC97_FIFO_I/ac97_core_I/reg_if_state_FFd1
    ----------------------------------------
    Total                      2.732ns (1.403ns logic, 1.329ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_net_gnd_pin_OBUF'
  Clock period: 5.419ns (frequency: 184.551MHz)
  Total number of paths / destination ports: 1080 / 279
-------------------------------------------------------------------------
Delay:               5.419ns (Levels of Logic = 5)
  Source:            opb_spi_0/opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1 (FF)
  Destination:       opb_spi_0/opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31 (FF)
  Source Clock:      fpga_0_net_gnd_pin_OBUF rising
  Destination Clock: fpga_0_net_gnd_pin_OBUF rising

  Data Path: opb_spi_0/opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1 to opb_spi_0/opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.370   0.543  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1 (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1)
     LUT2:I1->O           16   0.275   0.630  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/ipic_retry_and000011 (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/Bus2IP_CS<0>)
     MUXCY:CI->O          17   0.415   0.723  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I/XST_WA.GEN_DECODE[0].MUXCY_I (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/Bus2IP_CE<8>)
     LUT2_D:I0->O          3   0.275   0.533  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/bus2ip_rdce_s0_8_and00001 (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/Bus2IP_RdCE<8>)
     LUT4_L:I0->LO         1   0.275   0.236  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/ip2bus_data_mx_31_or00004 (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/ip2bus_data_mx_31_or0000_map2)
     LUT4:I0->O            1   0.275   0.331  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/ip2bus_data_mx_31_or000040 (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/ip2bus_data_mx_31_or0000_map15)
     FDRS:S                    0.536          opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31
    ----------------------------------------
    Total                      5.419ns (2.422ns logic, 2.997ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'opb_spi_0/opb_spi_0/I_module/SCK_SR_local1'
  Clock period: 8.309ns (frequency: 120.356MHz)
  Total number of paths / destination ports: 186 / 30
-------------------------------------------------------------------------
Delay:               4.154ns (Levels of Logic = 5)
  Source:            opb_spi_0/opb_spi_0/I_module/Bit_Count_0 (FF)
  Destination:       opb_spi_0/opb_spi_0/I_module/SR_Out (FF)
  Source Clock:      opb_spi_0/opb_spi_0/I_module/SCK_SR_local1 falling
  Destination Clock: opb_spi_0/opb_spi_0/I_module/SCK_SR_local1 rising

  Data Path: opb_spi_0/opb_spi_0/I_module/Bit_Count_0 to opb_spi_0/opb_spi_0/I_module/SR_Out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.370   0.533  opb_spi_0/I_module/Bit_Count_0 (opb_spi_0/I_module/Bit_Count<0>)
     LUT4_D:I0->O         13   0.275   0.560  opb_spi_0/I_module/Shift_Register_0_and000211 (opb_spi_0/I_module/N48)
     LUT4:I3->O            1   0.275   0.370  opb_spi_0/I_module/SR_Out_mux000847 (opb_spi_0/I_module/SR_Out_mux0008_map17)


     LUT4:I3->O            1   0.275   0.370  opb_spi_0/I_module/SR_Out_mux000867 (opb_spi_0/I_module/SR_Out_mux0008_map23)
     LUT4:I3->O            1   0.275   0.369  opb_spi_0/I_module/SR_Out_mux0008106 (opb_spi_0/I_module/SR_Out_mux0008_map28)
     LUT4:I3->O            1   0.275   0.000  opb_spi_0/I_module/SR_Out__or00001 (opb_spi_0/I_module/SR_Out__or0000)
     FDCP:D                    0.208          opb_spi_0/I_module/SR_Out
    ----------------------------------------
    Total                      4.154ns (1.953ns logic, 2.201ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 815 / 213
-------------------------------------------------------------------------
Offset:              6.888ns (Levels of Logic = 21)
  Source:            exp_io_61_pin (PAD)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9 (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: exp_io_61_pin to audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.878   0.533  exp_io_61_pin_IBUF (exp_io_61_pin_IBUF)
     begin scope: 'lab3_slave_0'
     LUT3:I0->O            1   0.275   0.430  lab3_slave_0/Sl_DBus<30>11 (lab3_slave_0/Sl_DBus<30>_map6)
     LUT4:I1->O            1   0.275   0.000  lab3_slave_0/Sl_DBus<30>261 (N277)
     MUXF5:I0->O           1   0.303   0.350  lab3_slave_0/Sl_DBus<30>26_f5 (Sl_DBus<30>)
     end scope: 'lab3_slave_0'
     begin scope: 'opb'
     LUT4:I2->O            1   0.275   0.000  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_30_or0000111 (N689)
     MUXF5:I0->O           2   0.303   0.396  opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_30_or000011_f5 (opb/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_30_or0000_map6)
     LUT3:I2->O           38   0.275   0.698  opb/OPB_DBus_I/Y_30_or00001 (OPB_DBus<30>)
     end scope: 'opb'
     begin scope: 'audio_codec'
     LUT4:I2->O            2   0.275   0.378  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_and0000_inv1 (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_and0000_inv)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<0> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<0>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<1> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<1>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<2> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<3> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<4> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<5> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<6> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<7> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<7>)


     MUXCY:CI->O           0   0.036   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<8> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_cy<8>)
     XORCY:CI->O           1   0.708   0.000  audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address_xor<9> (audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/Mcount_in_address9)
     FDCE:D                    0.208          audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9
    ----------------------------------------
    Total                      6.888ns (4.104ns logic, 2.784ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.418ns (Levels of Logic = 2)
  Source:            fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> (PAD)
  Destination:       sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1 (FF)
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8> to sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.878   0.331  iobuf_7 (fpga_0_SysACE_CompactFlash_SysACE_MPD_I<8>)
     begin scope: 'sysace_compactflash'
     FDCE:D                    0.208          sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_1
    ----------------------------------------
    Total                      1.418ns (1.086ns logic, 0.331ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_100 (fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_256mb_32mx64_rank1_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------


Offset:              1.583ns (Levels of Logic = 2)
  Source:            fpga_0_Audio_Codec_SData_In_pin (PAD)
  Destination:       audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4 (FF)
  Destination Clock: fpga_0_Audio_Codec_Bit_Clk_pin falling

  Data Path: fpga_0_Audio_Codec_SData_In_pin to audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.331  fpga_0_Audio_Codec_SData_In_pin_IBUF (fpga_0_Audio_Codec_SData_In_pin_IBUF)
     begin scope: 'audio_codec'
     SRL16_1:D                 0.373          audio_codec/AC97_FIFO_I/ac97_core_I/Mshreg_data_in_4
    ----------------------------------------
    Total                      1.583ns (1.251ns logic, 0.331ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 432 / 163
-------------------------------------------------------------------------
Offset:              5.405ns (Levels of Logic = 5)
  Source:            lab3_slave_0/lab3_slave_0/count_1 (FF)
  Destination:       exp_io_67_pin (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: lab3_slave_0/lab3_slave_0/count_1 to exp_io_67_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.370   0.658  lab3_slave_0/count_1 (lab3_slave_0/count<1>)
     LUT3:I0->O            1   0.275   0.000  lab3_slave_0/mux_3 (lab3_slave_0/N26)
     MUXF5:I1->O           7   0.303   0.601  lab3_slave_0/mux_2_f5 (lab3_slave_0/final_digit<3>)
     LUT4:I0->O            1   0.275   0.332  lab3_slave_0/segments_4_or00001 (exp_io_71_s)
     end scope: 'lab3_slave_0'
     OBUF:I->O                 2.592          exp_io_71_pin_OBUF (exp_io_71_pin)
    ----------------------------------------
    Total                      5.405ns (3.815ns logic, 1.590ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 42 / 26
-------------------------------------------------------------------------
Offset:              3.293ns (Levels of Logic = 2)
  Source:            sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Destination:       fpga_0_SysACE_CompactFlash_SysACE_CEN_pin (PAD)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG to fpga_0_SysACE_CompactFlash_SysACE_CEN_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.370   0.332  sysace_compactflash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (SysACE_CEN)
     end scope: 'sysace_compactflash'
     OBUF:I->O                 2.592          fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF (fpga_0_SysACE_CompactFlash_SysACE_CEN_pin)
    ----------------------------------------
    Total                      3.293ns (2.962ns logic, 0.332ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_net_gnd_pin_OBUF'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------


Offset:              3.340ns (Levels of Logic = 2)
  Source:            opb_spi_0/opb_spi_0/I_module/SCK_Out (FF)
  Destination:       exp_io_37_pin (PAD)
  Source Clock:      fpga_0_net_gnd_pin_OBUF rising

  Data Path: opb_spi_0/opb_spi_0/I_module/SCK_Out to exp_io_37_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            2   0.370   0.378  opb_spi_0/I_module/SCK_Out (SCK_O)
     end scope: 'opb_spi_0'
     OBUF:I->O                 2.592          exp_io_37_pin_OBUF (exp_io_37_pin)
    ----------------------------------------
    Total                      3.340ns (2.962ns logic, 0.378ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.359ns (Levels of Logic = 2)
  Source:            audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (FF)
  Destination:       fpga_0_Audio_Codec_Sync_pin (PAD)
  Source Clock:      fpga_0_Audio_Codec_Bit_Clk_pin rising

  Data Path: audio_codec/audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i to fpga_0_Audio_Codec_Sync_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.397  audio_codec/AC97_FIFO_I/ac97_core_I/ac97_timing_I_1/sync_i (Sync)
     end scope: 'audio_codec'
     OBUF:I->O                 2.592          fpga_0_Audio_Codec_Sync_pin_OBUF (fpga_0_Audio_Codec_Sync_pin)
    ----------------------------------------
    Total                      3.359ns (2.962ns logic, 0.397ns route)
                                       (88.2% logic, 11.8% route)

=========================================================================


CPU : 46.71 / 46.79 s | Elapsed : 47.00 / 47.00 s
 
--> 

Total memory usage is 233004 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  104 (   0 filtered)
Number of infos    :   27 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..
*********************************************


xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  



Using Flow File:
D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementat
ion/fpga.flw 
Using Option File(s): 
 D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementat
ion/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/system.ngc" ...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/ppc405_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/ppc405_1_wrapper.ngc"...


Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/jtagppc_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/reset_block_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/plb_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/opb_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/plb2opb_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/sysace_compactflash_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/leds_4bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/dipsws_4bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/pushbuttons_5bit_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/plb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/plb_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/opb_intc_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/sysclk_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/clk90_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/ddr_clk90_inv_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/dcm_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/dcm_1_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/vga_framebuffer_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/dcr_v29_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/opb2dcr_bridge_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/audio_codec_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/lab3_slave_0_wrapper.ngc"...
Loading design module
"D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/implementa
tion/opb_spi_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...


INFO:NgdBuild:738 - A case sensitive search for the INST, PAD, or NET element
   referred to by a constraint entry in 'system.ucf' that accompanies this
   design has failed, while a case insensitive search is in progress. The result
   of the case insensitive search will be used, but messages will accompany each
   and every use of a case insensitive result. Constraints are case sensitive
   with respect to user-specified identifiers, which includes names of logic
   elements in a design.
INFO:NgdBuild:740 - "system.ucf" Line 553: Found case insensitive match for NET
   name 'EXP_IO_37_pin'. NET is 'exp_io_37_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 554: Found case insensitive match for NET
   name 'EXP_IO_37_pin'. NET is 'exp_io_37_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 555: Found case insensitive match for NET
   name 'EXP_IO_37_pin'. NET is 'exp_io_37_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 556: Found case insensitive match for NET
   name 'EXP_IO_37_pin'. NET is 'exp_io_37_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 557: Found case insensitive match for NET
   name 'EXP_IO_37_pin'. NET is 'exp_io_37_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 559: Found case insensitive match for NET
   name 'EXP_IO_38_pin'. NET is 'exp_io_38_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 560: Found case insensitive match for NET
   name 'EXP_IO_38_pin'. NET is 'exp_io_38_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 561: Found case insensitive match for NET
   name 'EXP_IO_38_pin'. NET is 'exp_io_38_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 562: Found case insensitive match for NET
   name 'EXP_IO_38_pin'. NET is 'exp_io_38_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 563: Found case insensitive match for NET
   name 'EXP_IO_38_pin'. NET is 'exp_io_38_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 565: Found case insensitive match for NET
   name 'EXP_IO_35_pin'. NET is 'exp_io_35_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 566: Found case insensitive match for NET
   name 'EXP_IO_35_pin'. NET is 'exp_io_35_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 567: Found case insensitive match for NET
   name 'EXP_IO_35_pin'. NET is 'exp_io_35_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 568: Found case insensitive match for NET
   name 'EXP_IO_35_pin'. NET is 'exp_io_35_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 569: Found case insensitive match for NET
   name 'EXP_IO_35_pin'. NET is 'exp_io_35_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 571: Found case insensitive match for NET
   name 'EXP_IO_36_pin'. NET is 'exp_io_36_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 572: Found case insensitive match for NET
   name 'EXP_IO_36_pin'. NET is 'exp_io_36_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 573: Found case insensitive match for NET
   name 'EXP_IO_36_pin'. NET is 'exp_io_36_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 574: Found case insensitive match for NET
   name 'EXP_IO_36_pin'. NET is 'exp_io_36_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 575: Found case insensitive match for NET
   name 'EXP_IO_36_pin'. NET is 'exp_io_36_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 577: Found case insensitive match for NET
   name 'EXP_IO_33_pin'. NET is 'exp_io_33_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 578: Found case insensitive match for NET
   name 'EXP_IO_33_pin'. NET is 'exp_io_33_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 579: Found case insensitive match for NET
   name 'EXP_IO_33_pin'. NET is 'exp_io_33_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 580: Found case insensitive match for NET
   name 'EXP_IO_33_pin'. NET is 'exp_io_33_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 581: Found case insensitive match for NET
   name 'EXP_IO_33_pin'. NET is 'exp_io_33_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 583: Found case insensitive match for NET
   name 'EXP_IO_34_pin'. NET is 'exp_io_34_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 584: Found case insensitive match for NET
   name 'EXP_IO_34_pin'. NET is 'exp_io_34_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 585: Found case insensitive match for NET
   name 'EXP_IO_34_pin'. NET is 'exp_i

o_34_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 586: Found case insensitive match for NET
   name 'EXP_IO_34_pin'. NET is 'exp_io_34_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 587: Found case insensitive match for NET
   name 'EXP_IO_34_pin'. NET is 'exp_io_34_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 589: Found case insensitive match for NET
   name 'EXP_IO_31_pin'. NET is 'exp_io_31_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 590: Found case insensitive match for NET
   name 'EXP_IO_31_pin'. NET is 'exp_io_31_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 591: Found case insensitive match for NET
   name 'EXP_IO_31_pin'. NET is 'exp_io_31_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 592: Found case insensitive match for NET
   name 'EXP_IO_31_pin'. NET is 'exp_io_31_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 593: Found case insensitive match for NET
   name 'EXP_IO_31_pin'. NET is 'exp_io_31_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 595: Found case insensitive match for NET
   name 'EXP_IO_32_pin'. NET is 'exp_io_32_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 596: Found case insensitive match for NET
   name 'EXP_IO_32_pin'. NET is 'exp_io_32_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 597: Found case insensitive match for NET
   name 'EXP_IO_32_pin'. NET is 'exp_io_32_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 598: Found case insensitive match for NET
   name 'EXP_IO_32_pin'. NET is 'exp_io_32_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 599: Found case insensitive match for NET
   name 'EXP_IO_32_pin'. NET is 'exp_io_32_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 601: Found case insensitive match for NET
   name 'EXP_IO_29_pin'. NET is 'exp_io_29_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 602: Found case insensitive match for NET
   name 'EXP_IO_29_pin'. NET is 'exp_io_29_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 603: Found case insensitive match for NET
   name 'EXP_IO_29_pin'. NET is 'exp_io_29_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 604: Found case insensitive match for NET
   name 'EXP_IO_29_pin'. NET is 'exp_io_29_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 605: Found case insensitive match for NET
   name 'EXP_IO_29_pin'. NET is 'exp_io_29_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 607: Found case insensitive match for NET
   name 'EXP_IO_30_pin'. NET is 'exp_io_30_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 608: Found case insensitive match for NET
   name 'EXP_IO_30_pin'. NET is 'exp_io_30_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 609: Found case insensitive match for NET
   name 'EXP_IO_30_pin'. NET is 'exp_io_30_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 610: Found case insensitive match for NET
   name 'EXP_IO_30_pin'. NET is 'exp_io_30_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 611: Found case insensitive match for NET
   name 'EXP_IO_30_pin'. NET is 'exp_io_30_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 613: Found case insensitive match for NET
   name 'EXP_IO_27_pin'. NET is 'exp_io_27_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 614: Found case insensitive match for NET
   name 'EXP_IO_27_pin'. NET is 'exp_io_27_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 615: Found case insensitive match for NET
   name 'EXP_IO_27_pin'. NET is 'exp_io_27_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 616: Found case insensitive match for NET
   name 'EXP_IO_27_pin'. NET is 'exp_io_27_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 617: Found case insensitive match for NET
   name 'EXP_IO_27_pin'. NET is 'exp_io_27_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 619: Found case insensitive match for NET
   name 'EXP_IO_28_pin'. NET is 'exp_io_28_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 620: Found case insensitive match for NET
   name 'EXP_IO_28_pin'. NET is 'exp_io_28_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 621: Found case insensitive match for NET
   name 'EXP_IO_28_pin'. NET is 'exp_io_28_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 622: Found case insensitive match for NET
   name 'EXP_IO_28_pin'. NET is 'exp_io_28_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 623: Found case insensitive match for NET
   name 'EXP_IO_2

8_pin'. NET is 'exp_io_28_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 625: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 626: Found case insensitive match for NET
   name 'EXP_IO_40_pin'. NET is 'exp_io_40_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 631: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 632: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 633: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 634: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 635: Found case insensitive match for NET
   name 'EXP_IO_41_pin'. NET is 'exp_io_41_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 637: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 638: Found case insensitive match for NET
   name 'EXP_IO_42_pin'. NET is 'exp_io_42_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 643: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 644: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 645: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 646: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 647: Found case insensitive match for NET
   name 'EXP_IO_43_pin'. NET is 'exp_io_43_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 649: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 650: Found case insensitive match for NET
   name 'EXP_IO_44_pin'. NET is 'exp_io_44_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 655: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 656: Found case insensitive match for NET
   name 'EXP_IO_45_pin'. NET is 'exp_io_45_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 668: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 669: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 670: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 671: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 672: Found case insensitive match for NET
   name 'EXP_IO_48_pin'. NET is 'exp_io_48_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 676: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 677: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 678: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 679: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 680: Found case insensitive match for NET
   name 'EXP_IO_50_pin'. NET is 'exp_io_50_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 684: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 685: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 686: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 687: Found case insensitive match for NET
   name 'EXP_IO_5

2_pin'. NET is 'exp_io_52_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 688: Found case insensitive match for NET
   name 'EXP_IO_52_pin'. NET is 'exp_io_52_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 690: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 691: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 692: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 693: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 694: Found case insensitive match for NET
   name 'EXP_IO_53_pin'. NET is 'exp_io_53_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 696: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 697: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 698: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 699: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 700: Found case insensitive match for NET
   name 'EXP_IO_54_pin'. NET is 'exp_io_54_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 702: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 703: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 704: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 705: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 706: Found case insensitive match for NET
   name 'EXP_IO_55_pin'. NET is 'exp_io_55_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 708: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 709: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 710: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 711: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 712: Found case insensitive match for NET
   name 'EXP_IO_56_pin'. NET is 'exp_io_56_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 714: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 715: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 716: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 717: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 718: Found case insensitive match for NET
   name 'EXP_IO_57_pin'. NET is 'exp_io_57_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 720: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 721: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 722: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 723: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 724: Found case insensitive match for NET
   name 'EXP_IO_58_pin'. NET is 'exp_io_58_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 726: Found case insensitive match for NET
   name 'EXP_IO_5

9_pin'. NET is 'exp_io_59_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 727: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 728: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 729: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 730: Found case insensitive match for NET
   name 'EXP_IO_59_pin'. NET is 'exp_io_59_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 732: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 733: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 734: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 735: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 736: Found case insensitive match for NET
   name 'EXP_IO_60_pin'. NET is 'exp_io_60_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 738: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 739: Found case insensitive match for NET
   name 'EXP_IO_61_pin'. NET is 'exp_io_61_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 744: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 745: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 746: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 747: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 748: Found case insensitive match for NET
   name 'EXP_IO_62_pin'. NET is 'exp_io_62_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 750: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 751: Found case insensitive match for NET
   name 'EXP_IO_63_pin'. NET is 'exp_io_63_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 756: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 757: Found case insensitive match for NET
   name 'EXP_IO_64_pin'. NET is 'exp_io_64_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 762: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 763: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 764: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 765: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 766: Found case insensitive match for NET
   name 'EXP_IO_65_pin'. NET is 'exp_io_65_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 768: Found case insensitive match for NET
   name 'EXP_IO_66_pin'. NET is 'exp_io_66_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 769: Found case insensitive match for NET
   name 'EXP_IO_66_pin'. NET is 'exp_io_66_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 774: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 775: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 776: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 777: Found case insensitive match for NET
   name 'EXP_IO_67_pin'. NET is 'exp_io_67_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 778: Found case insensitive match for NET
   name 'EXP_IO_6

7_pin'. NET is 'exp_io_67_pin'.


INFO:NgdBuild:740 - "system.ucf" Line 780: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 781: Found case insensitive match for NET
   name 'EXP_IO_68_pin'. NET is 'exp_io_68_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 786: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 787: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 788: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 789: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 790: Found case insensitive match for NET
   name 'EXP_IO_69_pin'. NET is 'exp_io_69_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 792: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 793: Found case insensitive match for NET
   name 'EXP_IO_70_pin'. NET is 'exp_io_70_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 798: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 799: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 800: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 801: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 802: Found case insensitive match for NET
   name 'EXP_IO_71_pin'. NET is 'exp_io_71_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 804: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 805: Found case insensitive match for NET
   name 'EXP_IO_72_pin'. NET is 'exp_io_72_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 810: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 811: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 812: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 813: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 814: Found case insensitive match for NET
   name 'EXP_IO_73_pin'. NET is 'exp_io_73_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 816: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 817: Found case insensitive match for NET
   name 'EXP_IO_74_pin'. NET is 'exp_io_74_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 822: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 823: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 824: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 825: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 826: Found case insensitive match for NET
   name 'EXP_IO_75_pin'. NET is 'exp_io_75_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 828: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.
INFO:NgdBuild:740 - "system.ucf" Line 829: Found case insensitive match for NET
   name 'EXP_IO_76_pin'. NET is 'exp_io_76_pin'.

Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new 

TNM groups and period
   specifications were generated at the DCM output(s):


   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "dcm_0_dcm_0_CLK0_BUF", used in period specification
   "TS_dcm_0_dcm_0_CLK0_BUF", was traced into DCM instance
   "vga_framebuffer/vga_framebuffer/DCM_pixclk.DCM_pixclk". The following new
   TNM groups and period specifications were generated at the DCM output(s):
   CLKDV: TS_vga_framebuffer_vga_framebuffer_CLKDV=PERIOD
vga_framebuffer_vga_framebuffer_CLKDV TS_dcm_0_dcm_0_CLK0_BUF*4 HIGH 50%
WARNING:XdmHelpers:662 - Period specification "TS_dcm_0_dcm_0_CLK0_BUF"
   references the TNM group "dcm_0_dcm_0_CLK0_BUF", which contains both pads and
   synchronous elements. The timing analyzer will ignore the pads for this
   specification. You might want to use a qualifier (e.g. "FFS") on the TNM
   property to remove the pads from this group.

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[63].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[62].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[61].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[60].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[59].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[58].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[57].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[56].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[55].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[54].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/W

O_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[53].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[52].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[51].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[50].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[49].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[48].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[47].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[46].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[45].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[44].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[43].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[42].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[41].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[40].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[39].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[38].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[37].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[36].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[35].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[34].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[33].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[32].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[31].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[30].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[29].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[28].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[27].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[26].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[25].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[24].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[23].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[22].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[21].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[20].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[19].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[18].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[17].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[16].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[15].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[14].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[13].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[12].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[11].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[10].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[9].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[8].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[7].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[6].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR


   _REGS_GEN[5].RDDATA_LOREG' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[4].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[3].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[2].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[1].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR
   _REGS_GEN[0].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_
   COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_AD
   DR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0
   ].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_

ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[7].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[6].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[5].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN

_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[4].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_R

D_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[3].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[2].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_


   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[1].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_
   cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FI
   FO_GEN[0].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].

I_SIZE_S_H_REG' has
   unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[28].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[27].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[26].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[25].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[24].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[23].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[22].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[21].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[20].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[19].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[18].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[17].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[16].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[15].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[14].OPB_DBUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[13].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[12].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[11].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 225

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...


Running related packing...
Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   48
Logic Utilization:
  Number of Slice Flip Flops:       2,808 out of  27,392   10%
  Number of 4 input LUTs:           2,325 out of  27,392    8%
Logic Distribution:
  Number of occupied Slices:        2,686 out of  13,696   19%
  Number of Slices containing only related logic:   2,686 out of   2,686  100%
  Number of Slices containing unrelated logic:          0 out of   2,686    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          2,972 out of  27,392   10%
  Number used as logic:             2,325
  Number used as a route-thru:        231
  Number used for Dual Port RAMs:     342
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:      74

  Number of bonded IOBs:              231 out of     556   41%
    IOB Flip Flops:                   335
    IOB Dual-Data Rate Flops:          24
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                67 out of     136   49%
  Number of GCLKs:                      7 out of      16   43%
  Number of DCMs:                       3 out of       8   37%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,503,843
Additional JTAG gate count for IOBs:  11,088
Peak Memory Usage:  248 MB
Total REAL time to MAP completion:  16 secs 
Total CPU time to MAP completion:   16 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.



Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BUFGMUXs                        7 out of 16     43%
   Number of DCMs                            3 out of 8      37%
   Number of External IOBs                 231 out of 556    41%
      Number of LOCed IOBs                 231 out of 231   100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        67 out of 136    49%
   Number of SLICEs                       2686 out of 13696  19%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 7 secs 


Finished initial Timing Analysis.  REAL time: 7 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:995d41) REAL time: 12 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 12 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 12 secs 

Phase 4.2
......
.......

..................
Phase 4.2 (Checksum:993683) REAL time: 15 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 15 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 15 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 15 secs 

Phase 8.8
......

...............


........
..

.............


.......


......


...


Phase 8.8 (Checksum:123445f) REAL time: 30 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 30 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 42 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 42 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 43 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 43 secs 



REAL time consumed by placer: 46 secs 
CPU  time consumed by placer: 46 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 46 secs 
Total CPU time to Placer completion: 46 secs 

Starting Router



Phase 1: 22940 unrouted;       REAL time: 55 secs 



Phase 2: 18784 unrouted;       REAL time: 57 secs 



Phase 3: 3395 unrouted;       REAL time: 1 mins 3 secs 

Phase 4: 3395 unrouted; (21527)      REAL time: 1 mins 3 secs 



Phase 5: 3410 unrouted; (403)      REAL time: 1 mins 8 secs 

Phase 6: 3419 unrouted; (0)      REAL time: 1 mins 8 secs 



Phase 7: 0 unrouted; (0)      REAL time: 1 mins 14 secs 



Phase 8: 0 unrouted; (0)      REAL time: 1 mins 17 secs 

WARNING:Route:455 - CLK Net:exp_io_28_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 mins 19 secs 
Total CPU time to Router completion: 1 mins 19 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  exp_io_28_pin_OBUF |     BUFGMUX3S| No   | 1812 |  0.290     |  1.267      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  202 |  0.145     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Audio_Codec_B |              |      |      |            |             |
|    it_Clk_pin_BUFGP |     BUFGMUX0S| No   |   79 |  0.155     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|vga_framebuffer/vga_ |              |      |      |            |             |
|framebuffer/buffered |              |      |      |            |             |
|        _pixel_clock |     BUFGMUX4P| No   |   92 |  0.261     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP |     BUFGMUX1S| No   |   62 |  0.110     |  1.241      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX5S| No   |   50 |  0.145     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.212     |  1.508      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.198     |  2.924      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.809     |  4.565      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.095ns|     9.856ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.245ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.381ns|     8.476ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.452ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_vga_framebuffer_vga_framebuffer_CLKDV  | SETUP   |     3.710ns|    25.160ns|       0|           0


  = PERIOD TIMEGRP         "vga_framebuffer | HOLD    |     0.554ns|            |       0|           0
  _vga_framebuffer_CLKDV" TS_dcm_0_dcm_0_CL |         |            |            |        |            
  K0_BUF * 4         HIGH 50%               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     6.159ns|     3.841ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.495ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.632ns|     1.368ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.554ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.895ns|     1.105ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.388ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP   |    25.295ns|     4.705ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD    |     0.463ns|            |       0|           0
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "fpga_0_Audio_Codec_Bit_Clk_pin_BUFGP | SETUP   |    37.205ns|     6.970ns|       0|           0
  /IBUFG" PERIOD = 81.38 ns HIGH 50%        | HOLD    |     0.561ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  PATH "TS_RST1_path" TIG                   | SETUP   |         N/A|     3.652ns|     N/A|           0
------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 23 secs 
Total CPU time to PAR completion: 1 mins 22 secs 

Peak Memory Usage:  332 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 138781 paths, 0 nets, and 19179 connections

Design statistics:
   Minimum period:  25.160ns (Maximum frequency:  39.746MHz)


Analysis completed Fri Nov 04 16:05:03 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 8 secs 


xflow done!


*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Fri Nov 04 16:05:08 2011

Running DRC.


WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_30_pin/exp_io_30_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_31_pin/exp_io_31_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_32_pin/exp_io_32_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_33_pin/exp_io_33_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_41_pin/exp_io_41_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_34_pin/exp_io_34_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_50_pin/exp_io_50_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_35_pin/exp_io_35_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_43_pin/exp_io_43_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_27_pin/exp_io_27_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_52_pin/exp_io_52_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_28_pin/exp_io_28_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_60_pin/exp_io_60_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_36_pin/exp_io_36_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_53_pin/exp_io_53_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_29_pin/exp_io_29_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_62_pin/exp_io_62_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_38_pin/exp_io_38_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_54_pin/exp_io_54_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_71_pin/exp_io_71_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_55_pin/exp_io_55_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_48_pin/exp_io_48_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_56_pin/exp_io_56_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_57_pin/exp_io_57_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_73_pin/exp_io_73_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_58_pin/exp_io_58_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_75_pin/exp_io_75_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_59_pin/exp_io_59_pin is set but the tri state is not configured. 


WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_67_pin/exp_io_67_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   exp_io_69_pin/exp_io_69_pin is set but the tri state is not configured. 
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/RGB_BRAM/vga_framebuffer/v
   ga_framebuffer/RGB_BRAM_U4/RGB_BRAM.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
DRC detected 0 errors and 37 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7  system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 system.mss 



Output Directory (-od)		:
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\
Part (-p)			: virtex2p

Software Specification file	: system.mss


WARNING:MDT - IPNAME:opb2dcr_bridge INSTANCE:opb2dcr_bridge_0 -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.m
   hs line 460 - deprecated core for architecture 'virtex2p'!


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/data/opb_spi_v2_
1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to virtex2p


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_spi_v1_00_e\data\opb_spi_
   v2_1_0.mpd line 46 - opb_spi_0 (opb_spi) tool is overriding PARAMETER
   C_FAMILY value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 41 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 42 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_NUM_SLAVES value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 43 - plb (plb_v34) tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 44 - plb (plb_v34) tool is overriding PARAMETER C_PLB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_
   v2_1_0.mpd line 45 - plb (plb_v34) tool is overriding PARAMETER C_PLB_DWIDTH
   value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 36 - opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 37 - opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH
   value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 38 - opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS
   value to 1
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_
   v2_1_0.mpd line 39 - opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES
   value to 9
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 48 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 49 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 50 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 51 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 52 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 53 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb
   _uartlite_v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 39 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_sysace_v1_00_c\data\opb_s
   ysace_v2_1_0.mpd line 40 - SysACE_CompactFlash (opb_sysace) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 38 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 39 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 78 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 79 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 80 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 81 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_PLB_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 42 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_num_masters value to 3
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 46 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_dwidth value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 47 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_awidth value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\dat
   a\plb_bram_if_cntlr_v2_1_0.mpd line 49 - plb_bram_if_cntlr_1
   (plb_bram_if_cntlr) tool is overriding PARAMETER c_plb_mid_width value to 2
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 37 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000


INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 38 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 39 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 40 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_NUM_WE value to 8
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 42 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 43 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 46 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 47 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 48 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b00000000000000000000000000000000
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 49 - opb_intc_0 (opb_intc) tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b00000000000000000000000000000111
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 39 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_AWIDTH value to 10
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcr_v29_v1_00_a\data\dcr_v29_
   v2_1_0.mpd line 40 - dcr_v29_0 (dcr_v29) tool is overriding PARAMETER
   C_DCR_DWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 36 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 37 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\o
   pb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 25 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\o
   pb_ac97_v2_00_a\data\opb_ac97_v2_1_0.mpd line 26 - Audio_Codec (opb_ac97)
   tool is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\l
   ab3_slave\data\lab3_slave_v2_1_0.mpd line 24 - lab3_slave_0 (lab3_slave) tool
   is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\l
   ab3_slave\data\lab3_slave_v2_1_0.mpd line 25 - lab3_slave_0 (lab3_slave) tool
   is overriding PARAMETER C_OPB_DWIDTH value to 32



Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core
_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 204 - 3 master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 214 - 1 master(s) : 9 slave(s)
IPNAME:dcr_v29 INSTANCE:dcr_v29_0 -
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.mhs
line 454 - 1 master(s) : 1 slave(s)

Check port drivers...



Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'fpga_0_Audio_Codec_Bit_Clk_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port. 



WARNING:MDT - Peripheral opb_spi_0 is not connected to any of the processors in
   the system. Check for the following reasons.
   1. opb_spi_0 is not connected to any of the buses connected to a processor. 
   2. opb_spi_0 does not have adresses set correctly. 
   3. opb_spi_0's address is not within any of the bridge windows connected to a
   processor.
INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - opb
WARNING:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\system.m
   hs line 214 - No Driver Found for instance opb. To avoid seeing this warning,
   assign the appropriate driver or driver "generic 1.00.a " to instance opb

  - RS232_Uart_1
  - SysACE_CompactFlash
  - LEDs_4Bit
  - DIPSWs_4Bit
  - PushButtons_5Bit
  - opb_intc_0
  - VGA_FrameBuffer
  - Audio_Codec
  - lab3_slave_0
  - DDR_256MB_32MX64_rank1_row13_col10_cl2_5
  - plb_bram_if_cntlr_1
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\Xilinx91i\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\standalone_v1_00_a\ ...



Copying files for driver uartlite_v1_02_a from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_02_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\uartlite_v1_02_a\ ...



Copying files for driver sysace_v1_01_a from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\sysace_v1_01_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\sysace_v1_01_a\ ...



Copying files for driver gpio_v2_01_a from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\gpio_v2_01_a\ ...



Copying files for driver intc_v1_00_c from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\intc_v1_00_c\ ...



Copying files for driver tft_ref_v1_00_a from
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\drivers\tft
_ref_v1_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\tft_ref_v1_00_a\ ...



Copying files for driver ac97_v2_00_a from
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\drivers\ac9
7_v2_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\ac97_v2_00_a\ ...



Copying files for driver ddr_v1_00_b from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\ddr_v1_00_b\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\ddr_v1_00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\cpu_ppc405_v1_00_a\ ...



Copying files for library xilfatfs_v1_00_a from
C:\Xilinx91i\EDK\sw\lib\sw_services\xilfatfs_v1_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
bsrc\xilfatfs_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling  src/xilfatfs_alloc.c


Compiling  src/xilfatfs_close.c


Compiling  src/xilfatfs_directory.c


Compiling  src/xilfatfs_fat.c


Compiling  src/xilfatfs_fat16.c


Compiling  src/xilfatfs_fat32.c


Compiling  src/xilfatfs_filespec.c


Compiling  src/xilfatfs_filestatus.c


Compiling  src/xilfatfs_open.c


Compiling  src/xilfatfs_part.c


src/xilfatfs_part.c: In function 'get_partition_info':
src/xilfatfs_part.c:107: warning: implicit declaration of function 'xil_printf'


Compiling  src/xilfatfs_read.c


Compiling  src/xilfatfs_wd.c


Compiling  src/xilfatfs_stats.c


Compiling  src/xilfatfs_bufcache.c


Compiling  src/xilfatfs_sysace.c


make clean
Compiling uartlite


Compiling sysace


Compiling gpio


Compiling intc


Compiling tft


Compiling ac97


Compiling ddr


Compiling cpu_ppc405



Libraries generated in
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_0\li
b\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\Xilinx91i\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_1\li
bsrc\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\Xilinx91i\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_1\li
bsrc\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in
D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\ppc405_1\li
b\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 


powerpc-eabi-gcc -O2 TestApp_Peripheral/src/alienCodes.c TestApp_Peripheral/src/bullets.c TestApp_Peripheral/src/coord_objects.c TestApp_Peripheral/src/drawUtils.c TestApp_Peripheral/src/explosion.c TestApp_Peripheral/src/OPB_Int.c TestApp_Peripheral/src/sound.c TestApp_Peripheral/src/TestApp_Memory.c TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/text.c TestApp_Peripheral/src/timer.c TestApp_Peripheral/src/wave_header.c TestApp_Peripheral/src/xgpio_intr_tapp_example.c TestApp_Peripheral/src/xgpio_tapp_example.c TestApp_Peripheral/src/xintc_tapp_example.c TestApp_Peripheral/src/xsysace_selftest_example.c TestApp_Peripheral/src/slave.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc405_0/include/  -ITestApp_Peripheral/src/  -L./ppc405_0/lib/  \
  


TestApp_Peripheral/src/alienCodes.c:510:3: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/bullets.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/coord_objects.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/explosion.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file


In file included from TestApp_Peripheral/src/OPB_Int.c:1:
TestApp_Peripheral/src/OPB_Int.h:14:7: warning: no newline at end of file


TestApp_Peripheral/src/sound.c: In function 'getFileFromCF':
TestApp_Peripheral/src/sound.c:112: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/sound.c:167:2: warning: no newline at end of file


In file included from TestApp_Peripheral/src/TestApp_Memory.h:31,
                 from TestApp_Peripheral/src/explosion.h:5,
                 from TestApp_Peripheral/src/TestApp_Memory.h:18,
                 from TestApp_Peripheral/src/coord_objects.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:16,
                 from TestApp_Peripheral/src/bullets.h:3,
                 from TestApp_Peripheral/src/TestApp_Memory.h:15,
                 from TestApp_Peripheral/src/TestApp_Memory.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file
In file included from TestApp_Peripheral/src/TestApp_Memory.c:2:
TestApp_Peripheral/src/OPB_Int.h:14:7: warning: no newline at end of file
TestApp_Peripheral/src/TestApp_Memory.c:40: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/TestApp_Memory.c:41: warning: initialization makes pointer from integer without a cast
TestApp_Peripheral/src/TestApp_Memory.c:508: warning: conflicting types for 'drawAllLives'
TestApp_Peripheral/src/TestApp_Memory.c:396: warning: previous implicit declaration of 'drawAllLives' was here
TestApp_Peripheral/src/TestApp_Memory.c:523: warning: conflicting types for 'eraseAllLives'
TestApp_Peripheral/src/TestApp_Memory.c:440: warning: previous implicit declaration of 'eraseAllLives' was here


TestApp_Peripheral/src/TestApp_Peripheral.c:107:2: warning: no newline at end of file


TestApp_Peripheral/src/text.c:343:2: warning: no newline at end of file


In file included from TestApp_Peripheral/src/slave.c:1:
TestApp_Peripheral/src/slave.h:12:7: warning: no newline at end of file
TestApp_Peripheral/src/slave.c:18:2: warning: no newline at end of file


powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  67766	   5580	  31260	 104606	  1989e	TestApp_Peripheral/executable.elf



*********************************************
Initializing BRAM contents of the bitstream


*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_
0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagp
pc_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2
opb_bridge_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysa
ce_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_
1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/p
lb_bram_if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v
2_1_0.tcl ...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_modu
le_v2_1_0.tcl ...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/data/opb_spi_v2_
1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_0 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 45 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_ISOCM_DCR_HIGHADDR value to 0b0000010011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v2_00_c\data\ppc405_v2
   _1_0.mpd line 47 - ppc405_1 (ppc405) tcl is overriding PARAMETER
   C_DSOCM_DCR_HIGHADDR value to 0b0000100011
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jt
   agppc_cntlr_v2_1_0.mpd line 35 - jtagppc_0 (jtagppc_cntlr) tool is overriding
   PARAMETER C_DEVICE value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\p
   lb2opb_bridge_v2_1_0.mpd line 38 - plb2opb (plb2opb_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - LEDs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - DIPSWs_4Bit (opb_gpio) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpi
   o_v2_1_0.mpd line 40 - PushButtons_5Bit (opb_gpio) tool is overriding
   PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\plb_ddr_v2_00_a\data\plb_ddr_
   v2_1_0.mpd line 43 - DDR_256MB_32MX64_rank1_row13_col10_cl2_5 (plb_ddr) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_
   block_v2_1_0.mpd line 41 - plb_bram_if_cntlr_1_bram (bram_block) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_int
   c_v2_1_0.mpd line 38 - opb_intc_0 (opb_intc) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_m
   odule_v2_1_0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb2dcr_bridge_v1_00_a\data\o
   pb2dcr_bridge_v2_1_0.mpd line 38 - opb2dcr_bridge_0 (opb2dcr_bridge) tool is
   overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   D:\Put_Your_Temp_Files_Here\space_invaders\Lab7-final\Lab7BaseSystem\pcores\l
   ab3_slave\data\lab3_slave_v2_1_0.mpd line 26 - lab3_slave_0 (lab3_slave) tool
   is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\Xilinx91i\EDK\hw\XilinxProcessorIPLib\pcores\opb_spi_v1_00_e\data\opb_spi_
   v2_1_0.mpd line 46 - opb_spi_0 (opb_spi) tool is overriding PARAMETER
   C_FAMILY value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl
...
Sourcing tcl file
C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_
if_cntlr_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0b1000000000-0b1000000001)
VGA_FrameBuffer	plb->plb2opb->opb->opb2dcr_bridge_0->dcr_v29_0
  (0000000000-0x0fffffff) DDR_256MB_32MX64_rank1_row13_col10_cl2_5	plb
  (0x40000000-0x4000ffff) PushButtons_5Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40040000-0x4004ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40080000-0x4008ffff) lab3_slave_0	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0x7d400000-0x7d40ffff) Audio_Codec	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Peripheral/executable.elf" tag ppc405_0  -o b
implementation/download.bit 


Memory Initialization completed successfully.






*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
 LPT base address = 0378h.
 ECP base address = 0778h.
 ECP hardware is detected.
Cable connection established.

Connecting to cable (Parallel Port - LPT1) in ECP mode.
Checking cable driver.
 Driver xpc4drvr.sys version = 1.0.4.0. LPT base address = 0378h.
 Cable Type = 1, Revision = 0.
 Setting cable speed to 5 MHz.
Cable connection established.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

