// Seed: 1729035942
module module_0 #(
    parameter id_4 = 32'd65
) (
    input wand id_0,
    input wand id_1
);
  logic [7:0] id_3;
  wire _id_4;
  assign id_3[id_4] = 1'd0;
endmodule
module module_1 #(
    parameter id_1 = 32'd66,
    parameter id_9 = 32'd49
) (
    input wand id_0,
    input supply0 _id_1,
    input supply1 id_2
    , id_6,
    input uwire id_3,
    output logic id_4
);
  logic [7:0][1 : id_1] id_7;
  id_8 :
  assert property (@(posedge -1) 1)
  else $signed(5);
  ;
  always_latch @(-1'd0) id_4 <= -1;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  parameter id_9 = 1;
  always_comb @(posedge id_7[-1 : 1&id_9] or 1) assign id_6.id_9 = id_1;
  assign id_8 = id_9;
  wire id_10;
endmodule
