============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Fri Jul  5 02:27:45 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(200)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_l.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_awb_top.v
HDL-1007 : undeclared symbol 'video_de', assumed default net type 'wire' in ../../import/hdmi_top/ISP_awb_top.v(93)
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_cal_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_static_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_wb.v
RUN-1001 : Project manager successfully analyzed 36 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 11063835754496"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17514876633088"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 11 view nodes, 90 trigger nets, 90 data nets.
KIT-1004 : Chipwatcher code = 0110010010001001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD-SDRAM-ISP-HDMI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD-SDRAM-ISP-HDMI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD-SDRAM-ISP-HDMI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=11,BUS_DIN_NUM=90,BUS_CTRL_NUM=224,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb0100000,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0100100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01001110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb01011100,32'sb010100000,32'sb010100110,32'sb010101100,32'sb011000000,32'sb011010100}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=246) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=246) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=11,BUS_DIN_NUM=90,BUS_CTRL_NUM=224,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb0100000,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0100100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01001110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb01011100,32'sb010100000,32'sb010100110,32'sb010101100,32'sb011000000,32'sb011010100}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=11,BUS_DIN_NUM=90,BUS_CTRL_NUM=224,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb0100000,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0100100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01001110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb01011100,32'sb010100000,32'sb010100110,32'sb010101100,32'sb011000000,32'sb011010100}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=11,BUS_DIN_NUM=90,BUS_CTRL_NUM=224,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb0100000,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0100100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01001110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb01011100,32'sb010100000,32'sb010100110,32'sb010101100,32'sb011000000,32'sb011010100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=246)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=246)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=11,BUS_DIN_NUM=90,BUS_CTRL_NUM=224,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb0100000,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0100100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01001110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb01011100,32'sb010100000,32'sb010100110,32'sb010101100,32'sb011000000,32'sb011010100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=11,BUS_DIN_NUM=90,BUS_CTRL_NUM=224,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb0100000,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0100100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01001110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb01011100,32'sb010100000,32'sb010100110,32'sb010101100,32'sb011000000,32'sb011010100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 6548/45 useful/useless nets, 4531/28 useful/useless insts
SYN-1016 : Merged 53 instances.
SYN-1032 : 5961/12 useful/useless nets, 5226/12 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 5945/16 useful/useless nets, 5214/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 716 better
SYN-1014 : Optimize round 2
SYN-1032 : 5355/75 useful/useless nets, 4624/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.186704s wall, 0.828125s user + 0.062500s system = 0.890625s CPU (75.1%)

RUN-1004 : used memory is 179 MB, reserved memory is 145 MB, peak memory is 181 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5365/183 useful/useless nets, 4653/93 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 285 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 170 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 6113/3 useful/useless nets, 5401/2 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23387, tnet num: 6113, tinst num: 5400, tnode num: 30396, tedge num: 36501.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6113 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 392 (3.22), #lev = 7 (1.57)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 392 (3.22), #lev = 7 (1.57)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 888 instances into 392 LUTs, name keeping = 71%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 677 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 224 adder to BLE ...
SYN-4008 : Packed 224 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.610445s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (82.5%)

RUN-1004 : used memory is 184 MB, reserved memory is 147 MB, peak memory is 222 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.944922s wall, 2.218750s user + 0.093750s system = 2.312500s CPU (78.5%)

RUN-1004 : used memory is 184 MB, reserved memory is 147 MB, peak memory is 222 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (507 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 4538 instances
RUN-0007 : 1766 luts, 2097 seqs, 385 mslices, 182 lslices, 71 pads, 26 brams, 2 dsps
RUN-1001 : There are total 5250 nets
RUN-1001 : 3229 nets have 2 pins
RUN-1001 : 1651 nets have [3 - 5] pins
RUN-1001 : 240 nets have [6 - 10] pins
RUN-1001 : 62 nets have [11 - 20] pins
RUN-1001 : 53 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     123     
RUN-1001 :   No   |  No   |  Yes  |     816     
RUN-1001 :   No   |  Yes  |  No   |     64      
RUN-1001 :   Yes  |  No   |  No   |     115     
RUN-1001 :   Yes  |  No   |  Yes  |     979     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  26   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 48
PHY-3001 : Initial placement ...
PHY-3001 : design contains 4536 instances, 1766 luts, 2097 seqs, 567 slices, 103 macros(567 instances: 385 mslices 182 lslices)
PHY-0007 : Cell area utilization is 14%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 21444, tnet num: 5248, tinst num: 4536, tnode num: 28810, tedge num: 34931.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.613114s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (76.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.16695e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 4536.
PHY-3001 : End clustering;  0.000038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 796059, overlap = 67.5
PHY-3002 : Step(2): len = 650524, overlap = 54
PHY-3002 : Step(3): len = 412462, overlap = 60.75
PHY-3002 : Step(4): len = 340963, overlap = 59.0625
PHY-3002 : Step(5): len = 293819, overlap = 62.4375
PHY-3002 : Step(6): len = 260335, overlap = 63.7188
PHY-3002 : Step(7): len = 238400, overlap = 62.5625
PHY-3002 : Step(8): len = 213667, overlap = 73.0312
PHY-3002 : Step(9): len = 196521, overlap = 71.1562
PHY-3002 : Step(10): len = 175714, overlap = 74.9688
PHY-3002 : Step(11): len = 167892, overlap = 75.5938
PHY-3002 : Step(12): len = 155347, overlap = 71.6562
PHY-3002 : Step(13): len = 146946, overlap = 76.0625
PHY-3002 : Step(14): len = 140064, overlap = 76.7812
PHY-3002 : Step(15): len = 134384, overlap = 80.3438
PHY-3002 : Step(16): len = 129479, overlap = 77.6875
PHY-3002 : Step(17): len = 123961, overlap = 85.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.68512e-05
PHY-3002 : Step(18): len = 127358, overlap = 81.1875
PHY-3002 : Step(19): len = 127406, overlap = 78.6875
PHY-3002 : Step(20): len = 127032, overlap = 76.3438
PHY-3002 : Step(21): len = 124218, overlap = 76.2812
PHY-3002 : Step(22): len = 122697, overlap = 82.8438
PHY-3002 : Step(23): len = 119432, overlap = 69.25
PHY-3002 : Step(24): len = 119095, overlap = 77.6875
PHY-3002 : Step(25): len = 116432, overlap = 82.375
PHY-3002 : Step(26): len = 116047, overlap = 83.0938
PHY-3002 : Step(27): len = 114914, overlap = 78.5
PHY-3002 : Step(28): len = 113585, overlap = 68.9062
PHY-3002 : Step(29): len = 112998, overlap = 73.3438
PHY-3002 : Step(30): len = 111005, overlap = 71.8125
PHY-3002 : Step(31): len = 110646, overlap = 75.9688
PHY-3002 : Step(32): len = 110657, overlap = 76.0938
PHY-3002 : Step(33): len = 110869, overlap = 74.1562
PHY-3002 : Step(34): len = 110053, overlap = 72.0625
PHY-3002 : Step(35): len = 109489, overlap = 71.6875
PHY-3002 : Step(36): len = 107650, overlap = 57.4688
PHY-3002 : Step(37): len = 107370, overlap = 63.0938
PHY-3002 : Step(38): len = 106965, overlap = 66.4375
PHY-3002 : Step(39): len = 106476, overlap = 67.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.37024e-05
PHY-3002 : Step(40): len = 106925, overlap = 70.3438
PHY-3002 : Step(41): len = 107041, overlap = 61.8125
PHY-3002 : Step(42): len = 107197, overlap = 62.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000107405
PHY-3002 : Step(43): len = 107235, overlap = 67.75
PHY-3002 : Step(44): len = 107240, overlap = 68.0312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030797s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.107337s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (87.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.79557e-06
PHY-3002 : Step(45): len = 116967, overlap = 86.7812
PHY-3002 : Step(46): len = 117222, overlap = 88.8125
PHY-3002 : Step(47): len = 114577, overlap = 95.2812
PHY-3002 : Step(48): len = 114681, overlap = 98.125
PHY-3002 : Step(49): len = 112930, overlap = 104.281
PHY-3002 : Step(50): len = 112765, overlap = 104.938
PHY-3002 : Step(51): len = 111652, overlap = 109.594
PHY-3002 : Step(52): len = 111543, overlap = 110.062
PHY-3002 : Step(53): len = 109583, overlap = 111.938
PHY-3002 : Step(54): len = 109486, overlap = 111.875
PHY-3002 : Step(55): len = 109041, overlap = 113.344
PHY-3002 : Step(56): len = 109393, overlap = 114.938
PHY-3002 : Step(57): len = 107668, overlap = 117.219
PHY-3002 : Step(58): len = 107357, overlap = 118.531
PHY-3002 : Step(59): len = 106250, overlap = 123.938
PHY-3002 : Step(60): len = 106266, overlap = 126.938
PHY-3002 : Step(61): len = 104909, overlap = 135.5
PHY-3002 : Step(62): len = 103976, overlap = 134.344
PHY-3002 : Step(63): len = 103640, overlap = 120.875
PHY-3002 : Step(64): len = 104892, overlap = 90.9688
PHY-3002 : Step(65): len = 99426.8, overlap = 89.5625
PHY-3002 : Step(66): len = 99708.9, overlap = 90.0312
PHY-3002 : Step(67): len = 98035.5, overlap = 94.125
PHY-3002 : Step(68): len = 97793.7, overlap = 94.8125
PHY-3002 : Step(69): len = 97691.3, overlap = 95.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.59114e-06
PHY-3002 : Step(70): len = 97025.8, overlap = 94.6875
PHY-3002 : Step(71): len = 97025.8, overlap = 94.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.91823e-05
PHY-3002 : Step(72): len = 96636.8, overlap = 93.7188
PHY-3002 : Step(73): len = 96636.8, overlap = 93.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.83646e-05
PHY-3002 : Step(74): len = 96596.9, overlap = 94.2812
PHY-3002 : Step(75): len = 96697.3, overlap = 93.9062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.67292e-05
PHY-3002 : Step(76): len = 97862, overlap = 92.6562
PHY-3002 : Step(77): len = 97862, overlap = 92.6562
PHY-3002 : Step(78): len = 97773.5, overlap = 92.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000153458
PHY-3002 : Step(79): len = 100042, overlap = 86.625
PHY-3002 : Step(80): len = 100548, overlap = 87
PHY-3002 : Step(81): len = 101977, overlap = 86.2188
PHY-3002 : Step(82): len = 100185, overlap = 84.3438
PHY-3002 : Step(83): len = 99827.2, overlap = 81.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.115546s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (54.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.05313e-05
PHY-3002 : Step(84): len = 100291, overlap = 187.375
PHY-3002 : Step(85): len = 100291, overlap = 187.375
PHY-3002 : Step(86): len = 100459, overlap = 182.781
PHY-3002 : Step(87): len = 100619, overlap = 182.625
PHY-3002 : Step(88): len = 101119, overlap = 180.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.10626e-05
PHY-3002 : Step(89): len = 102875, overlap = 169.25
PHY-3002 : Step(90): len = 103028, overlap = 168.719
PHY-3002 : Step(91): len = 105119, overlap = 154.688
PHY-3002 : Step(92): len = 105795, overlap = 152.344
PHY-3002 : Step(93): len = 108150, overlap = 137.812
PHY-3002 : Step(94): len = 106105, overlap = 133.531
PHY-3002 : Step(95): len = 105936, overlap = 133.219
PHY-3002 : Step(96): len = 104637, overlap = 133.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000122125
PHY-3002 : Step(97): len = 104948, overlap = 131.594
PHY-3002 : Step(98): len = 105077, overlap = 131.656
PHY-3002 : Step(99): len = 105466, overlap = 129.344
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00024425
PHY-3002 : Step(100): len = 108190, overlap = 122.219
PHY-3002 : Step(101): len = 108190, overlap = 122.219
PHY-3002 : Step(102): len = 107718, overlap = 115.281
PHY-3002 : Step(103): len = 107724, overlap = 116.312
PHY-3002 : Step(104): len = 108097, overlap = 109.094
PHY-3002 : Step(105): len = 108551, overlap = 102.688
PHY-3002 : Step(106): len = 107661, overlap = 105.469
PHY-3002 : Step(107): len = 107556, overlap = 105.094
PHY-3002 : Step(108): len = 107384, overlap = 105.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000488501
PHY-3002 : Step(109): len = 107478, overlap = 103.25
PHY-3002 : Step(110): len = 107478, overlap = 103.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000977002
PHY-3002 : Step(111): len = 108209, overlap = 100.406
PHY-3002 : Step(112): len = 108423, overlap = 100.438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.001954
PHY-3002 : Step(113): len = 108435, overlap = 99.25
PHY-3002 : Step(114): len = 108435, overlap = 99.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0032654
PHY-3002 : Step(115): len = 108755, overlap = 98.4375
PHY-3002 : Step(116): len = 108966, overlap = 95.1875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0065308
PHY-3002 : Step(117): len = 109011, overlap = 94.9688
PHY-3002 : Step(118): len = 109011, overlap = 94.9688
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0105668
PHY-3002 : Step(119): len = 109117, overlap = 94.2812
PHY-3002 : Step(120): len = 109172, overlap = 94.375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0211337
PHY-3002 : Step(121): len = 109096, overlap = 95.5
PHY-3002 : Step(122): len = 109059, overlap = 94.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0341943
PHY-3002 : Step(123): len = 109079, overlap = 94.9062
PHY-3002 : Step(124): len = 109079, overlap = 94.9062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 21444, tnet num: 5248, tinst num: 4536, tnode num: 28810, tedge num: 34931.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 282.38 peak overflow 5.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/5250.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 126864, over cnt = 595(1%), over = 2204, worst = 20
PHY-1001 : End global iterations;  0.217412s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (43.1%)

PHY-1001 : Congestion index: top1 = 46.53, top5 = 33.75, top10 = 26.76, top15 = 22.37.
PHY-1001 : End incremental global routing;  0.302136s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (51.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.136013s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (80.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.532466s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (64.6%)

OPT-1001 : Current memory(MB): used = 272, reserve = 237, peak = 272.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3641/5250.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 126864, over cnt = 595(1%), over = 2204, worst = 20
PHY-1002 : len = 141080, over cnt = 406(1%), over = 946, worst = 20
PHY-1002 : len = 146736, over cnt = 221(0%), over = 440, worst = 9
PHY-1002 : len = 152000, over cnt = 63(0%), over = 102, worst = 9
PHY-1002 : len = 153384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.292960s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (53.3%)

PHY-1001 : Congestion index: top1 = 41.14, top5 = 32.19, top10 = 27.22, top15 = 23.58.
OPT-1001 : End congestion update;  0.386572s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (48.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.123246s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (88.7%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.510119s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (58.2%)

OPT-1001 : Current memory(MB): used = 276, reserve = 241, peak = 276.
OPT-1001 : End physical optimization;  1.638035s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (62.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1766 LUT to BLE ...
SYN-4008 : Packed 1766 LUT and 927 SEQ to BLE.
SYN-4003 : Packing 1170 remaining SEQ's ...
SYN-4005 : Packed 588 SEQ with LUT/SLICE
SYN-4006 : 352 single LUT's are left
SYN-4006 : 582 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 2348/3183 primitive instances ...
PHY-3001 : End packing;  0.231978s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (53.9%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 1926 instances
RUN-1001 : 909 mslices, 909 lslices, 71 pads, 26 brams, 2 dsps
RUN-1001 : There are total 4440 nets
RUN-1001 : 2492 nets have 2 pins
RUN-1001 : 1567 nets have [3 - 5] pins
RUN-1001 : 261 nets have [6 - 10] pins
RUN-1001 : 55 nets have [11 - 20] pins
RUN-1001 : 53 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
PHY-3001 : design contains 1924 instances, 1818 slices, 103 macros(567 instances: 385 mslices 182 lslices)
PHY-3001 : Cell area utilization is 23%
PHY-3001 : After packing: Len = 111891, Over = 134.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 23%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 17545, tnet num: 4438, tinst num: 1924, tnode num: 22668, tedge num: 29986.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4438 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.770145s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (60.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.70806e-05
PHY-3002 : Step(125): len = 110076, overlap = 136.25
PHY-3002 : Step(126): len = 109475, overlap = 135.75
PHY-3002 : Step(127): len = 108858, overlap = 142.75
PHY-3002 : Step(128): len = 107308, overlap = 145.5
PHY-3002 : Step(129): len = 107086, overlap = 147.75
PHY-3002 : Step(130): len = 106156, overlap = 144
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.41611e-05
PHY-3002 : Step(131): len = 107401, overlap = 142.5
PHY-3002 : Step(132): len = 107915, overlap = 141.5
PHY-3002 : Step(133): len = 110806, overlap = 131.5
PHY-3002 : Step(134): len = 112275, overlap = 120.5
PHY-3002 : Step(135): len = 111713, overlap = 118
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.83223e-05
PHY-3002 : Step(136): len = 113287, overlap = 112
PHY-3002 : Step(137): len = 113287, overlap = 112
PHY-3002 : Step(138): len = 113440, overlap = 110.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.455128s wall, 0.093750s user + 0.187500s system = 0.281250s CPU (61.8%)

PHY-3001 : Trial Legalized: Len = 149326
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 22%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4438 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.087026s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (53.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000154954
PHY-3002 : Step(139): len = 137570, overlap = 16.25
PHY-3002 : Step(140): len = 130226, overlap = 30.5
PHY-3002 : Step(141): len = 126794, overlap = 38.5
PHY-3002 : Step(142): len = 125118, overlap = 42.75
PHY-3002 : Step(143): len = 124181, overlap = 47.75
PHY-3002 : Step(144): len = 123786, overlap = 49.75
PHY-3002 : Step(145): len = 123507, overlap = 51
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000309908
PHY-3002 : Step(146): len = 125290, overlap = 50.25
PHY-3002 : Step(147): len = 125734, overlap = 49.75
PHY-3002 : Step(148): len = 126143, overlap = 49.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000619816
PHY-3002 : Step(149): len = 127244, overlap = 47.25
PHY-3002 : Step(150): len = 127792, overlap = 46.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007059s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 140116, Over = 0
PHY-3001 : Spreading special nets. 64 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.018884s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 87 instances has been re-located, deltaX = 32, deltaY = 56, maxDist = 2.
PHY-3001 : Final: Len = 142070, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 17545, tnet num: 4438, tinst num: 1925, tnode num: 22668, tedge num: 29986.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 181/4440.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 169320, over cnt = 439(1%), over = 751, worst = 9
PHY-1002 : len = 172000, over cnt = 273(0%), over = 418, worst = 5
PHY-1002 : len = 175416, over cnt = 93(0%), over = 145, worst = 4
PHY-1002 : len = 177312, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 177568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.477586s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (42.5%)

PHY-1001 : Congestion index: top1 = 33.90, top5 = 28.25, top10 = 24.88, top15 = 22.51.
PHY-1001 : End incremental global routing;  0.583794s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (50.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 4438 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.116403s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (94.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.778634s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (58.2%)

OPT-1001 : Current memory(MB): used = 281, reserve = 247, peak = 281.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3853/4440.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 177568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023541s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (132.7%)

PHY-1001 : Congestion index: top1 = 33.90, top5 = 28.25, top10 = 24.88, top15 = 22.51.
OPT-1001 : End congestion update;  0.124636s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4438 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.090666s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (103.4%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.215553s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (101.5%)

OPT-1001 : Current memory(MB): used = 283, reserve = 249, peak = 283.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4438 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.087288s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (89.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3853/4440.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 177568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020844s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 33.90, top5 = 28.25, top10 = 24.88, top15 = 22.51.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4438 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.084198s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (92.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.448276
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.907718s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (72.1%)

RUN-1003 : finish command "place" in  11.872898s wall, 6.109375s user + 2.218750s system = 8.328125s CPU (70.1%)

RUN-1004 : used memory is 268 MB, reserved memory is 234 MB, peak memory is 283 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 1927 instances
RUN-1001 : 909 mslices, 909 lslices, 71 pads, 26 brams, 2 dsps
RUN-1001 : There are total 4440 nets
RUN-1001 : 2492 nets have 2 pins
RUN-1001 : 1567 nets have [3 - 5] pins
RUN-1001 : 261 nets have [6 - 10] pins
RUN-1001 : 55 nets have [11 - 20] pins
RUN-1001 : 53 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 17545, tnet num: 4438, tinst num: 1925, tnode num: 22668, tedge num: 29986.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 909 mslices, 909 lslices, 71 pads, 26 brams, 2 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4438 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 168024, over cnt = 431(1%), over = 758, worst = 9
PHY-1002 : len = 170960, over cnt = 261(0%), over = 408, worst = 5
PHY-1002 : len = 175256, over cnt = 48(0%), over = 62, worst = 3
PHY-1002 : len = 176152, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 176296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.471879s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (53.0%)

PHY-1001 : Congestion index: top1 = 33.60, top5 = 28.20, top10 = 24.85, top15 = 22.45.
PHY-1001 : End global routing;  0.571909s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (57.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 316, reserve = 283, peak = 317.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr will be routed on clock mesh
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 568, reserve = 539, peak = 568.
PHY-1001 : End build detailed router design. 3.552804s wall, 2.843750s user + 0.046875s system = 2.890625s CPU (81.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 71992, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.913315s wall, 2.234375s user + 0.000000s system = 2.234375s CPU (76.7%)

PHY-1001 : Current memory(MB): used = 601, reserve = 573, peak = 601.
PHY-1001 : End phase 1; 2.918452s wall, 2.234375s user + 0.000000s system = 2.234375s CPU (76.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 518256, over cnt = 98(0%), over = 98, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 602, reserve = 574, peak = 602.
PHY-1001 : End initial routed; 4.807121s wall, 3.343750s user + 0.078125s system = 3.421875s CPU (71.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3962(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.779492s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (78.2%)

PHY-1001 : Current memory(MB): used = 607, reserve = 579, peak = 607.
PHY-1001 : End phase 2; 5.586754s wall, 3.953125s user + 0.078125s system = 4.031250s CPU (72.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 518256, over cnt = 98(0%), over = 98, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.018128s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 517848, over cnt = 26(0%), over = 26, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.065493s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (47.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 517880, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.055028s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (28.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 517984, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.042256s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (147.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3962(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.793562s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (82.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 18 feed throughs used by 18 nets
PHY-1001 : End commit to database; 0.449612s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (69.5%)

PHY-1001 : Current memory(MB): used = 636, reserve = 608, peak = 636.
PHY-1001 : End phase 3; 1.573479s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (78.4%)

PHY-1003 : Routed, final wirelength = 517984
PHY-1001 : Current memory(MB): used = 637, reserve = 609, peak = 637.
PHY-1001 : End export database. 0.017188s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  13.882306s wall, 10.437500s user + 0.140625s system = 10.578125s CPU (76.2%)

RUN-1003 : finish command "route" in  15.207888s wall, 11.421875s user + 0.156250s system = 11.578125s CPU (76.1%)

RUN-1004 : used memory is 606 MB, reserved memory is 581 MB, peak memory is 637 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        12
  #input                    5
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     2920   out of  19600   14.90%
#reg                     2112   out of  19600   10.78%
#le                      3502
  #lut only              1390   out of   3502   39.69%
  #reg only               582   out of   3502   16.62%
  #lut&reg               1530   out of   3502   43.69%
#dsp                        2   out of     29    6.90%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    2   out of     16   12.50%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                          Fanout
#1        u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr    GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                      422
#2        config_inst_syn_9                           GCLK               config             config_inst.jtck                                275
#3        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                      169
#4        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                      154
#5        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                                118
#6        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               lslice             u_sd_ctrl_top/u_sd_init/div_clk_reg_syn_9.q0    62
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                      39
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                      24
#9        u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                      0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[1]       INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[0]       INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                             |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                  |sd_bmp_hdmi                                |3502   |2353    |567     |2116    |26      |2       |
|  u_clk_wiz_0                        |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                        |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                         |ddr3_top1                                  |579    |357     |100     |349     |2       |0       |
|    physica_sdram                    |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller               |sdram_controller                           |226    |166     |40      |94      |0       |0       |
|      u_sdram_cmd                    |sdram_cmd                                  |48     |48      |0       |19      |0       |0       |
|      u_sdram_ctrl                   |sdram_ctrl                                 |164    |117     |40      |61      |0       |0       |
|      u_sdram_data                   |sdram_data                                 |14     |1       |0       |14      |0       |0       |
|    u_sdram_fifo_ctrl                |sdram_fifo_ctrl                            |353    |191     |60      |255     |2       |0       |
|      rdfifo                         |SOFTFIFO                                   |137    |62      |18      |110     |1       |0       |
|        ram_inst                     |ram_infer_SOFTFIFO                         |8      |0       |0       |8       |1       |0       |
|        rd_to_wr_cross_inst          |fifo_cross_domain_addr_process_al_SOFTFIFO |40     |18      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst          |fifo_cross_domain_addr_process_al_SOFTFIFO |32     |23      |0       |32      |0       |0       |
|      wrfifo                         |SOFTFIFO                                   |138    |76      |18      |113     |1       |0       |
|        ram_inst                     |ram_infer_SOFTFIFO                         |14     |9       |0       |14      |1       |0       |
|        rd_to_wr_cross_inst          |fifo_cross_domain_addr_process_al_SOFTFIFO |38     |22      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst          |fifo_cross_domain_addr_process_al_SOFTFIFO |31     |23      |0       |31      |0       |0       |
|  u_hdmi_top                         |hdmi_top1                                  |1301   |965     |209     |725     |4       |2       |
|    awb                              |ISP_awb_top                                |592    |476     |52      |390     |0       |2       |
|      cal_awb                        |alg_awb                                    |374    |340     |34      |213     |0       |0       |
|        div_bgain                    |shift_div                                  |340    |319     |21      |205     |0       |0       |
|      stat                           |isp_stat_awb                               |191    |109     |18      |152     |0       |0       |
|      wb                             |isp_wb                                     |27     |27      |0       |25      |0       |2       |
|    debayer_l                        |isp_demosaic_l                             |201    |120     |42      |123     |4       |0       |
|      linebuffer                     |shift_register                             |61     |45      |16      |25      |4       |0       |
|        gen_ram_inst[0]$u_ram        |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram        |simple_dp_ram                              |11     |11      |0       |1       |2       |0       |
|    u3_hdmi_tx                       |hdmi_tx                                    |359    |282     |54      |182     |0       |0       |
|      Inst_DVITransmitter            |DVITransmitter                             |359    |282     |54      |182     |0       |0       |
|        Inst_TMDSEncoder_blue        |TMDSEncoder                                |102    |83      |18      |51      |0       |0       |
|        Inst_TMDSEncoder_green       |TMDSEncoder                                |101    |79      |18      |36      |0       |0       |
|        Inst_TMDSEncoder_red         |TMDSEncoder                                |105    |85      |18      |44      |0       |0       |
|        Inst_blue_serializer_10_1    |Serial_N_1_lvds_dat                        |19     |12      |0       |19      |0       |0       |
|        Inst_clk_serializer_10_1     |Serial_N_1_lvds                            |6      |4       |0       |6       |0       |0       |
|        Inst_green_serializer_10_1   |Serial_N_1_lvds_dat                        |13     |9       |0       |13      |0       |0       |
|        Inst_red_serializer_10_1     |Serial_N_1_lvds_dat                        |13     |10      |0       |13      |0       |0       |
|    u_video_driver                   |video_driver                               |149    |87      |61      |30      |0       |0       |
|  u_sd_ctrl_top                      |sd_ctrl_top                                |373    |273     |49      |210     |0       |0       |
|    u_sd_init                        |sd_init                                    |225    |155     |32      |111     |0       |0       |
|    u_sd_read                        |sd_read                                    |148    |118     |17      |99      |0       |0       |
|  u_sd_read_photo                    |read_rawdata                               |271    |202     |58      |148     |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER                             |976    |554     |151     |680     |0       |0       |
|    wrapper_cwc_top                  |cwc_top                                    |976    |554     |151     |680     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int                                |493    |255     |0       |492     |0       |0       |
|        reg_inst                     |register                                   |491    |253     |0       |490     |0       |0       |
|        tap_inst                     |tap                                        |2      |2       |0       |2       |0       |0       |
|      trigger_inst                   |trigger                                    |483    |299     |151     |188     |0       |0       |
|        bus_inst                     |bus_top                                    |269    |153     |94      |93      |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det                                    |16     |10      |6       |8       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det                                    |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det                                    |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det                                    |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det                                    |98     |44      |34      |30      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det                                    |98     |62      |34      |33      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det                                    |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det                                    |28     |18      |10      |11      |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det                                    |20     |10      |10      |2       |0       |0       |
|        emb_ctrl_inst                |emb_ctrl                                   |106    |77      |29      |52      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2479  
    #2          2       798   
    #3          3       592   
    #4          4       177   
    #5        5-10      271   
    #6        11-50      82   
    #7       51-100      13   
    #8       101-500     5    
  Average     2.68            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 17545, tnet num: 4438, tinst num: 1925, tnode num: 22668, tedge num: 29986.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 4438 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 9 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: b4478489169f0964fa0a4221fc169627cf8aca625ea58e127c1440e41df19213 -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 1925
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 4440, pip num: 40043
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 18
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2040 valid insts, and 113820 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011100100110010010001001
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  4.049266s wall, 16.687500s user + 0.203125s system = 16.890625s CPU (417.1%)

RUN-1004 : used memory is 614 MB, reserved memory is 590 MB, peak memory is 793 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240705_022745.log"
