<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p421" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_421{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_421{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_421{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_421{left:82px;bottom:998px;letter-spacing:-0.17px;}
#t5_421{left:139px;bottom:998px;letter-spacing:-0.16px;}
#t6_421{left:190px;bottom:998px;letter-spacing:-0.15px;}
#t7_421{left:396px;bottom:998px;letter-spacing:-0.14px;}
#t8_421{left:483px;bottom:998px;letter-spacing:-0.11px;}
#t9_421{left:483px;bottom:981px;letter-spacing:-0.11px;}
#ta_421{left:483px;bottom:964px;letter-spacing:-0.11px;}
#tb_421{left:82px;bottom:940px;letter-spacing:-0.17px;}
#tc_421{left:139px;bottom:940px;letter-spacing:-0.17px;}
#td_421{left:190px;bottom:940px;letter-spacing:-0.16px;}
#te_421{left:396px;bottom:940px;letter-spacing:-0.12px;}
#tf_421{left:483px;bottom:940px;letter-spacing:-0.11px;word-spacing:-0.11px;}
#tg_421{left:483px;bottom:923px;letter-spacing:-0.11px;}
#th_421{left:483px;bottom:906px;letter-spacing:-0.12px;}
#ti_421{left:82px;bottom:881px;letter-spacing:-0.17px;}
#tj_421{left:139px;bottom:881px;letter-spacing:-0.16px;}
#tk_421{left:190px;bottom:881px;letter-spacing:-0.15px;}
#tl_421{left:396px;bottom:881px;letter-spacing:-0.14px;}
#tm_421{left:483px;bottom:881px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#tn_421{left:483px;bottom:865px;letter-spacing:-0.1px;}
#to_421{left:483px;bottom:848px;letter-spacing:-0.12px;}
#tp_421{left:483px;bottom:831px;letter-spacing:-0.11px;}
#tq_421{left:483px;bottom:814px;letter-spacing:-0.12px;}
#tr_421{left:82px;bottom:790px;letter-spacing:-0.18px;}
#ts_421{left:139px;bottom:790px;letter-spacing:-0.17px;}
#tt_421{left:190px;bottom:790px;letter-spacing:-0.17px;}
#tu_421{left:396px;bottom:790px;letter-spacing:-0.12px;}
#tv_421{left:483px;bottom:790px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#tw_421{left:483px;bottom:773px;letter-spacing:-0.12px;}
#tx_421{left:483px;bottom:756px;letter-spacing:-0.11px;}
#ty_421{left:483px;bottom:739px;letter-spacing:-0.12px;}
#tz_421{left:82px;bottom:715px;letter-spacing:-0.17px;}
#t10_421{left:139px;bottom:715px;letter-spacing:-0.16px;}
#t11_421{left:190px;bottom:715px;letter-spacing:-0.15px;}
#t12_421{left:396px;bottom:715px;letter-spacing:-0.14px;}
#t13_421{left:483px;bottom:715px;letter-spacing:-0.11px;}
#t14_421{left:483px;bottom:698px;letter-spacing:-0.11px;}
#t15_421{left:483px;bottom:681px;letter-spacing:-0.11px;}
#t16_421{left:82px;bottom:657px;letter-spacing:-0.16px;}
#t17_421{left:139px;bottom:657px;letter-spacing:-0.15px;}
#t18_421{left:190px;bottom:657px;letter-spacing:-0.14px;}
#t19_421{left:396px;bottom:657px;letter-spacing:-0.13px;}
#t1a_421{left:483px;bottom:657px;letter-spacing:-0.11px;}
#t1b_421{left:483px;bottom:635px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1c_421{left:483px;bottom:614px;letter-spacing:-0.12px;}
#t1d_421{left:483px;bottom:593px;letter-spacing:-0.11px;}
#t1e_421{left:82px;bottom:568px;letter-spacing:-0.16px;}
#t1f_421{left:139px;bottom:568px;letter-spacing:-0.15px;}
#t1g_421{left:190px;bottom:568px;letter-spacing:-0.15px;}
#t1h_421{left:396px;bottom:568px;letter-spacing:-0.12px;}
#t1i_421{left:483px;bottom:568px;letter-spacing:-0.11px;}
#t1j_421{left:483px;bottom:551px;letter-spacing:-0.11px;}
#t1k_421{left:483px;bottom:530px;letter-spacing:-0.12px;}
#t1l_421{left:483px;bottom:509px;letter-spacing:-0.11px;}
#t1m_421{left:82px;bottom:484px;letter-spacing:-0.17px;}
#t1n_421{left:139px;bottom:484px;letter-spacing:-0.16px;}
#t1o_421{left:190px;bottom:484px;letter-spacing:-0.14px;}
#t1p_421{left:396px;bottom:484px;letter-spacing:-0.14px;}
#t1q_421{left:483px;bottom:484px;letter-spacing:-0.11px;}
#t1r_421{left:483px;bottom:467px;letter-spacing:-0.12px;}
#t1s_421{left:483px;bottom:446px;letter-spacing:-0.12px;}
#t1t_421{left:483px;bottom:425px;letter-spacing:-0.11px;}
#t1u_421{left:82px;bottom:400px;letter-spacing:-0.17px;}
#t1v_421{left:139px;bottom:400px;letter-spacing:-0.16px;}
#t1w_421{left:190px;bottom:400px;letter-spacing:-0.13px;}
#t1x_421{left:396px;bottom:400px;letter-spacing:-0.14px;}
#t1y_421{left:483px;bottom:400px;letter-spacing:-0.11px;}
#t1z_421{left:483px;bottom:379px;letter-spacing:-0.12px;}
#t20_421{left:483px;bottom:357px;letter-spacing:-0.11px;}
#t21_421{left:82px;bottom:333px;letter-spacing:-0.17px;}
#t22_421{left:139px;bottom:333px;letter-spacing:-0.16px;}
#t23_421{left:190px;bottom:333px;letter-spacing:-0.14px;}
#t24_421{left:396px;bottom:333px;letter-spacing:-0.14px;}
#t25_421{left:484px;bottom:333px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t26_421{left:483px;bottom:312px;letter-spacing:-0.12px;}
#t27_421{left:483px;bottom:290px;letter-spacing:-0.11px;}
#t28_421{left:82px;bottom:266px;letter-spacing:-0.16px;}
#t29_421{left:139px;bottom:266px;letter-spacing:-0.16px;}
#t2a_421{left:190px;bottom:266px;letter-spacing:-0.14px;}
#t2b_421{left:396px;bottom:266px;letter-spacing:-0.14px;}
#t2c_421{left:483px;bottom:266px;letter-spacing:-0.11px;}
#t2d_421{left:483px;bottom:244px;letter-spacing:-0.12px;}
#t2e_421{left:483px;bottom:223px;letter-spacing:-0.11px;}
#t2f_421{left:82px;bottom:199px;letter-spacing:-0.17px;}
#t2g_421{left:139px;bottom:199px;letter-spacing:-0.16px;}
#t2h_421{left:190px;bottom:199px;letter-spacing:-0.14px;}
#t2i_421{left:396px;bottom:199px;letter-spacing:-0.14px;}
#t2j_421{left:483px;bottom:199px;letter-spacing:-0.11px;}
#t2k_421{left:483px;bottom:177px;letter-spacing:-0.12px;}
#t2l_421{left:483px;bottom:156px;letter-spacing:-0.11px;}
#t2m_421{left:93px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2n_421{left:178px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t2o_421{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2p_421{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2q_421{left:241px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2r_421{left:409px;bottom:1063px;letter-spacing:-0.15px;}
#t2s_421{left:412px;bottom:1046px;letter-spacing:-0.14px;}
#t2t_421{left:618px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2u_421{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2v_421{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_421{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_421{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_421{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_421{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_421{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts421" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg421Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg421" style="-webkit-user-select: none;"><object width="935" height="1210" data="421/421.svg" type="image/svg+xml" id="pdf421" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_421" class="t s1_421">Vol. 4 </span><span id="t2_421" class="t s1_421">2-405 </span>
<span id="t3_421" class="t s2_421">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_421" class="t s3_421">413H </span><span id="t5_421" class="t s3_421">1043 </span><span id="t6_421" class="t s3_421">MSR_MC3_MISC </span><span id="t7_421" class="t s3_421">Unique </span><span id="t8_421" class="t s3_421">Machine Check Error Reporting Register - contains additional </span>
<span id="t9_421" class="t s3_421">information describing the machine-check error if the MISCV </span>
<span id="ta_421" class="t s3_421">flag in the IA32_MCi_STATUS register is set. </span>
<span id="tb_421" class="t s3_421">414H </span><span id="tc_421" class="t s3_421">1044 </span><span id="td_421" class="t s3_421">MSR_MC5_CTL </span><span id="te_421" class="t s3_421">Unique </span><span id="tf_421" class="t s3_421">Machine Check Error Reporting Register - controls signaling of </span>
<span id="tg_421" class="t s3_421">#MC for errors produced by a particular hardware unit (or </span>
<span id="th_421" class="t s3_421">group of hardware units). </span>
<span id="ti_421" class="t s3_421">415H </span><span id="tj_421" class="t s3_421">1045 </span><span id="tk_421" class="t s3_421">MSR_MC5_STATUS </span><span id="tl_421" class="t s3_421">Unique </span><span id="tm_421" class="t s3_421">Machine Check Error Reporting Register - contains information </span>
<span id="tn_421" class="t s3_421">related to a machine-check error if its VAL (valid) flag is set. </span>
<span id="to_421" class="t s3_421">Software is responsible for clearing IA32_MCi_STATUS MSRs </span>
<span id="tp_421" class="t s3_421">by explicitly writing 0s to them; writing 1s to them causes a </span>
<span id="tq_421" class="t s3_421">general-protection exception. </span>
<span id="tr_421" class="t s3_421">416H </span><span id="ts_421" class="t s3_421">1046 </span><span id="tt_421" class="t s3_421">MSR_MC5_ADDR </span><span id="tu_421" class="t s3_421">Unique </span><span id="tv_421" class="t s3_421">Machine Check Error Reporting Register - contains the address </span>
<span id="tw_421" class="t s3_421">of the code or data memory location that produced the </span>
<span id="tx_421" class="t s3_421">machine-check error if the ADDRV flag in the </span>
<span id="ty_421" class="t s3_421">IA32_MCi_STATUS register is set. </span>
<span id="tz_421" class="t s3_421">417H </span><span id="t10_421" class="t s3_421">1047 </span><span id="t11_421" class="t s3_421">MSR_MC5_MISC </span><span id="t12_421" class="t s3_421">Unique </span><span id="t13_421" class="t s3_421">Machine Check Error Reporting Register - contains additional </span>
<span id="t14_421" class="t s3_421">information describing the machine-check error if the MISCV </span>
<span id="t15_421" class="t s3_421">flag in the IA32_MCi_STATUS register is set. </span>
<span id="t16_421" class="t s3_421">480H </span><span id="t17_421" class="t s3_421">1152 </span><span id="t18_421" class="t s3_421">IA32_VMX_BASIC </span><span id="t19_421" class="t s3_421">Unique </span><span id="t1a_421" class="t s3_421">Reporting Register of Basic VMX Capabilities (R/O) </span>
<span id="t1b_421" class="t s3_421">See Table 2-2. </span>
<span id="t1c_421" class="t s3_421">See Appendix A.1, “Basic VMX Information.” </span>
<span id="t1d_421" class="t s3_421">(If CPUID.01H:ECX.[bit 5]) </span>
<span id="t1e_421" class="t s3_421">481H </span><span id="t1f_421" class="t s3_421">1153 </span><span id="t1g_421" class="t s3_421">IA32_VMX_PINBASED_CTLS </span><span id="t1h_421" class="t s3_421">Unique </span><span id="t1i_421" class="t s3_421">Capability Reporting Register of Pin-Based VM-Execution </span>
<span id="t1j_421" class="t s3_421">Controls (R/O) </span>
<span id="t1k_421" class="t s3_421">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t1l_421" class="t s3_421">(If CPUID.01H:ECX.[bit 5]) </span>
<span id="t1m_421" class="t s3_421">482H </span><span id="t1n_421" class="t s3_421">1154 </span><span id="t1o_421" class="t s3_421">IA32_VMX_PROCBASED_CTLS </span><span id="t1p_421" class="t s3_421">Unique </span><span id="t1q_421" class="t s3_421">Capability Reporting Register of Primary Processor-Based </span>
<span id="t1r_421" class="t s3_421">VM-Execution Controls (R/O) </span>
<span id="t1s_421" class="t s3_421">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t1t_421" class="t s3_421">(If CPUID.01H:ECX.[bit 5]) </span>
<span id="t1u_421" class="t s3_421">483H </span><span id="t1v_421" class="t s3_421">1155 </span><span id="t1w_421" class="t s3_421">IA32_VMX_EXIT_CTLS </span><span id="t1x_421" class="t s3_421">Unique </span><span id="t1y_421" class="t s3_421">Capability Reporting Register of VM-Exit Controls (R/O) </span>
<span id="t1z_421" class="t s3_421">See Appendix A.4, “VM-Exit Controls.” </span>
<span id="t20_421" class="t s3_421">(If CPUID.01H:ECX.[bit 5]) </span>
<span id="t21_421" class="t s3_421">484H </span><span id="t22_421" class="t s3_421">1156 </span><span id="t23_421" class="t s3_421">IA32_VMX_ENTRY_CTLS </span><span id="t24_421" class="t s3_421">Unique </span><span id="t25_421" class="t s3_421">Capability Reporting Register of VM-Entry Controls (R/O) </span>
<span id="t26_421" class="t s3_421">See Appendix A.5, “VM-Entry Controls.” </span>
<span id="t27_421" class="t s3_421">(If CPUID.01H:ECX.[bit 5]) </span>
<span id="t28_421" class="t s3_421">485H </span><span id="t29_421" class="t s3_421">1157 </span><span id="t2a_421" class="t s3_421">IA32_VMX_MISC </span><span id="t2b_421" class="t s3_421">Unique </span><span id="t2c_421" class="t s3_421">Reporting Register of Miscellaneous VMX Capabilities (R/O) </span>
<span id="t2d_421" class="t s3_421">See Appendix A.6, “Miscellaneous Data.” </span>
<span id="t2e_421" class="t s3_421">(If CPUID.01H:ECX.[bit 5]) </span>
<span id="t2f_421" class="t s3_421">486H </span><span id="t2g_421" class="t s3_421">1158 </span><span id="t2h_421" class="t s3_421">IA32_VMX_CR0_FIXED0 </span><span id="t2i_421" class="t s3_421">Unique </span><span id="t2j_421" class="t s3_421">Capability Reporting Register of CR0 Bits Fixed to 0 (R/O) </span>
<span id="t2k_421" class="t s3_421">See Appendix A.7, “VMX-Fixed Bits in CR0.” </span>
<span id="t2l_421" class="t s3_421">(If CPUID.01H:ECX.[bit 5]) </span>
<span id="t2m_421" class="t s4_421">Table 2-58. </span><span id="t2n_421" class="t s4_421">MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV </span>
<span id="t2o_421" class="t s5_421">Register </span>
<span id="t2p_421" class="t s5_421">Address </span><span id="t2q_421" class="t s5_421">Register Name </span>
<span id="t2r_421" class="t s5_421">Shared/ </span>
<span id="t2s_421" class="t s5_421">Unique </span><span id="t2t_421" class="t s5_421">Bit Description </span>
<span id="t2u_421" class="t s5_421">Hex </span><span id="t2v_421" class="t s5_421">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
