Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Mar 20 18:18:16 2018
| Host         : WYU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FPGA_TOP_timing_summary_routed.rpt -rpx FPGA_TOP_timing_summary_routed.rpx
| Design       : FPGA_TOP
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: Microroc_Control/AD9220/Ad9220Control/data_ready_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_Control/SweepACQ/SweepACQ_Control/SingleACQStart_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[101]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[104]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[105]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[106]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[107]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[113]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[114]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[117]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[119]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[120]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[121]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[122]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[125]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[128]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[129]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[130]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[131]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[132]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[133]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[134]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[135]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[136]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[137]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[138]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[139]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[140]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[141]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[142]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[143]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[144]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[145]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[146]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[147]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[148]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[149]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[150]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[151]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[152]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[153]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[154]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[155]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[156]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[157]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[158]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[159]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[160]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[161]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[162]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[163]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[164]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[165]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[166]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[167]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[168]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[169]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[170]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[171]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[172]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[173]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[174]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[175]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[176]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[177]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[178]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[179]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[180]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[181]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[182]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[183]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[184]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[185]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[186]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[187]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[188]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[189]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[190]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[191]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[192]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[193]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[194]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[195]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[196]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[197]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[198]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[199]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[200]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[201]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[202]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[203]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[204]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[205]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[206]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[207]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[208]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[209]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[210]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[211]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[212]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[213]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[214]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[215]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[216]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[217]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[218]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[219]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[220]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[221]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[222]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[223]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[224]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[225]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[226]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[227]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[228]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[229]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[230]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[231]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[232]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[233]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[234]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[235]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[236]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[237]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[238]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[239]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[240]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[241]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[242]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[243]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[244]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[245]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[246]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[247]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[248]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[249]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[250]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[251]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[252]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[253]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[254]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[255]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[95]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[96]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[98]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[99]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/RAM_Read/parallel_data_en_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: TrigSelect/TriggerExternal_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: usb_control/DaqSelect_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/MicrorocHoldDelay_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/MicrorocHoldDelay_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/MicrorocHoldDelay_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/MicrorocHoldDelay_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/MicrorocHoldDelay_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/MicrorocHoldDelay_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/MicrorocHoldDelay_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/MicrorocHoldDelay_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/Microroc_Acq_Start_Stop_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/ModeSelect_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/ModeSelect_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/ModeSelect_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 110 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.025       -0.038                      2                18538        0.055        0.000                      0                18522        2.625        0.000                       0                  9785  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
Clk_320M                                                                 {0.000 3.125}        6.250           160.000         
Clk_40M                                                                  {0.000 12.500}       25.000          40.000          
  feedback                                                               {0.000 12.500}       25.000          40.000          
  pll_40                                                                 {0.000 12.500}       25.000          40.000          
  pll_5                                                                  {0.000 100.000}      200.000         5.000           
VIRTUAL_pll_5                                                            {0.000 100.000}      200.000         5.000           
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
usb_clkout                                                               {0.000 10.417}       20.833          48.001          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk_320M                                                                       3.747        0.000                      0                  260        0.162        0.000                      0                  260        2.625        0.000                       0                   262  
Clk_40M                                                                                                                                                                                                                    7.500        0.000                       0                     1  
  feedback                                                                                                                                                                                                                23.751        0.000                       0                     2  
  pll_40                                                                       3.302        0.000                      0                16403        0.055        0.000                      0                16403       11.370        0.000                       0                  8897  
  pll_5                                                                      196.220        0.000                      0                  140        0.120        0.000                      0                  140       13.360        0.000                       0                   110  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.025        0.000                      0                  653        0.068        0.000                      0                  653       15.370        0.000                       0                   343  
usb_clkout                                                                     0.356        0.000                      0                  273        0.119        0.000                      0                  273        9.916        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pll_40         Clk_320M             2.157        0.000                      0                    1        0.593        0.000                      0                    1  
pll_40         Clk_40M             -0.025       -0.025                      1                   18        5.920        0.000                      0                   18  
Clk_320M       pll_40              -0.013       -0.013                      1                    8        0.135        0.000                      0                    8  
Clk_40M        pll_40               6.085        0.000                      0                   21        7.805        0.000                      0                   21  
pll_5          pll_40              20.555        0.000                      0                  104        0.211        0.000                      0                   96  
pll_40         pll_5               21.052        0.000                      0                   34        0.160        0.000                      0                   26  
pll_5          VIRTUAL_pll_5       86.976        0.000                      0                    2        9.947        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       24.118        0.000                      0                  118        0.382        0.000                      0                  118  
**async_default**                                                        pll_40                                                                   pll_40                                                                        17.993        0.000                      0                  608        0.066        0.000                      0                  608  
**async_default**                                                        pll_5                                                                    pll_5                                                                        197.766        0.000                      0                    4        0.437        0.000                      0                    4  
**async_default**                                                        usb_clkout                                                               usb_clkout                                                                    18.453        0.000                      0                    8        0.209        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk_320M
  To Clock:  Clk_320M

Setup :            0  Failing Endpoints,  Worst Slack        3.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 OUT_TRIG1B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            TrigSelect/InternalTrigger1_reg/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - Clk_320M rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 1.551ns (28.143%)  route 3.960ns (71.857%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns = ( 9.232 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T20                                               0.000     0.000 f  OUT_TRIG1B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG1B
    T20                  IBUF (Prop_ibuf_I_O)         1.446     1.446 f  OUT_TRIG1B_IBUF_inst/O
                         net (fo=3, routed)           3.960     5.406    TrigSelect/OUT_TRIG1B[0]
    SLICE_X30Y53         LUT1 (Prop_lut1_I0_O)        0.105     5.511 r  TrigSelect/InternalTrigger1_i_1/O
                         net (fo=1, routed)           0.000     5.511    TrigSelect/InternalTrigger1_i_1_n_0
    SLICE_X30Y53         FDCE                                         r  TrigSelect/InternalTrigger1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.272     9.232    TrigSelect/rst_n
    SLICE_X30Y53         FDCE                                         r  TrigSelect/InternalTrigger1_reg/C
                         clock pessimism              0.000     9.232    
                         clock uncertainty           -0.049     9.183    
    SLICE_X30Y53         FDCE (Setup_fdce_C_D)        0.076     9.259    TrigSelect/InternalTrigger1_reg
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.855ns  (required time - arrival time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            TrigSelect/InternalTrigger0_reg/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - Clk_320M rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 1.521ns (28.169%)  route 3.878ns (71.831%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns = ( 9.232 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 f  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         1.416     1.416 f  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           3.878     5.294    TrigSelect/OUT_TRIG0B[0]
    SLICE_X30Y53         LUT1 (Prop_lut1_I0_O)        0.105     5.399 r  TrigSelect/InternalTrigger0_i_1/O
                         net (fo=1, routed)           0.000     5.399    TrigSelect/InternalTrigger0_i_1_n_0
    SLICE_X30Y53         FDCE                                         r  TrigSelect/InternalTrigger0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.272     9.232    TrigSelect/rst_n
    SLICE_X30Y53         FDCE                                         r  TrigSelect/InternalTrigger0_reg/C
                         clock pessimism              0.000     9.232    
                         clock uncertainty           -0.049     9.183    
    SLICE_X30Y53         FDCE (Setup_fdce_C_D)        0.072     9.255    TrigSelect/InternalTrigger0_reg
  -------------------------------------------------------------------
                         required time                          9.255    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                  3.855    

Slack (MET) :             3.916ns  (required time - arrival time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            TrigSelect/InternalTrigger2_reg/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - Clk_320M rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 1.532ns (28.679%)  route 3.809ns (71.321%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns = ( 9.232 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    W16                                               0.000     0.000 f  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           3.809     5.236    TrigSelect/OUT_TRIG2B[0]
    SLICE_X30Y53         LUT1 (Prop_lut1_I0_O)        0.105     5.341 r  TrigSelect/InternalTrigger2_i_1/O
                         net (fo=1, routed)           0.000     5.341    TrigSelect/p_0_in
    SLICE_X30Y53         FDCE                                         r  TrigSelect/InternalTrigger2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.272     9.232    TrigSelect/rst_n
    SLICE_X30Y53         FDCE                                         r  TrigSelect/InternalTrigger2_reg/C
                         clock pessimism              0.000     9.232    
                         clock uncertainty           -0.049     9.183    
    SLICE_X30Y53         FDCE (Setup_fdce_C_D)        0.074     9.257    TrigSelect/InternalTrigger2_reg
  -------------------------------------------------------------------
                         required time                          9.257    
                         arrival time                          -5.341    
  -------------------------------------------------------------------
                         slack                                  3.916    

Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 EXT_TRIGB
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            TrigSelect/TriggerExternal_reg/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - Clk_320M rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 1.424ns (29.317%)  route 3.434ns (70.683%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 9.238 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    P14                                               0.000     0.000 r  EXT_TRIGB (IN)
                         net (fo=0)                   0.000     0.000    EXT_TRIGB
    P14                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  EXT_TRIGB_IBUF_inst/O
                         net (fo=1, routed)           3.434     4.859    TrigSelect/EXT_TRIGB_IBUF
    SLICE_X15Y57         FDCE                                         r  TrigSelect/TriggerExternal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.278     9.238    TrigSelect/rst_n
    SLICE_X15Y57         FDCE                                         r  TrigSelect/TriggerExternal_reg/C
                         clock pessimism              0.000     9.238    
                         clock uncertainty           -0.049     9.189    
    SLICE_X15Y57         FDCE (Setup_fdce_C_D)       -0.047     9.142    TrigSelect/TriggerExternal_reg
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                  4.283    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 TrigSelect/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - Clk_320M rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.484ns (31.313%)  route 1.062ns (68.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 9.231 - 6.250 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.714     1.714    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.795 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.388     3.182    TrigSelect/rst_n
    SLICE_X15Y57         FDCE                                         r  TrigSelect/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDCE (Prop_fdce_C_Q)         0.379     3.561 r  TrigSelect/TriggerExternal_reg/Q
                         net (fo=2, routed)           1.062     4.623    TrigSelect/ExternalTrigger
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.105     4.728 r  TrigSelect/TrigOut/O
                         net (fo=1, routed)           0.000     4.728    Microroc_u1/HoldGenerator/TriggerExternal_reg[0]
    SLICE_X35Y53         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.271     9.231    Microroc_u1/HoldGenerator/rst_n
    SLICE_X35Y53         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[0]/C
                         clock pessimism              0.150     9.382    
                         clock uncertainty           -0.049     9.332    
    SLICE_X35Y53         FDCE (Setup_fdce_C_D)        0.030     9.362    Microroc_u1/HoldGenerator/TrigShift_reg[0]
  -------------------------------------------------------------------
                         required time                          9.362    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[239]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[240]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - Clk_320M rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.348ns (34.506%)  route 0.661ns (65.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 9.218 - 6.250 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.714     1.714    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.795 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.362     3.156    Microroc_u1/HoldGenerator/rst_n
    SLICE_X52Y64         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[239]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.348     3.504 r  Microroc_u1/HoldGenerator/TrigShift_reg[239]/Q
                         net (fo=2, routed)           0.661     4.165    Microroc_u1/HoldGenerator/TrigShift[239]
    SLICE_X51Y63         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[240]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.258     9.218    Microroc_u1/HoldGenerator/rst_n
    SLICE_X51Y63         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[240]/C
                         clock pessimism              0.090     9.308    
                         clock uncertainty           -0.049     9.259    
    SLICE_X51Y63         FDCE (Setup_fdce_C_D)       -0.209     9.050    Microroc_u1/HoldGenerator/TrigShift_reg[240]
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -4.165    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - Clk_320M rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.379ns (32.964%)  route 0.771ns (67.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 9.210 - 6.250 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.714     1.714    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.795 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.365     3.160    Microroc_u1/HoldGenerator/rst_n
    SLICE_X49Y69         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDCE (Prop_fdce_C_Q)         0.379     3.539 r  Microroc_u1/HoldGenerator/TrigShift_reg[63]/Q
                         net (fo=2, routed)           0.771     4.309    Microroc_u1/HoldGenerator/TrigShift[63]
    SLICE_X53Y68         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.250     9.210    Microroc_u1/HoldGenerator/rst_n
    SLICE_X53Y68         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[64]/C
                         clock pessimism              0.090     9.300    
                         clock uncertainty           -0.049     9.251    
    SLICE_X53Y68         FDCE (Setup_fdce_C_D)       -0.047     9.204    Microroc_u1/HoldGenerator/TrigShift_reg[64]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[160]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[161]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - Clk_320M rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.433ns (40.304%)  route 0.641ns (59.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 9.216 - 6.250 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.714     1.714    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.795 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.360     3.155    Microroc_u1/HoldGenerator/rst_n
    SLICE_X56Y67         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.433     3.588 r  Microroc_u1/HoldGenerator/TrigShift_reg[160]/Q
                         net (fo=2, routed)           0.641     4.229    Microroc_u1/HoldGenerator/TrigShift[160]
    SLICE_X59Y64         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[161]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.256     9.216    Microroc_u1/HoldGenerator/rst_n
    SLICE_X59Y64         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[161]/C
                         clock pessimism              0.150     9.366    
                         clock uncertainty           -0.049     9.317    
    SLICE_X59Y64         FDCE (Setup_fdce_C_D)       -0.075     9.242    Microroc_u1/HoldGenerator/TrigShift_reg[161]
  -------------------------------------------------------------------
                         required time                          9.242    
                         arrival time                          -4.229    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - Clk_320M rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.379ns (34.191%)  route 0.729ns (65.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns = ( 9.219 - 6.250 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.714     1.714    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.795 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.381     3.175    Microroc_u1/HoldGenerator/rst_n
    SLICE_X35Y53         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDCE (Prop_fdce_C_Q)         0.379     3.554 r  Microroc_u1/HoldGenerator/TrigShift_reg[0]/Q
                         net (fo=2, routed)           0.729     4.284    Microroc_u1/HoldGenerator/TrigShift[0]
    SLICE_X46Y64         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.259     9.219    Microroc_u1/HoldGenerator/rst_n
    SLICE_X46Y64         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[1]/C
                         clock pessimism              0.150     9.370    
                         clock uncertainty           -0.049     9.320    
    SLICE_X46Y64         FDCE (Setup_fdce_C_D)       -0.015     9.305    Microroc_u1/HoldGenerator/TrigShift_reg[1]
  -------------------------------------------------------------------
                         required time                          9.305    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[104]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[105]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - Clk_320M rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.433ns (41.393%)  route 0.613ns (58.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 9.215 - 6.250 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.714     1.714    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.795 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.364     3.158    Microroc_u1/HoldGenerator/rst_n
    SLICE_X58Y66         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDCE (Prop_fdce_C_Q)         0.433     3.591 r  Microroc_u1/HoldGenerator/TrigShift_reg[104]/Q
                         net (fo=2, routed)           0.613     4.205    Microroc_u1/HoldGenerator/TrigShift[104]
    SLICE_X59Y66         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.255     9.215    Microroc_u1/HoldGenerator/rst_n
    SLICE_X59Y66         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[105]/C
                         clock pessimism              0.169     9.385    
                         clock uncertainty           -0.049     9.335    
    SLICE_X59Y66         FDCE (Setup_fdce_C_D)       -0.075     9.260    Microroc_u1/HoldGenerator/TrigShift_reg[105]
  -------------------------------------------------------------------
                         required time                          9.260    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  5.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[239]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[240]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.511%)  route 0.292ns (69.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.558     1.231    Microroc_u1/HoldGenerator/rst_n
    SLICE_X52Y64         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[239]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.128     1.359 r  Microroc_u1/HoldGenerator/TrigShift_reg[239]/Q
                         net (fo=2, routed)           0.292     1.651    Microroc_u1/HoldGenerator/TrigShift[239]
    SLICE_X51Y63         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[240]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.828     1.557    Microroc_u1/HoldGenerator/rst_n
    SLICE_X51Y63         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[240]/C
                         clock pessimism             -0.061     1.496    
    SLICE_X51Y63         FDCE (Hold_fdce_C_D)        -0.007     1.489    Microroc_u1/HoldGenerator/TrigShift_reg[240]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.558%)  route 0.353ns (71.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.556     1.229    Microroc_u1/HoldGenerator/rst_n
    SLICE_X49Y69         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDCE (Prop_fdce_C_Q)         0.141     1.370 r  Microroc_u1/HoldGenerator/TrigShift_reg[63]/Q
                         net (fo=2, routed)           0.353     1.723    Microroc_u1/HoldGenerator/TrigShift[63]
    SLICE_X53Y68         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.823     1.552    Microroc_u1/HoldGenerator/rst_n
    SLICE_X53Y68         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[64]/C
                         clock pessimism             -0.061     1.491    
    SLICE_X53Y68         FDCE (Hold_fdce_C_D)         0.070     1.561    Microroc_u1/HoldGenerator/TrigShift_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.874%)  route 0.131ns (48.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.558     1.231    Microroc_u1/HoldGenerator/rst_n
    SLICE_X49Y67         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDCE (Prop_fdce_C_Q)         0.141     1.372 r  Microroc_u1/HoldGenerator/TrigShift_reg[33]/Q
                         net (fo=2, routed)           0.131     1.503    Microroc_u1/HoldGenerator/TrigShift[33]
    SLICE_X50Y67         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.825     1.554    Microroc_u1/HoldGenerator/rst_n
    SLICE_X50Y67         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[34]/C
                         clock pessimism             -0.290     1.264    
    SLICE_X50Y67         FDCE (Hold_fdce_C_D)         0.075     1.339    Microroc_u1/HoldGenerator/TrigShift_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.918%)  route 0.131ns (48.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.558     1.231    Microroc_u1/HoldGenerator/rst_n
    SLICE_X49Y67         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDCE (Prop_fdce_C_Q)         0.141     1.372 r  Microroc_u1/HoldGenerator/TrigShift_reg[43]/Q
                         net (fo=2, routed)           0.131     1.503    Microroc_u1/HoldGenerator/TrigShift[43]
    SLICE_X51Y67         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.825     1.554    Microroc_u1/HoldGenerator/rst_n
    SLICE_X51Y67         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[44]/C
                         clock pessimism             -0.290     1.264    
    SLICE_X51Y67         FDCE (Hold_fdce_C_D)         0.072     1.336    Microroc_u1/HoldGenerator/TrigShift_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[120]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[121]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.473%)  route 0.133ns (48.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.235ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.562     1.235    Microroc_u1/HoldGenerator/rst_n
    SLICE_X64Y65         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.141     1.376 r  Microroc_u1/HoldGenerator/TrigShift_reg[120]/Q
                         net (fo=2, routed)           0.133     1.509    Microroc_u1/HoldGenerator/TrigShift[120]
    SLICE_X63Y65         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.831     1.560    Microroc_u1/HoldGenerator/rst_n
    SLICE_X63Y65         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[121]/C
                         clock pessimism             -0.290     1.270    
    SLICE_X63Y65         FDCE (Hold_fdce_C_D)         0.072     1.342    Microroc_u1/HoldGenerator/TrigShift_reg[121]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.841%)  route 0.121ns (46.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.560     1.233    Microroc_u1/HoldGenerator/rst_n
    SLICE_X49Y64         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.141     1.374 r  Microroc_u1/HoldGenerator/TrigShift_reg[9]/Q
                         net (fo=2, routed)           0.121     1.495    Microroc_u1/HoldGenerator/TrigShift[9]
    SLICE_X49Y65         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.829     1.558    Microroc_u1/HoldGenerator/rst_n
    SLICE_X49Y65         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[10]/C
                         clock pessimism             -0.311     1.247    
    SLICE_X49Y65         FDCE (Hold_fdce_C_D)         0.070     1.317    Microroc_u1/HoldGenerator/TrigShift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.716%)  route 0.126ns (47.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.559     1.232    Microroc_u1/HoldGenerator/rst_n
    SLICE_X48Y66         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDCE (Prop_fdce_C_Q)         0.141     1.373 r  Microroc_u1/HoldGenerator/TrigShift_reg[31]/Q
                         net (fo=2, routed)           0.126     1.500    Microroc_u1/HoldGenerator/TrigShift[31]
    SLICE_X49Y66         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.828     1.557    Microroc_u1/HoldGenerator/rst_n
    SLICE_X49Y66         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[32]/C
                         clock pessimism             -0.312     1.245    
    SLICE_X49Y66         FDCE (Hold_fdce_C_D)         0.076     1.321    Microroc_u1/HoldGenerator/TrigShift_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[114]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[115]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.683%)  route 0.125ns (43.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.235ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.562     1.235    Microroc_u1/HoldGenerator/rst_n
    SLICE_X62Y65         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDCE (Prop_fdce_C_Q)         0.164     1.399 r  Microroc_u1/HoldGenerator/TrigShift_reg[114]/Q
                         net (fo=2, routed)           0.125     1.525    Microroc_u1/HoldGenerator/TrigShift[114]
    SLICE_X65Y65         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.832     1.561    Microroc_u1/HoldGenerator/rst_n
    SLICE_X65Y65         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[115]/C
                         clock pessimism             -0.290     1.271    
    SLICE_X65Y65         FDCE (Hold_fdce_C_D)         0.070     1.341    Microroc_u1/HoldGenerator/TrigShift_reg[115]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[103]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[104]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.352%)  route 0.118ns (45.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.560     1.233    Microroc_u1/HoldGenerator/rst_n
    SLICE_X59Y65         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDCE (Prop_fdce_C_Q)         0.141     1.374 r  Microroc_u1/HoldGenerator/TrigShift_reg[103]/Q
                         net (fo=2, routed)           0.118     1.493    Microroc_u1/HoldGenerator/TrigShift[103]
    SLICE_X58Y66         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.828     1.557    Microroc_u1/HoldGenerator/rst_n
    SLICE_X58Y66         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[104]/C
                         clock pessimism             -0.311     1.246    
    SLICE_X58Y66         FDCE (Hold_fdce_C_D)         0.063     1.309    Microroc_u1/HoldGenerator/TrigShift_reg[104]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[228]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[229]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.157%)  route 0.119ns (45.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.558     1.231    Microroc_u1/HoldGenerator/rst_n
    SLICE_X55Y64         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[228]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDCE (Prop_fdce_C_Q)         0.141     1.372 r  Microroc_u1/HoldGenerator/TrigShift_reg[228]/Q
                         net (fo=2, routed)           0.119     1.492    Microroc_u1/HoldGenerator/TrigShift[228]
    SLICE_X54Y64         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[229]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.827     1.556    Microroc_u1/HoldGenerator/rst_n
    SLICE_X54Y64         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[229]/C
                         clock pessimism             -0.312     1.244    
    SLICE_X54Y64         FDCE (Hold_fdce_C_D)         0.059     1.303    Microroc_u1/HoldGenerator/TrigShift_reg[229]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_320M
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         6.250       4.658      BUFGCTRL_X0Y3    Clk_320M_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         6.250       5.001      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X30Y53     TrigSelect/InternalTrigger0_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X30Y53     TrigSelect/InternalTrigger1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X30Y53     TrigSelect/InternalTrigger2_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X15Y57     TrigSelect/TriggerExternal_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X35Y53     Microroc_u1/HoldGenerator/TrigShift_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X59Y65     Microroc_u1/HoldGenerator/TrigShift_reg[100]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X59Y65     Microroc_u1/HoldGenerator/TrigShift_reg[101]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X59Y65     Microroc_u1/HoldGenerator/TrigShift_reg[102]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y66     Microroc_u1/HoldGenerator/TrigShift_reg[80]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y66     Microroc_u1/HoldGenerator/TrigShift_reg[81]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y66     Microroc_u1/HoldGenerator/TrigShift_reg[82]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y66     Microroc_u1/HoldGenerator/TrigShift_reg[83]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y66     Microroc_u1/HoldGenerator/TrigShift_reg[84]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y66     Microroc_u1/HoldGenerator/TrigShift_reg[85]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y66     Microroc_u1/HoldGenerator/TrigShift_reg[86]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y65     Microroc_u1/HoldGenerator/TrigShift_reg[87]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y65     Microroc_u1/HoldGenerator/TrigShift_reg[88]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y65     Microroc_u1/HoldGenerator/TrigShift_reg[89]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X35Y53     Microroc_u1/HoldGenerator/TrigShift_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X59Y65     Microroc_u1/HoldGenerator/TrigShift_reg[100]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X59Y65     Microroc_u1/HoldGenerator/TrigShift_reg[101]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X59Y65     Microroc_u1/HoldGenerator/TrigShift_reg[102]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X59Y65     Microroc_u1/HoldGenerator/TrigShift_reg[103]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X49Y65     Microroc_u1/HoldGenerator/TrigShift_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X49Y65     Microroc_u1/HoldGenerator/TrigShift_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X63Y66     Microroc_u1/HoldGenerator/TrigShift_reg[128]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X63Y66     Microroc_u1/HoldGenerator/TrigShift_reg[129]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X49Y65     Microroc_u1/HoldGenerator/TrigShift_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  Clk_40M
  To Clock:  Clk_40M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk_40M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  feedback
  To Clock:  feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         feedback
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack        3.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/EndDac_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        9.018ns  (logic 2.125ns (23.565%)  route 6.893ns (76.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.613ns = ( 30.613 - 25.000 ) 
    Source Clock Delay      (SCD):    5.900ns = ( 18.400 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.484    18.400    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y36         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.525 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=259, routed)         6.893    27.418    usb_control/UsbCommandDebug[1]
    SLICE_X23Y43         FDPE                                         r  usb_control/EndDac_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.414    30.613    usb_control/clk
    SLICE_X23Y43         FDPE                                         r  usb_control/EndDac_reg[5]/C
                         clock pessimism              0.223    30.836    
                         clock uncertainty           -0.057    30.779    
    SLICE_X23Y43         FDPE (Setup_fdpe_C_D)       -0.059    30.720    usb_control/EndDac_reg[5]
  -------------------------------------------------------------------
                         required time                         30.720    
                         arrival time                         -27.418    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/PreAmpPowerPulsing_en_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        9.014ns  (logic 2.230ns (24.739%)  route 6.784ns (75.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.603ns = ( 30.603 - 25.000 ) 
    Source Clock Delay      (SCD):    5.900ns = ( 18.400 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.484    18.400    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y36         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.525 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=259, routed)         6.784    27.309    usb_control/UsbCommandDebug[1]
    SLICE_X46Y43         LUT6 (Prop_lut6_I2_O)        0.105    27.414 r  usb_control/PreAmpPowerPulsing_en_i_1/O
                         net (fo=1, routed)           0.000    27.414    usb_control/PreAmpPowerPulsing_en_i_1_n_0
    SLICE_X46Y43         FDCE                                         r  usb_control/PreAmpPowerPulsing_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.404    30.603    usb_control/clk
    SLICE_X46Y43         FDCE                                         r  usb_control/PreAmpPowerPulsing_en_reg/C
                         clock pessimism              0.223    30.826    
                         clock uncertainty           -0.057    30.769    
    SLICE_X46Y43         FDCE (Setup_fdce_C_D)        0.072    30.841    usb_control/PreAmpPowerPulsing_en_reg
  -------------------------------------------------------------------
                         required time                         30.841    
                         arrival time                         -27.414    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_param_DAC0_Vth_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.878ns  (logic 2.125ns (23.935%)  route 6.753ns (76.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 30.607 - 25.000 ) 
    Source Clock Delay      (SCD):    5.900ns = ( 18.400 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.484    18.400    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y36         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.525 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=259, routed)         6.753    27.278    usb_control/UsbCommandDebug[1]
    SLICE_X35Y42         FDCE                                         r  usb_control/Microroc_param_DAC0_Vth_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.408    30.607    usb_control/clk
    SLICE_X35Y42         FDCE                                         r  usb_control/Microroc_param_DAC0_Vth_reg[8]/C
                         clock pessimism              0.223    30.830    
                         clock uncertainty           -0.057    30.773    
    SLICE_X35Y42         FDCE (Setup_fdce_C_D)       -0.047    30.726    usb_control/Microroc_param_DAC0_Vth_reg[8]
  -------------------------------------------------------------------
                         required time                         30.726    
                         arrival time                         -27.278    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.465ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_param_Ctest_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.979ns  (logic 2.518ns (28.045%)  route 6.461ns (71.955%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.602ns = ( 30.602 - 25.000 ) 
    Source Clock Delay      (SCD):    5.900ns = ( 18.400 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.484    18.400    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y36         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125    20.525 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=207, routed)         6.098    26.623    usb_control/UsbCommandDebug[4]
    SLICE_X41Y39         LUT3 (Prop_lut3_I2_O)        0.119    26.742 f  usb_control/Microroc_param_Ctest[57]_i_2/O
                         net (fo=2, routed)           0.362    27.105    usb_control/Microroc_param_Ctest[57]_i_2_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.274    27.379 r  usb_control/Microroc_param_Ctest[55]_i_1/O
                         net (fo=1, routed)           0.000    27.379    usb_control/Microroc_param_Ctest[55]_i_1_n_0
    SLICE_X42Y39         FDCE                                         r  usb_control/Microroc_param_Ctest_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.403    30.602    usb_control/clk
    SLICE_X42Y39         FDCE                                         r  usb_control/Microroc_param_Ctest_reg[55]/C
                         clock pessimism              0.223    30.825    
                         clock uncertainty           -0.057    30.768    
    SLICE_X42Y39         FDCE (Setup_fdce_C_D)        0.076    30.844    usb_control/Microroc_param_Ctest_reg[55]
  -------------------------------------------------------------------
                         required time                         30.844    
                         arrival time                         -27.379    
  -------------------------------------------------------------------
                         slack                                  3.465    

Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_param_DAC2_Vth_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.858ns  (logic 2.125ns (23.989%)  route 6.733ns (76.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 30.608 - 25.000 ) 
    Source Clock Delay      (SCD):    5.900ns = ( 18.400 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.484    18.400    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y36         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.525 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=259, routed)         6.733    27.258    usb_control/UsbCommandDebug[1]
    SLICE_X33Y42         FDCE                                         r  usb_control/Microroc_param_DAC2_Vth_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.409    30.608    usb_control/clk
    SLICE_X33Y42         FDCE                                         r  usb_control/Microroc_param_DAC2_Vth_reg[8]/C
                         clock pessimism              0.223    30.831    
                         clock uncertainty           -0.057    30.774    
    SLICE_X33Y42         FDCE (Setup_fdce_C_D)       -0.047    30.727    usb_control/Microroc_param_DAC2_Vth_reg[8]
  -------------------------------------------------------------------
                         required time                         30.727    
                         arrival time                         -27.258    
  -------------------------------------------------------------------
                         slack                                  3.469    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_param_DAC1_Vth_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.856ns  (logic 2.125ns (23.995%)  route 6.731ns (76.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 30.608 - 25.000 ) 
    Source Clock Delay      (SCD):    5.900ns = ( 18.400 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.484    18.400    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y36         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.525 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=259, routed)         6.731    27.256    usb_control/UsbCommandDebug[1]
    SLICE_X31Y42         FDCE                                         r  usb_control/Microroc_param_DAC1_Vth_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.409    30.608    usb_control/clk
    SLICE_X31Y42         FDCE                                         r  usb_control/Microroc_param_DAC1_Vth_reg[8]/C
                         clock pessimism              0.223    30.831    
                         clock uncertainty           -0.057    30.774    
    SLICE_X31Y42         FDCE (Setup_fdce_C_D)       -0.047    30.727    usb_control/Microroc_param_DAC1_Vth_reg[8]
  -------------------------------------------------------------------
                         required time                         30.727    
                         arrival time                         -27.256    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/EndDac_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.811ns  (logic 2.125ns (24.118%)  route 6.686ns (75.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.612ns = ( 30.612 - 25.000 ) 
    Source Clock Delay      (SCD):    5.900ns = ( 18.400 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.484    18.400    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y36         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.525 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=259, routed)         6.686    27.211    usb_control/UsbCommandDebug[1]
    SLICE_X27Y42         FDPE                                         r  usb_control/EndDac_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.413    30.612    usb_control/clk
    SLICE_X27Y42         FDPE                                         r  usb_control/EndDac_reg[1]/C
                         clock pessimism              0.223    30.835    
                         clock uncertainty           -0.057    30.778    
    SLICE_X27Y42         FDPE (Setup_fdpe_C_D)       -0.063    30.715    usb_control/EndDac_reg[1]
  -------------------------------------------------------------------
                         required time                         30.715    
                         arrival time                         -27.211    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/AdcInterval_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.871ns  (logic 2.230ns (25.137%)  route 6.641ns (74.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.609ns = ( 30.609 - 25.000 ) 
    Source Clock Delay      (SCD):    5.900ns = ( 18.400 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.484    18.400    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y36         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.525 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=259, routed)         6.641    27.166    usb_control/UsbCommandDebug[1]
    SLICE_X28Y45         LUT3 (Prop_lut3_I0_O)        0.105    27.271 r  usb_control/AdcInterval[9]_i_1/O
                         net (fo=1, routed)           0.000    27.271    usb_control/AdcInterval[9]_i_1_n_0
    SLICE_X28Y45         FDCE                                         r  usb_control/AdcInterval_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.410    30.609    usb_control/clk
    SLICE_X28Y45         FDCE                                         r  usb_control/AdcInterval_reg[9]/C
                         clock pessimism              0.223    30.832    
                         clock uncertainty           -0.057    30.775    
    SLICE_X28Y45         FDCE (Setup_fdce_C_D)        0.030    30.805    usb_control/AdcInterval_reg[9]
  -------------------------------------------------------------------
                         required time                         30.805    
                         arrival time                         -27.271    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/StartDac_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.881ns  (logic 2.240ns (25.222%)  route 6.641ns (74.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.609ns = ( 30.609 - 25.000 ) 
    Source Clock Delay      (SCD):    5.900ns = ( 18.400 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.484    18.400    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y36         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.525 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=259, routed)         6.641    27.166    usb_control/UsbCommandDebug[1]
    SLICE_X28Y45         LUT3 (Prop_lut3_I0_O)        0.115    27.281 r  usb_control/StartDac[9]_i_1/O
                         net (fo=1, routed)           0.000    27.281    usb_control/StartDac[9]_i_1_n_0
    SLICE_X28Y45         FDCE                                         r  usb_control/StartDac_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.410    30.609    usb_control/clk
    SLICE_X28Y45         FDCE                                         r  usb_control/StartDac_reg[9]/C
                         clock pessimism              0.223    30.832    
                         clock uncertainty           -0.057    30.775    
    SLICE_X28Y45         FDCE (Setup_fdce_C_D)        0.069    30.844    usb_control/StartDac_reg[9]
  -------------------------------------------------------------------
                         required time                         30.844    
                         arrival time                         -27.281    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/AdcInterval_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.747ns  (logic 2.125ns (24.294%)  route 6.622ns (75.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 30.608 - 25.000 ) 
    Source Clock Delay      (SCD):    5.900ns = ( 18.400 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.484    18.400    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y36         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.525 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=259, routed)         6.622    27.147    usb_control/UsbCommandDebug[1]
    SLICE_X32Y43         FDCE                                         r  usb_control/AdcInterval_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.409    30.608    usb_control/clk
    SLICE_X32Y43         FDCE                                         r  usb_control/AdcInterval_reg[5]/C
                         clock pessimism              0.223    30.831    
                         clock uncertainty           -0.057    30.774    
    SLICE_X32Y43         FDCE (Setup_fdce_C_D)       -0.047    30.727    usb_control/AdcInterval_reg[5]
  -------------------------------------------------------------------
                         required time                         30.727    
                         arrival time                         -27.147    
  -------------------------------------------------------------------
                         slack                                  3.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.248ns (54.768%)  route 0.205ns (45.232%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.561     2.040    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X47Y87         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     2.181 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[2]/Q
                         net (fo=1, routed)           0.205     2.385    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[2]
    SLICE_X54Y88         LUT6 (Prop_lut6_I0_O)        0.045     2.430 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[2]_i_2/O
                         net (fo=1, routed)           0.000     2.430    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[2]_i_2_n_0
    SLICE_X54Y88         MUXF7 (Prop_muxf7_I0_O)      0.062     2.492 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.492    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[2]
    SLICE_X54Y88         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.830     2.596    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X54Y88         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[2]/C
                         clock pessimism             -0.292     2.304    
    SLICE_X54Y88         FDRE (Hold_fdre_C_D)         0.134     2.438    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][24]/C
                            (rising edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.560     2.039    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y75          FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     2.203 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][24]/Q
                         net (fo=1, routed)           0.104     2.307    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[2]
    RAMB36_X0Y15         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.870     2.636    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X0Y15         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.542     2.094    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     2.249    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[88]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[104]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.078%)  route 0.209ns (52.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.633     2.112    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X41Y48         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141     2.253 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[88]/Q
                         net (fo=1, routed)           0.209     2.462    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg_n_0_[88]
    SLICE_X42Y52         LUT3 (Prop_lut3_I0_O)        0.045     2.507 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[104]_i_1/O
                         net (fo=1, routed)           0.000     2.507    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[104]_i_1_n_0
    SLICE_X42Y52         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.837     2.603    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X42Y52         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[104]/C
                         clock pessimism             -0.292     2.311    
    SLICE_X42Y52         FDCE (Hold_fdce_C_D)         0.121     2.432    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[104]
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.248ns (51.613%)  route 0.232ns (48.387%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.561     2.040    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X51Y88         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     2.181 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[13]/Q
                         net (fo=1, routed)           0.232     2.413    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[13]
    SLICE_X54Y90         LUT5 (Prop_lut5_I0_O)        0.045     2.458 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[13]_i_2/O
                         net (fo=1, routed)           0.000     2.458    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[13]_i_2_n_0
    SLICE_X54Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     2.520 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.520    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[13]
    SLICE_X54Y90         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.831     2.597    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X54Y90         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[13]/C
                         clock pessimism             -0.292     2.305    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.134     2.439    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.749%)  route 0.103ns (42.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.564     2.043    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X64Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.141     2.184 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.103     2.287    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X66Y89         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.836     2.602    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y89         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.543     2.059    
    SLICE_X66Y89         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.205    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[95]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[111]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.608%)  route 0.251ns (57.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.630     2.109    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X49Y45         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141     2.250 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[95]/Q
                         net (fo=1, routed)           0.251     2.501    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg_n_0_[95]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.546 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[111]_i_1/O
                         net (fo=1, routed)           0.000     2.546    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[111]_i_1_n_0
    SLICE_X53Y45         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.902     2.668    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X53Y45         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[111]/C
                         clock pessimism             -0.295     2.372    
    SLICE_X53Y45         FDCE (Hold_fdce_C_D)         0.091     2.463    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[111]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[93]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[109]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.437%)  route 0.252ns (57.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.567     2.046    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X44Y51         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDCE (Prop_fdce_C_Q)         0.141     2.187 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[93]/Q
                         net (fo=1, routed)           0.252     2.439    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg_n_0_[93]
    SLICE_X52Y54         LUT3 (Prop_lut3_I0_O)        0.045     2.484 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[109]_i_1/O
                         net (fo=1, routed)           0.000     2.484    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[109]_i_1_n_0
    SLICE_X52Y54         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.832     2.598    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X52Y54         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[109]/C
                         clock pessimism             -0.292     2.306    
    SLICE_X52Y54         FDCE (Hold_fdce_C_D)         0.091     2.397    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[109]
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.273ns (55.993%)  route 0.215ns (44.007%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.561     2.040    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X56Y89         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.164     2.204 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[9]/Q
                         net (fo=1, routed)           0.215     2.418    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg_n_0_[9]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.045     2.463 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[9]_i_3/O
                         net (fo=1, routed)           0.000     2.463    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[9]_i_3_n_0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_I1_O)      0.064     2.527 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.527    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[9]
    SLICE_X50Y89         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.831     2.597    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X50Y89         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[9]/C
                         clock pessimism             -0.292     2.305    
    SLICE_X50Y89         FDRE (Hold_fdre_C_D)         0.134     2.439    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_12_14/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.624%)  route 0.127ns (47.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.563     2.042    u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/S_DCLK_O
    SLICE_X45Y87         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     2.183 r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[14]/Q
                         net (fo=4, routed)           0.127     2.310    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_12_14/DIC
    SLICE_X46Y87         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_12_14/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.831     2.597    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_12_14/WCLK
    SLICE_X46Y87         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_12_14/RAMC/CLK
                         clock pessimism             -0.521     2.076    
    SLICE_X46Y87         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.220    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_12_14/RAMC
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 usb_control/Microroc_4Bit_DAC_chn_reg[52][2]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[284]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.697%)  route 0.196ns (51.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.631     2.110    usb_control/clk
    SLICE_X49Y48         FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[52][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDCE (Prop_fdce_C_Q)         0.141     2.251 r  usb_control/Microroc_4Bit_DAC_chn_reg[52][2]/Q
                         net (fo=1, routed)           0.196     2.447    Microroc_u1/SC_Readreg/Microroc_Param/Microroc_4Bit_DAC[210]
    SLICE_X49Y50         LUT3 (Prop_lut3_I1_O)        0.045     2.492 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[284]_i_1/O
                         net (fo=1, routed)           0.000     2.492    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[284]_i_1_n_0
    SLICE_X49Y50         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[284]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.836     2.602    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X49Y50         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[284]/C
                         clock pessimism             -0.292     2.310    
    SLICE_X49Y50         FDCE (Hold_fdce_C_D)         0.092     2.402    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[284]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB36_X0Y17     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB36_X0Y17     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB36_X0Y15     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB36_X0Y15     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y16     Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y16     Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y32     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y32     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB36_X0Y18     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB36_X0Y18     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X46Y91     u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X46Y91     u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X46Y91     u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X46Y91     u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X46Y91     u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X46Y91     u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X46Y91     u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X46Y91     u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X46Y93     u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X46Y93     u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X42Y89     u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X42Y89     u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X42Y89     u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X42Y89     u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X42Y90     u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X42Y90     u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X42Y90     u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X42Y90     u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X42Y92     u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X42Y92     u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_5
  To Clock:  pll_5

Setup :            0  Failing Endpoints,  Worst Slack      196.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.220ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 1.168ns (31.851%)  route 2.499ns (68.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.609ns = ( 205.609 - 200.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.524     5.940    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X12Y33         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.398     6.338 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=4, routed)           1.095     7.433    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[5]
    SLICE_X12Y33         LUT4 (Prop_lut4_I1_O)        0.242     7.675 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_7/O
                         net (fo=1, routed)           0.433     8.108    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_7_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I4_O)        0.264     8.372 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3/O
                         net (fo=1, routed)           0.685     9.057    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.264     9.321 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.286     9.607    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X12Y35         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.410   205.609    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X12Y35         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.307   205.916    
                         clock uncertainty           -0.074   205.842    
    SLICE_X12Y35         FDPE (Setup_fdpe_C_D)       -0.015   205.827    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                        205.827    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                196.220    

Slack (MET) :             196.597ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 1.168ns (34.547%)  route 2.213ns (65.453%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.609ns = ( 205.609 - 200.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.524     5.940    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X12Y33         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.398     6.338 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=4, routed)           1.095     7.433    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[5]
    SLICE_X12Y33         LUT4 (Prop_lut4_I1_O)        0.242     7.675 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_7/O
                         net (fo=1, routed)           0.433     8.108    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_7_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I4_O)        0.264     8.372 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3/O
                         net (fo=1, routed)           0.685     9.057    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.264     9.321 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.000     9.321    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X12Y35         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.410   205.609    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X12Y35         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.307   205.916    
                         clock uncertainty           -0.074   205.842    
    SLICE_X12Y35         FDPE (Setup_fdpe_C_D)        0.076   205.918    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                        205.918    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                196.597    

Slack (MET) :             196.650ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.797ns (24.106%)  route 2.509ns (75.894%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 205.607 - 200.000 ) 
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.527     5.943    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.348     6.291 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/Q
                         net (fo=3, routed)           1.034     7.325    Microroc_Control/Microroc_SCurveTest/sel0[4]
    SLICE_X33Y47         LUT4 (Prop_lut4_I2_O)        0.239     7.564 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5/O
                         net (fo=1, routed)           0.782     8.346    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.105     8.451 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=12, routed)          0.693     9.144    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I1_O)        0.105     9.249 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     9.249    Microroc_Control/Microroc_SCurveTest/p_1_in[0]
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.408   205.607    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/C
                         clock pessimism              0.336   205.943    
                         clock uncertainty           -0.074   205.869    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.030   205.899    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        205.899    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                196.650    

Slack (MET) :             196.650ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.797ns (24.091%)  route 2.511ns (75.909%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 205.607 - 200.000 ) 
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.527     5.943    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.348     6.291 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/Q
                         net (fo=3, routed)           1.034     7.325    Microroc_Control/Microroc_SCurveTest/sel0[4]
    SLICE_X33Y47         LUT4 (Prop_lut4_I2_O)        0.239     7.564 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5/O
                         net (fo=1, routed)           0.782     8.346    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.105     8.451 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=12, routed)          0.695     9.146    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.105     9.251 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_2/O
                         net (fo=1, routed)           0.000     9.251    Microroc_Control/Microroc_SCurveTest/p_1_in[11]
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.408   205.607    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/C
                         clock pessimism              0.336   205.943    
                         clock uncertainty           -0.074   205.869    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.032   205.901    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        205.901    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                196.650    

Slack (MET) :             196.652ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.797ns (24.106%)  route 2.509ns (75.894%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 205.607 - 200.000 ) 
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.527     5.943    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.348     6.291 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/Q
                         net (fo=3, routed)           1.034     7.325    Microroc_Control/Microroc_SCurveTest/sel0[4]
    SLICE_X33Y47         LUT4 (Prop_lut4_I2_O)        0.239     7.564 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5/O
                         net (fo=1, routed)           0.782     8.346    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.105     8.451 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=12, routed)          0.693     9.144    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.105     9.249 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.249    Microroc_Control/Microroc_SCurveTest/p_1_in[10]
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.408   205.607    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/C
                         clock pessimism              0.336   205.943    
                         clock uncertainty           -0.074   205.869    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.032   205.901    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        205.901    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                196.652    

Slack (MET) :             196.674ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.810ns (24.388%)  route 2.511ns (75.612%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 205.607 - 200.000 ) 
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.527     5.943    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.348     6.291 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/Q
                         net (fo=3, routed)           1.034     7.325    Microroc_Control/Microroc_SCurveTest/sel0[4]
    SLICE_X33Y47         LUT4 (Prop_lut4_I2_O)        0.239     7.564 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5/O
                         net (fo=1, routed)           0.782     8.346    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.105     8.451 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=12, routed)          0.695     9.146    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.118     9.264 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.264    Microroc_Control/Microroc_SCurveTest/p_1_in[2]
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.408   205.607    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/C
                         clock pessimism              0.336   205.943    
                         clock uncertainty           -0.074   205.869    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.069   205.938    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        205.938    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                196.674    

Slack (MET) :             196.679ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.807ns (24.335%)  route 2.509ns (75.666%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 205.607 - 200.000 ) 
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.527     5.943    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.348     6.291 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/Q
                         net (fo=3, routed)           1.034     7.325    Microroc_Control/Microroc_SCurveTest/sel0[4]
    SLICE_X33Y47         LUT4 (Prop_lut4_I2_O)        0.239     7.564 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5/O
                         net (fo=1, routed)           0.782     8.346    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.105     8.451 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=12, routed)          0.693     9.144    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.115     9.259 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     9.259    Microroc_Control/Microroc_SCurveTest/p_1_in[3]
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.408   205.607    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/C
                         clock pessimism              0.336   205.943    
                         clock uncertainty           -0.074   205.869    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.069   205.938    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        205.938    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                196.679    

Slack (MET) :             196.679ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.807ns (24.335%)  route 2.509ns (75.666%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 205.607 - 200.000 ) 
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.527     5.943    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.348     6.291 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/Q
                         net (fo=3, routed)           1.034     7.325    Microroc_Control/Microroc_SCurveTest/sel0[4]
    SLICE_X33Y47         LUT4 (Prop_lut4_I2_O)        0.239     7.564 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5/O
                         net (fo=1, routed)           0.782     8.346    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.105     8.451 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=12, routed)          0.693     9.144    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.115     9.259 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     9.259    Microroc_Control/Microroc_SCurveTest/p_1_in[4]
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.408   205.607    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
                         clock pessimism              0.336   205.943    
                         clock uncertainty           -0.074   205.869    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.069   205.938    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        205.938    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                196.679    

Slack (MET) :             196.701ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 2.230ns (69.919%)  route 0.959ns (30.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.609ns = ( 205.609 - 200.000 ) 
    Source Clock Delay      (SCD):    5.983ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.568     5.983    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y14         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.125     8.108 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.959     9.068    Microroc_u1/SC_Readreg/BitShift/dout[12]
    SLICE_X9Y35          LUT4 (Prop_lut4_I0_O)        0.105     9.173 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[12]_i_1/O
                         net (fo=1, routed)           0.000     9.173    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[12]_i_1_n_0
    SLICE_X9Y35          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.410   205.609    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X9Y35          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[12]/C
                         clock pessimism              0.307   205.916    
                         clock uncertainty           -0.074   205.842    
    SLICE_X9Y35          FDCE (Setup_fdce_C_D)        0.032   205.874    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[12]
  -------------------------------------------------------------------
                         required time                        205.874    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                196.701    

Slack (MET) :             196.740ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.797ns (24.997%)  route 2.391ns (75.003%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 205.607 - 200.000 ) 
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.527     5.943    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.348     6.291 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/Q
                         net (fo=3, routed)           1.034     7.325    Microroc_Control/Microroc_SCurveTest/sel0[4]
    SLICE_X33Y47         LUT4 (Prop_lut4_I2_O)        0.239     7.564 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5/O
                         net (fo=1, routed)           0.782     8.346    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.105     8.451 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=12, routed)          0.575     9.026    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3_n_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.105     9.131 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.131    Microroc_Control/Microroc_SCurveTest/p_1_in[1]
    SLICE_X35Y47         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.408   205.607    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y47         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
                         clock pessimism              0.308   205.915    
                         clock uncertainty           -0.074   205.841    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.030   205.871    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        205.871    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                196.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.634     2.113    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y33         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.141     2.254 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.310    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X11Y33         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.907     2.673    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y33         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.559     2.113    
    SLICE_X11Y33         FDCE (Hold_fdce_C_D)         0.076     2.189    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.634     2.113    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y33         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.141     2.254 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.310    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X11Y33         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.907     2.673    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y33         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.559     2.113    
    SLICE_X11Y33         FDCE (Hold_fdce_C_D)         0.075     2.188    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.635     2.114    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y35         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDPE (Prop_fdpe_C_Q)         0.141     2.255 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.311    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X15Y35         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.909     2.675    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y35         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.560     2.114    
    SLICE_X15Y35         FDPE (Hold_fdpe_C_D)         0.075     2.189    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.634     2.113    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y33         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.141     2.254 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.310    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X11Y33         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.907     2.673    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y33         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.559     2.113    
    SLICE_X11Y33         FDCE (Hold_fdce_C_D)         0.071     2.184    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.270%)  route 0.097ns (40.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.635     2.114    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y34         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDPE (Prop_fdpe_C_Q)         0.141     2.255 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.097     2.352    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/in0[0]
    SLICE_X14Y34         FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.908     2.674    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/rd_clk
    SLICE_X14Y34         FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.546     2.127    
    SLICE_X14Y34         FDRE (Hold_fdre_C_D)         0.085     2.212    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.633     2.112    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X12Y32         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.164     2.276 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.055     2.332    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X12Y32         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.906     2.672    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X12Y32         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.559     2.112    
    SLICE_X12Y32         FDCE (Hold_fdce_C_D)         0.064     2.176    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.634     2.113    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X14Y33         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.164     2.277 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.333    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X14Y33         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.907     2.673    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X14Y33         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.559     2.113    
    SLICE_X14Y33         FDCE (Hold_fdce_C_D)         0.060     2.173    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.633     2.112    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X14Y32         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDCE (Prop_fdce_C_Q)         0.164     2.276 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.055     2.332    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X14Y32         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.906     2.672    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X14Y32         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.559     2.112    
    SLICE_X14Y32         FDCE (Hold_fdce_C_D)         0.060     2.172    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.633     2.112    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X12Y32         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.164     2.276 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     2.332    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X12Y32         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.906     2.672    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X12Y32         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.559     2.112    
    SLICE_X12Y32         FDCE (Hold_fdce_C_D)         0.060     2.172    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.635     2.114    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X9Y36          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141     2.255 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[15]/Q
                         net (fo=1, routed)           0.110     2.366    Microroc_u1/SC_Readreg/BitShift/p_0_in_0
    SLICE_X9Y37          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.910     2.676    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X9Y37          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
                         clock pessimism             -0.545     2.130    
    SLICE_X9Y37          FDCE (Hold_fdce_C_D)         0.070     2.200    Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_5
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X0Y14     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y1    Clk_Gen/BUFG_Clk_5M/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X14Y33     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y33     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y33     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y33     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X14Y32     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y32     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y32     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y33     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y33     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y33     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y33     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y33     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y33     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y33     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y33     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y33     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y33     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y33     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y33     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y33     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y33     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y32     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y32     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y32     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y32     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y33     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y33     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 1.009ns (13.143%)  route 6.668ns (86.857%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.364     3.147    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y75         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.379     3.526 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.027     5.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.105     5.658 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.746     6.404    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.105     6.509 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.509     7.018    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.105     7.123 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.902     8.025    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X56Y77         LUT4 (Prop_lut4_I3_O)        0.105     8.130 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.355     9.485    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X70Y87         LUT3 (Prop_lut3_I1_O)        0.105     9.590 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.508    10.097    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X72Y89         LUT4 (Prop_lut4_I2_O)        0.105    10.202 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.622    10.824    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X71Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.264    35.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X71Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                         clock pessimism              0.255    36.053    
                         clock uncertainty           -0.035    36.017    
    SLICE_X71Y88         FDRE (Setup_fdre_C_CE)      -0.168    35.849    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         35.849    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                 25.025    

Slack (MET) :             25.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 1.009ns (13.143%)  route 6.668ns (86.857%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.364     3.147    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y75         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.379     3.526 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.027     5.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.105     5.658 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.746     6.404    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.105     6.509 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.509     7.018    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.105     7.123 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.902     8.025    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X56Y77         LUT4 (Prop_lut4_I3_O)        0.105     8.130 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.355     9.485    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X70Y87         LUT3 (Prop_lut3_I1_O)        0.105     9.590 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.508    10.097    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X72Y89         LUT4 (Prop_lut4_I2_O)        0.105    10.202 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.622    10.824    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X71Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.264    35.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X71Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                         clock pessimism              0.255    36.053    
                         clock uncertainty           -0.035    36.017    
    SLICE_X71Y88         FDRE (Setup_fdre_C_CE)      -0.168    35.849    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         35.849    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                 25.025    

Slack (MET) :             25.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 1.009ns (13.143%)  route 6.668ns (86.857%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.364     3.147    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y75         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.379     3.526 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.027     5.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.105     5.658 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.746     6.404    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.105     6.509 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.509     7.018    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.105     7.123 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.902     8.025    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X56Y77         LUT4 (Prop_lut4_I3_O)        0.105     8.130 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.355     9.485    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X70Y87         LUT3 (Prop_lut3_I1_O)        0.105     9.590 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.508    10.097    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X72Y89         LUT4 (Prop_lut4_I2_O)        0.105    10.202 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.622    10.824    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X71Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.264    35.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X71Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.255    36.053    
                         clock uncertainty           -0.035    36.017    
    SLICE_X71Y88         FDRE (Setup_fdre_C_CE)      -0.168    35.849    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         35.849    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                 25.025    

Slack (MET) :             25.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 1.009ns (13.143%)  route 6.668ns (86.857%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.364     3.147    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y75         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.379     3.526 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.027     5.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.105     5.658 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.746     6.404    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.105     6.509 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.509     7.018    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.105     7.123 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.902     8.025    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X56Y77         LUT4 (Prop_lut4_I3_O)        0.105     8.130 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.355     9.485    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X70Y87         LUT3 (Prop_lut3_I1_O)        0.105     9.590 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.508    10.097    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X72Y89         LUT4 (Prop_lut4_I2_O)        0.105    10.202 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.622    10.824    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X71Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.264    35.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X71Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism              0.255    36.053    
                         clock uncertainty           -0.035    36.017    
    SLICE_X71Y88         FDRE (Setup_fdre_C_CE)      -0.168    35.849    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         35.849    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                 25.025    

Slack (MET) :             25.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 1.009ns (13.143%)  route 6.668ns (86.857%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.364     3.147    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y75         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.379     3.526 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.027     5.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.105     5.658 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.746     6.404    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.105     6.509 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.509     7.018    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.105     7.123 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.902     8.025    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X56Y77         LUT4 (Prop_lut4_I3_O)        0.105     8.130 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.355     9.485    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X70Y87         LUT3 (Prop_lut3_I1_O)        0.105     9.590 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.508    10.097    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X72Y89         LUT4 (Prop_lut4_I2_O)        0.105    10.202 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.622    10.824    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X71Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.264    35.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X71Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                         clock pessimism              0.255    36.053    
                         clock uncertainty           -0.035    36.017    
    SLICE_X71Y88         FDRE (Setup_fdre_C_CE)      -0.168    35.849    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         35.849    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                 25.025    

Slack (MET) :             25.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 1.009ns (13.143%)  route 6.668ns (86.857%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.364     3.147    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y75         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.379     3.526 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.027     5.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.105     5.658 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.746     6.404    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.105     6.509 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.509     7.018    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.105     7.123 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.902     8.025    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X56Y77         LUT4 (Prop_lut4_I3_O)        0.105     8.130 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.355     9.485    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X70Y87         LUT3 (Prop_lut3_I1_O)        0.105     9.590 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.508    10.097    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X72Y89         LUT4 (Prop_lut4_I2_O)        0.105    10.202 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.622    10.824    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X71Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.264    35.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X71Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                         clock pessimism              0.255    36.053    
                         clock uncertainty           -0.035    36.017    
    SLICE_X71Y88         FDRE (Setup_fdre_C_CE)      -0.168    35.849    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         35.849    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                 25.025    

Slack (MET) :             25.059ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.643ns  (logic 1.009ns (13.201%)  route 6.634ns (86.799%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.364     3.147    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y75         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.379     3.526 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.027     5.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.105     5.658 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.746     6.404    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.105     6.509 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.509     7.018    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.105     7.123 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.902     8.025    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X56Y77         LUT4 (Prop_lut4_I3_O)        0.105     8.130 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.355     9.485    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X70Y87         LUT3 (Prop_lut3_I1_O)        0.105     9.590 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.508    10.097    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X72Y89         LUT4 (Prop_lut4_I2_O)        0.105    10.202 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.588    10.790    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X69Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.264    35.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X69Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.255    36.053    
                         clock uncertainty           -0.035    36.017    
    SLICE_X69Y88         FDRE (Setup_fdre_C_CE)      -0.168    35.849    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         35.849    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                 25.059    

Slack (MET) :             25.059ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.643ns  (logic 1.009ns (13.201%)  route 6.634ns (86.799%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.364     3.147    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y75         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.379     3.526 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.027     5.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.105     5.658 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.746     6.404    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.105     6.509 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.509     7.018    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.105     7.123 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.902     8.025    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X56Y77         LUT4 (Prop_lut4_I3_O)        0.105     8.130 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.355     9.485    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X70Y87         LUT3 (Prop_lut3_I1_O)        0.105     9.590 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.508    10.097    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X72Y89         LUT4 (Prop_lut4_I2_O)        0.105    10.202 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.588    10.790    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X69Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.264    35.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X69Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.255    36.053    
                         clock uncertainty           -0.035    36.017    
    SLICE_X69Y88         FDRE (Setup_fdre_C_CE)      -0.168    35.849    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         35.849    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                 25.059    

Slack (MET) :             25.059ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.643ns  (logic 1.009ns (13.201%)  route 6.634ns (86.799%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.364     3.147    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y75         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.379     3.526 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.027     5.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.105     5.658 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.746     6.404    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.105     6.509 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.509     7.018    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.105     7.123 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.902     8.025    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X56Y77         LUT4 (Prop_lut4_I3_O)        0.105     8.130 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.355     9.485    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X70Y87         LUT3 (Prop_lut3_I1_O)        0.105     9.590 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.508    10.097    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X72Y89         LUT4 (Prop_lut4_I2_O)        0.105    10.202 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.588    10.790    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X69Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.264    35.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X69Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism              0.255    36.053    
                         clock uncertainty           -0.035    36.017    
    SLICE_X69Y88         FDRE (Setup_fdre_C_CE)      -0.168    35.849    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         35.849    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                 25.059    

Slack (MET) :             25.108ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.627ns  (logic 1.009ns (13.230%)  route 6.618ns (86.770%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.364     3.147    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y75         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.379     3.526 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.027     5.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.105     5.658 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.746     6.404    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.105     6.509 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.509     7.018    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.105     7.123 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.902     8.025    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X56Y77         LUT4 (Prop_lut4_I3_O)        0.105     8.130 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.355     9.485    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X70Y87         LUT3 (Prop_lut3_I1_O)        0.105     9.590 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.615    10.205    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X73Y87         LUT4 (Prop_lut4_I3_O)        0.105    10.310 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.463    10.773    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X70Y87         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.264    35.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X70Y87         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism              0.255    36.053    
                         clock uncertainty           -0.035    36.017    
    SLICE_X70Y87         FDRE (Setup_fdre_C_CE)      -0.136    35.881    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         35.881    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                 25.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.034%)  route 0.273ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.561     1.397    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X68Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDCE (Prop_fdce_C_Q)         0.141     1.538 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.273     1.811    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X66Y83         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.831     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y83         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.368     1.433    
    SLICE_X66Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.743    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.034%)  route 0.273ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.561     1.397    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X68Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDCE (Prop_fdce_C_Q)         0.141     1.538 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.273     1.811    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X66Y83         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.831     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y83         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.368     1.433    
    SLICE_X66Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.743    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.034%)  route 0.273ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.561     1.397    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X68Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDCE (Prop_fdce_C_Q)         0.141     1.538 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.273     1.811    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X66Y83         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.831     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y83         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.368     1.433    
    SLICE_X66Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.743    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.034%)  route 0.273ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.561     1.397    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X68Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDCE (Prop_fdce_C_Q)         0.141     1.538 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.273     1.811    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X66Y83         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.831     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y83         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.368     1.433    
    SLICE_X66Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.743    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.034%)  route 0.273ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.561     1.397    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X68Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDCE (Prop_fdce_C_Q)         0.141     1.538 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.273     1.811    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X66Y83         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.831     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y83         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.368     1.433    
    SLICE_X66Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.743    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.034%)  route 0.273ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.561     1.397    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X68Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDCE (Prop_fdce_C_Q)         0.141     1.538 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.273     1.811    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X66Y83         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.831     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y83         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.368     1.433    
    SLICE_X66Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.743    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.034%)  route 0.273ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.561     1.397    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X68Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDCE (Prop_fdce_C_Q)         0.141     1.538 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.273     1.811    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X66Y83         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.831     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y83         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.368     1.433    
    SLICE_X66Y83         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.743    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.034%)  route 0.273ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.561     1.397    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X68Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDCE (Prop_fdce_C_Q)         0.141     1.538 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.273     1.811    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X66Y83         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.831     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y83         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.368     1.433    
    SLICE_X66Y83         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.743    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.888%)  route 0.275ns (66.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.561     1.397    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X68Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDCE (Prop_fdce_C_Q)         0.141     1.538 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.275     1.813    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X66Y83         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.831     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y83         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.368     1.433    
    SLICE_X66Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.742    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.888%)  route 0.275ns (66.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.561     1.397    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X68Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDCE (Prop_fdce_C_Q)         0.141     1.538 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.275     1.813    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X66Y83         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.831     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y83         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.368     1.433    
    SLICE_X66Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.742    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y2  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X33Y76   dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y76   dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X33Y75   dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X53Y76   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X53Y76   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X53Y77   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X52Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X52Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X52Y75   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y85   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y85   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y83   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y83   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y83   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y83   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y83   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y83   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y83   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y83   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  usb_clkout
  To Clock:  usb_clkout

Setup :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.916ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_slrd
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 3.779ns (65.210%)  route 2.016ns (34.790%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.433     4.648    usb_cy7c68013A/CLK
    SLICE_X89Y129        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y129        FDRE (Prop_fdre_C_Q)         0.379     5.027 f  usb_cy7c68013A/FSM_sequential_State_reg[0]/Q
                         net (fo=12, routed)          0.514     5.541    usb_cy7c68013A/State[0]
    SLICE_X88Y130        LUT3 (Prop_lut3_I0_O)        0.105     5.646 r  usb_cy7c68013A/usb_sloe_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.502     7.148    usb_slrd_OBUF
    H3                   OBUF (Prop_obuf_I_O)         3.295    10.442 r  usb_slrd_OBUF_inst/O
                         net (fo=0)                   0.000    10.442    usb_slrd
    H3                                                                r  usb_slrd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_slwr
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 3.778ns (65.360%)  route 2.002ns (34.640%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.433     4.648    usb_cy7c68013A/CLK
    SLICE_X89Y129        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y129        FDRE (Prop_fdre_C_Q)         0.379     5.027 r  usb_cy7c68013A/FSM_sequential_State_reg[0]/Q
                         net (fo=12, routed)          0.641     5.668    usb_cy7c68013A/State[0]
    SLICE_X89Y133        LUT3 (Prop_lut3_I1_O)        0.105     5.773 r  usb_cy7c68013A/usb_slwr_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.361     7.134    usb_slwr_OBUF
    H2                   OBUF (Prop_obuf_I_O)         3.294    10.428 r  usb_slwr_OBUF_inst/O
                         net (fo=0)                   0.000    10.428    usb_slwr
    H2                                                                r  usb_slwr (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_sloe
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 3.785ns (65.505%)  route 1.993ns (34.495%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.433     4.648    usb_cy7c68013A/CLK
    SLICE_X89Y129        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y129        FDRE (Prop_fdre_C_Q)         0.379     5.027 f  usb_cy7c68013A/FSM_sequential_State_reg[0]/Q
                         net (fo=12, routed)          0.514     5.541    usb_cy7c68013A/State[0]
    SLICE_X88Y130        LUT3 (Prop_lut3_I0_O)        0.105     5.646 r  usb_cy7c68013A/usb_sloe_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.479     7.125    usb_slrd_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.301    10.426 r  usb_sloe_OBUF_inst/O
                         net (fo=0)                   0.000    10.426    usb_sloe
    K2                                                                r  usb_sloe (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_pktend
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 3.842ns (66.595%)  route 1.927ns (33.405%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.436     4.651    usb_cy7c68013A/CLK
    SLICE_X88Y132        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_fdre_C_Q)         0.433     5.084 f  usb_cy7c68013A/FSM_sequential_State_reg[2]/Q
                         net (fo=12, routed)          0.541     5.625    usb_cy7c68013A/State[2]
    SLICE_X88Y138        LUT3 (Prop_lut3_I1_O)        0.105     5.730 r  usb_cy7c68013A/usb_pktend_OBUF_inst_i_1/O
                         net (fo=11, routed)          1.386     7.116    usb_pktend_OBUF
    G1                   OBUF (Prop_obuf_I_O)         3.304    10.420 r  usb_pktend_OBUF_inst/O
                         net (fo=0)                   0.000    10.420    usb_pktend
    G1                                                                r  usb_pktend (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 0.589ns (8.662%)  route 6.211ns (91.338%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 14.791 - 10.417 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.442     4.657    usb_cy7c68013A/CLK
    SLICE_X89Y138        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y138        FDRE (Prop_fdre_C_Q)         0.379     5.036 r  usb_cy7c68013A/FSM_sequential_State_reg[1]/Q
                         net (fo=13, routed)          4.186     9.222    usb_cy7c68013A/State[1]
    SLICE_X34Y77         LUT3 (Prop_lut3_I2_O)        0.105     9.327 r  usb_cy7c68013A/usb_data_fifo_8192depth_i_20/O
                         net (fo=5, routed)           0.815    10.142    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X28Y63         LUT4 (Prop_lut4_I0_O)        0.105    10.247 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=2, routed)           1.210    11.457    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_empty_fb_i_reg
    RAMB36_X0Y10         RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.318    14.791    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X0Y10         RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.159    14.950    
                         clock uncertainty           -0.035    14.915    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.528    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 0.589ns (8.999%)  route 5.956ns (91.001%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 14.791 - 10.417 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.442     4.657    usb_cy7c68013A/CLK
    SLICE_X89Y138        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y138        FDRE (Prop_fdre_C_Q)         0.379     5.036 r  usb_cy7c68013A/FSM_sequential_State_reg[1]/Q
                         net (fo=13, routed)          4.186     9.222    usb_cy7c68013A/State[1]
    SLICE_X34Y77         LUT3 (Prop_lut3_I2_O)        0.105     9.327 r  usb_cy7c68013A/usb_data_fifo_8192depth_i_20/O
                         net (fo=5, routed)           0.813    10.140    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en
    SLICE_X28Y63         LUT4 (Prop_lut4_I1_O)        0.105    10.245 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=2, routed)           0.957    11.202    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y11         RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.318    14.791    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X0Y11         RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.159    14.950    
                         clock uncertainty           -0.035    14.915    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.528    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        6.418ns  (logic 0.589ns (9.177%)  route 5.829ns (90.823%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 14.785 - 10.417 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.442     4.657    usb_cy7c68013A/CLK
    SLICE_X89Y138        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y138        FDRE (Prop_fdre_C_Q)         0.379     5.036 r  usb_cy7c68013A/FSM_sequential_State_reg[1]/Q
                         net (fo=13, routed)          4.186     9.222    usb_cy7c68013A/State[1]
    SLICE_X34Y77         LUT3 (Prop_lut3_I2_O)        0.105     9.327 r  usb_cy7c68013A/usb_data_fifo_8192depth_i_20/O
                         net (fo=5, routed)           0.813    10.140    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en
    SLICE_X28Y63         LUT4 (Prop_lut4_I1_O)        0.105    10.245 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=2, routed)           0.830    11.075    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y13         RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.312    14.785    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X0Y13         RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.159    14.944    
                         clock uncertainty           -0.035    14.909    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.522    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.486ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 0.589ns (9.229%)  route 5.793ns (90.771%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 14.788 - 10.417 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.442     4.657    usb_cy7c68013A/CLK
    SLICE_X89Y138        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y138        FDRE (Prop_fdre_C_Q)         0.379     5.036 r  usb_cy7c68013A/FSM_sequential_State_reg[1]/Q
                         net (fo=13, routed)          4.186     9.222    usb_cy7c68013A/State[1]
    SLICE_X34Y77         LUT3 (Prop_lut3_I2_O)        0.105     9.327 r  usb_cy7c68013A/usb_data_fifo_8192depth_i_20/O
                         net (fo=5, routed)           0.815    10.142    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X28Y63         LUT4 (Prop_lut4_I0_O)        0.105    10.247 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=2, routed)           0.792    11.039    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_empty_fb_i_reg
    RAMB36_X0Y12         RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.315    14.788    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X0Y12         RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.159    14.947    
                         clock uncertainty           -0.035    14.912    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.525    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                  3.486    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 0.589ns (9.660%)  route 5.509ns (90.340%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.747 - 10.417 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.442     4.657    usb_cy7c68013A/CLK
    SLICE_X89Y138        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y138        FDRE (Prop_fdre_C_Q)         0.379     5.036 r  usb_cy7c68013A/FSM_sequential_State_reg[1]/Q
                         net (fo=13, routed)          4.186     9.222    usb_cy7c68013A/State[1]
    SLICE_X34Y77         LUT3 (Prop_lut3_I2_O)        0.105     9.327 r  usb_cy7c68013A/usb_data_fifo_8192depth_i_20/O
                         net (fo=5, routed)           0.901    10.228    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X29Y63         LUT2 (Prop_lut2_I0_O)        0.105    10.333 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[12]_i_1/O
                         net (fo=26, routed)          0.421    10.754    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X28Y59         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.274    14.747    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X28Y59         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.159    14.905    
                         clock uncertainty           -0.035    14.870    
    SLICE_X28Y59         FDCE (Setup_fdce_C_CE)      -0.164    14.706    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 0.589ns (9.660%)  route 5.509ns (90.340%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.747 - 10.417 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.442     4.657    usb_cy7c68013A/CLK
    SLICE_X89Y138        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y138        FDRE (Prop_fdre_C_Q)         0.379     5.036 r  usb_cy7c68013A/FSM_sequential_State_reg[1]/Q
                         net (fo=13, routed)          4.186     9.222    usb_cy7c68013A/State[1]
    SLICE_X34Y77         LUT3 (Prop_lut3_I2_O)        0.105     9.327 r  usb_cy7c68013A/usb_data_fifo_8192depth_i_20/O
                         net (fo=5, routed)           0.901    10.228    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X29Y63         LUT2 (Prop_lut2_I0_O)        0.105    10.333 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[12]_i_1/O
                         net (fo=26, routed)          0.421    10.754    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X28Y59         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.274    14.747    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X28Y59         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.159    14.905    
                         clock uncertainty           -0.035    14.870    
    SLICE_X28Y59         FDCE (Setup_fdce_C_CE)      -0.164    14.706    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  3.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 12.423 - 10.417 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 11.907 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.567    11.907    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y62         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDPE (Prop_fdpe_C_Q)         0.146    12.053 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055    12.108    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X37Y62         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.837    12.423    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y62         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C  (IS_INVERTED)
                         clock pessimism             -0.516    11.907    
    SLICE_X37Y62         FDPE (Hold_fdpe_C_D)         0.082    11.989    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                        -11.989    
                         arrival time                          12.108    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 12.427 - 10.417 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 11.910 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.570    11.910    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y59         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDCE (Prop_fdce_C_Q)         0.146    12.056 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055    12.111    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X31Y59         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.841    12.427    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X31Y59         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.517    11.910    
    SLICE_X31Y59         FDCE (Hold_fdce_C_D)         0.082    11.992    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.992    
                         arrival time                          12.111    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 12.427 - 10.417 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 11.910 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.570    11.910    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y58         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDCE (Prop_fdce_C_Q)         0.146    12.056 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055    12.111    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X31Y58         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.841    12.427    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X31Y58         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.517    11.910    
    SLICE_X31Y58         FDCE (Hold_fdce_C_D)         0.082    11.992    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -11.992    
                         arrival time                          12.111    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.204ns  (logic 0.146ns (71.562%)  route 0.058ns (28.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns = ( 12.442 - 10.417 ) 
    Source Clock Delay      (SCD):    1.509ns = ( 11.926 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.586    11.926    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X72Y79         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y79         FDCE (Prop_fdce_C_Q)         0.146    12.072 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.058    12.130    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X72Y79         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.856    12.442    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X72Y79         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.516    11.926    
    SLICE_X72Y79         FDCE (Hold_fdce_C_D)         0.083    12.009    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        -12.009    
                         arrival time                          12.130    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.204ns  (logic 0.146ns (71.562%)  route 0.058ns (28.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 12.424 - 10.417 ) 
    Source Clock Delay      (SCD):    1.491ns = ( 11.908 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.568    11.908    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y62         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDCE (Prop_fdce_C_Q)         0.146    12.054 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.058    12.112    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[8]
    SLICE_X32Y62         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.838    12.424    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y62         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.516    11.908    
    SLICE_X32Y62         FDCE (Hold_fdce_C_D)         0.083    11.991    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        -11.991    
                         arrival time                          12.112    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.204ns  (logic 0.146ns (71.562%)  route 0.058ns (28.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 12.427 - 10.417 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 11.910 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.570    11.910    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y59         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDCE (Prop_fdce_C_Q)         0.146    12.056 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.058    12.114    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X32Y59         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.841    12.427    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y59         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.517    11.910    
    SLICE_X32Y59         FDCE (Hold_fdce_C_D)         0.083    11.993    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        -11.993    
                         arrival time                          12.114    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.207ns  (logic 0.146ns (70.683%)  route 0.061ns (29.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 12.427 - 10.417 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 11.910 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.570    11.910    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y59         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDCE (Prop_fdce_C_Q)         0.146    12.056 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.061    12.117    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X32Y59         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.841    12.427    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y59         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.517    11.910    
    SLICE_X32Y59         FDCE (Hold_fdce_C_D)         0.085    11.995    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        -11.995    
                         arrival time                          12.117    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 12.427 - 10.417 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 11.910 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.570    11.910    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y59         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDCE (Prop_fdce_C_Q)         0.146    12.056 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055    12.111    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X31Y59         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.841    12.427    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X31Y59         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.517    11.910    
    SLICE_X31Y59         FDCE (Hold_fdce_C_D)         0.078    11.988    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        -11.988    
                         arrival time                          12.111    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.203ns  (logic 0.146ns (71.910%)  route 0.057ns (28.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 12.443 - 10.417 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 11.927 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.587    11.927    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X72Y80         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y80         FDCE (Prop_fdce_C_Q)         0.146    12.073 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.057    12.130    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X72Y80         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.857    12.443    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X72Y80         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.516    11.927    
    SLICE_X72Y80         FDCE (Hold_fdce_C_D)         0.078    12.005    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -12.005    
                         arrival time                          12.130    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.203ns  (logic 0.146ns (71.910%)  route 0.057ns (28.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns = ( 12.442 - 10.417 ) 
    Source Clock Delay      (SCD):    1.509ns = ( 11.926 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.586    11.926    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X72Y79         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y79         FDCE (Prop_fdce_C_Q)         0.146    12.072 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.057    12.129    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X72Y79         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.856    12.442    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X72Y79         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.516    11.926    
    SLICE_X72Y79         FDCE (Hold_fdce_C_D)         0.078    12.004    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -12.004    
                         arrival time                          12.129    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clkout
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { usb_clkout }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X0Y11    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X0Y12    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X0Y13    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB18_X2Y36    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X0Y10    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.833      19.241     BUFGCTRL_X0Y16  Clk_Gen/BUFG_IFCLK/I
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X36Y64    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X36Y64    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.833      19.833     SLICE_X37Y64    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.833      19.833     SLICE_X28Y62    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X79Y92    usb_cy7c68013A/ControlWord_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X78Y91    usb_cy7c68013A/ControlWord_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X78Y92    usb_cy7c68013A/ControlWord_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X78Y92    usb_cy7c68013A/ControlWord_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X78Y91    usb_cy7c68013A/ControlWord_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X78Y91    usb_cy7c68013A/ControlWord_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X79Y92    usb_cy7c68013A/ControlWord_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X78Y92    usb_cy7c68013A/ControlWord_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X78Y92    usb_cy7c68013A/ControlWord_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X79Y92    usb_cy7c68013A/ControlWord_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.416      9.916      SLICE_X28Y62    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.416      9.916      SLICE_X28Y62    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.416      9.916      SLICE_X28Y62    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X73Y79    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X73Y79    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.416      9.916      SLICE_X55Y72    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X32Y60    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X32Y60    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X32Y60    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X32Y60    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  Clk_320M

Setup :            0  Failing Endpoints,  Worst Slack        2.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.157ns  (required time - arrival time)
  Source:                 usb_control/MicrorocTrigCoincid_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.538ns (47.516%)  route 0.594ns (52.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 9.231 - 6.250 ) 
    Source Clock Delay      (SCD):    5.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.380     5.795    usb_control/clk
    SLICE_X38Y53         FDCE                                         r  usb_control/MicrorocTrigCoincid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.433     6.228 r  usb_control/MicrorocTrigCoincid_reg[1]/Q
                         net (fo=2, routed)           0.594     6.823    TrigSelect/MicrorocTrigCoincid[1]
    SLICE_X35Y53         LUT6 (Prop_lut6_I4_O)        0.105     6.928 r  TrigSelect/TrigOut/O
                         net (fo=1, routed)           0.000     6.928    Microroc_u1/HoldGenerator/TriggerExternal_reg[0]
    SLICE_X35Y53         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.271     9.231    Microroc_u1/HoldGenerator/rst_n
    SLICE_X35Y53         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[0]/C
                         clock pessimism              0.000     9.231    
                         clock uncertainty           -0.177     9.054    
    SLICE_X35Y53         FDCE (Setup_fdce_C_D)        0.030     9.084    Microroc_u1/HoldGenerator/TrigShift_reg[0]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  2.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 usb_control/MicrorocTrigCoincid_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.227ns (59.542%)  route 0.154ns (40.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.569     2.048    usb_control/clk
    SLICE_X35Y52         FDCE                                         r  usb_control/MicrorocTrigCoincid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDCE (Prop_fdce_C_Q)         0.128     2.176 r  usb_control/MicrorocTrigCoincid_reg[0]/Q
                         net (fo=2, routed)           0.154     2.330    TrigSelect/MicrorocTrigCoincid[0]
    SLICE_X35Y53         LUT6 (Prop_lut6_I2_O)        0.099     2.429 r  TrigSelect/TrigOut/O
                         net (fo=1, routed)           0.000     2.429    Microroc_u1/HoldGenerator/TriggerExternal_reg[0]
    SLICE_X35Y53         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.839     1.568    Microroc_u1/HoldGenerator/rst_n
    SLICE_X35Y53         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[0]/C
                         clock pessimism              0.000     1.568    
                         clock uncertainty            0.177     1.745    
    SLICE_X35Y53         FDCE (Hold_fdce_C_D)         0.091     1.836    Microroc_u1/HoldGenerator/TrigShift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.593    





---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  Clk_40M

Setup :            1  Failing Endpoint ,  Worst Slack       -0.025ns,  Total Violation       -0.025ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.920ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_A
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        7.029ns  (logic 4.144ns (58.967%)  route 2.884ns (41.033%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.446     5.861    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X3Y80          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.379     6.240 f  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/Q
                         net (fo=49, routed)          0.703     6.944    Microroc_u1/MicrorocDaq/SlaveDaqControl/State[4]
    SLICE_X0Y80          LUT6 (Prop_lut6_I1_O)        0.105     7.049 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_D_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.124     7.173    Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_D_OBUF_inst_i_3_n_0
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.105     7.278 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_D_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.407     7.685    Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_A_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.105     7.790 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_A_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.116     7.906    Microroc_u1/MicrorocDaq/AutoDaqControl/DaqSelect_reg
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.105     8.011 r  Microroc_u1/MicrorocDaq/AutoDaqControl/PWR_ON_A_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.534     9.544    PWR_ON_DAC_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.345    12.890 r  PWR_ON_A_OBUF_inst/O
                         net (fo=0)                   0.000    12.890    PWR_ON_A
    W22                                                               r  PWR_ON_A (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_DAC
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 4.138ns (60.165%)  route 2.740ns (39.835%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.446     5.861    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X3Y80          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.379     6.240 f  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/Q
                         net (fo=49, routed)          0.703     6.944    Microroc_u1/MicrorocDaq/SlaveDaqControl/State[4]
    SLICE_X0Y80          LUT6 (Prop_lut6_I1_O)        0.105     7.049 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_D_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.124     7.173    Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_D_OBUF_inst_i_3_n_0
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.105     7.278 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_D_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.407     7.685    Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_A_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.105     7.790 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_A_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.116     7.906    Microroc_u1/MicrorocDaq/AutoDaqControl/DaqSelect_reg
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.105     8.011 r  Microroc_u1/MicrorocDaq/AutoDaqControl/PWR_ON_A_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.390     9.400    PWR_ON_DAC_OBUF
    U20                  OBUF (Prop_obuf_I_O)         3.339    12.740 r  PWR_ON_DAC_OBUF_inst/O
                         net (fo=0)                   0.000    12.740    PWR_ON_DAC
    U20                                                               r  PWR_ON_DAC (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.740    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_D
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 4.045ns (61.680%)  route 2.513ns (38.320%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.446     5.861    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X3Y80          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.379     6.240 f  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/Q
                         net (fo=49, routed)          0.703     6.944    Microroc_u1/MicrorocDaq/SlaveDaqControl/State[4]
    SLICE_X0Y80          LUT6 (Prop_lut6_I1_O)        0.105     7.049 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_D_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.124     7.173    Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_D_OBUF_inst_i_3_n_0
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.105     7.278 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_D_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.264     7.542    Microroc_u1/MicrorocDaq/AutoDaqControl/Microroc_powerpulsing_en_reg
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.105     7.647 r  Microroc_u1/MicrorocDaq/AutoDaqControl/PWR_ON_D_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.422     9.068    PWR_ON_D_OBUF
    W21                  OBUF (Prop_obuf_I_O)         3.351    12.419 r  PWR_ON_D_OBUF_inst/O
                         net (fo=0)                   0.000    12.419    PWR_ON_D
    W21                                                               r  PWR_ON_D (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.419    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 Microroc_u1/MicrorocDaq/AutoDaqControl/Start_Readout_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_READOUT2
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 3.826ns (58.575%)  route 2.705ns (41.425%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.450     5.865    Microroc_u1/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X0Y65          FDCE                                         r  Microroc_u1/MicrorocDaq/AutoDaqControl/Start_Readout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.379     6.244 r  Microroc_u1/MicrorocDaq/AutoDaqControl/Start_Readout_reg/Q
                         net (fo=3, routed)           0.764     7.009    Microroc_u1/MicrorocDaq/SlaveDaqControl/AutoDaq_StartReadout
    SLICE_X1Y62          LUT4 (Prop_lut4_I2_O)        0.105     7.114 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/START_READOUT2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.941     9.055    START_READOUT2_OBUF
    W14                  OBUF (Prop_obuf_I_O)         3.342    12.396 r  START_READOUT2_OBUF_inst/O
                         net (fo=0)                   0.000    12.396    START_READOUT2
    W14                                                               r  START_READOUT2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.396    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 Microroc_Control/SweepACQ/SweepACQ_Control/ACQDone_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[5]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 3.283ns (53.797%)  route 2.820ns (46.203%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.564     5.980    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X72Y48         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/ACQDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y48         FDCE (Prop_fdce_C_Q)         0.379     6.359 f  Microroc_Control/SweepACQ/SweepACQ_Control/ACQDone_reg/Q
                         net (fo=2, routed)           0.834     7.193    Microroc_Control/Microroc_SCurveTest/SweepAcqDone
    SLICE_X74Y50         LUT6 (Prop_lut6_I2_O)        0.105     7.298 f  Microroc_Control/Microroc_SCurveTest/usb_control_i_2/O
                         net (fo=2, routed)           0.231     7.529    Microroc_Control/Microroc_SCurveTest/SweepTestDone
    SLICE_X74Y50         LUT2 (Prop_lut2_I0_O)        0.105     7.634 r  Microroc_Control/Microroc_SCurveTest/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.754     9.388    LED_OBUF[5]
    Y9                   OBUF (Prop_obuf_I_O)         2.694    12.082 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.082    LED[5]
    Y9                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 usb_control/Microroc_powerpulsing_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_ADC
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 3.826ns (61.532%)  route 2.392ns (38.468%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.448     5.863    usb_control/clk
    SLICE_X1Y67          FDCE                                         r  usb_control/Microroc_powerpulsing_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.379     6.242 f  usb_control/Microroc_powerpulsing_en_reg/Q
                         net (fo=3, routed)           0.985     7.228    Microroc_powerpulsing_en
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.105     7.333 r  PWR_ON_ADC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.407     8.739    PWR_ON_ADC_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.342    12.081 r  PWR_ON_ADC_OBUF_inst/O
                         net (fo=0)                   0.000    12.081    PWR_ON_ADC
    U21                                                               r  PWR_ON_ADC (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 usb_control/DaqSelect_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RESET_B
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 3.826ns (61.508%)  route 2.394ns (38.492%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.439     5.854    usb_control/clk
    SLICE_X1Y74          FDPE                                         r  usb_control/DaqSelect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDPE (Prop_fdpe_C_Q)         0.379     6.233 r  usb_control/DaqSelect_reg/Q
                         net (fo=52, routed)          0.834     7.067    Microroc_u1/MicrorocDaq/AutoDaqControl/DaqSelect
    SLICE_X0Y70          LUT3 (Prop_lut3_I1_O)        0.105     7.172 r  Microroc_u1/MicrorocDaq/AutoDaqControl/RESET_B_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.561     8.733    RESET_B_OBUF
    V20                  OBUF (Prop_obuf_I_O)         3.342    12.075 r  RESET_B_OBUF_inst/O
                         net (fo=0)                   0.000    12.075    RESET_B
    V20                                                               r  RESET_B (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.075    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 usb_control/DaqSelect_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_READOUT1
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 3.836ns (63.041%)  route 2.249ns (36.959%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.439     5.854    usb_control/clk
    SLICE_X1Y74          FDPE                                         r  usb_control/DaqSelect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDPE (Prop_fdpe_C_Q)         0.379     6.233 r  usb_control/DaqSelect_reg/Q
                         net (fo=52, routed)          0.806     7.040    Microroc_u1/MicrorocDaq/SlaveDaqControl/DaqSelect
    SLICE_X0Y70          LUT4 (Prop_lut4_I2_O)        0.105     7.145 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/START_READOUT1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.443     8.588    START_READOUT1_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.352    11.940 r  START_READOUT1_OBUF_inst/O
                         net (fo=0)                   0.000    11.940    START_READOUT1
    W19                                                               r  START_READOUT1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.940    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 usb_control/DaqSelect_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_ACQ
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 3.839ns (64.441%)  route 2.119ns (35.559%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.439     5.854    usb_control/clk
    SLICE_X1Y74          FDPE                                         r  usb_control/DaqSelect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDPE (Prop_fdpe_C_Q)         0.379     6.233 r  usb_control/DaqSelect_reg/Q
                         net (fo=52, routed)          0.501     6.735    Microroc_u1/MicrorocDaq/AutoDaqControl/DaqSelect
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.105     6.840 r  Microroc_u1/MicrorocDaq/AutoDaqControl/START_ACQ_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.617     8.457    START_ACQ_OBUF
    Y22                  OBUF (Prop_obuf_I_O)         3.355    11.813 r  START_ACQ_OBUF_inst/O
                         net (fo=0)                   0.000    11.813    START_ACQ
    Y22                                                               r  START_ACQ (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 Microroc_u1/Trig_Gen/Trig_ext_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TRIG_EXT
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 3.783ns (64.700%)  route 2.064ns (35.300%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.531     5.947    Microroc_u1/Trig_Gen/Clk
    SLICE_X9Y40          FDCE                                         r  Microroc_u1/Trig_Gen/Trig_ext_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.348     6.295 r  Microroc_u1/Trig_Gen/Trig_ext_reg_reg/Q
                         net (fo=1, routed)           2.064     8.358    TRIG_EXT_OBUF
    W15                  OBUF (Prop_obuf_I_O)         3.435    11.793 r  TRIG_EXT_OBUF_inst/O
                         net (fo=0)                   0.000    11.793    TRIG_EXT
    W15                                                               r  TRIG_EXT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  1.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.920ns  (arrival time - required time)
  Source:                 usb_control/LED_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[2]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 1.358ns (68.361%)  route 0.629ns (31.639%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.590     2.069    usb_control/clk
    SLICE_X72Y62         FDPE                                         r  usb_control/LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y62         FDPE (Prop_fdpe_C_Q)         0.141     2.210 r  usb_control/LED_reg[2]/Q
                         net (fo=1, routed)           0.629     2.838    LED_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.217     4.055 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.055    LED[2]
    V5                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.055    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.929ns  (arrival time - required time)
  Source:                 Microroc_u1/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_DAC
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 1.480ns (74.285%)  route 0.512ns (25.715%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.593     2.072    Microroc_u1/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X1Y79          FDCE                                         r  Microroc_u1/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.141     2.213 r  Microroc_u1/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[2]/Q
                         net (fo=31, routed)          0.167     2.379    Microroc_u1/MicrorocDaq/AutoDaqControl/State[2]
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.045     2.424 r  Microroc_u1/MicrorocDaq/AutoDaqControl/PWR_ON_A_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.346     2.770    PWR_ON_DAC_OBUF
    U20                  OBUF (Prop_obuf_I_O)         1.294     4.064 r  PWR_ON_DAC_OBUF_inst/O
                         net (fo=0)                   0.000     4.064    PWR_ON_DAC
    U20                                                               r  PWR_ON_DAC (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.948ns  (arrival time - required time)
  Source:                 Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RAZ_CHNP
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.853ns (41.848%)  route 1.185ns (58.152%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.567     2.046    Microroc_u1/Trig_Gen/Clk
    SLICE_X15Y67         FDCE                                         r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDCE (Prop_fdce_C_Q)         0.141     2.187 r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/Q
                         net (fo=1, routed)           1.185     3.372    Microroc_u1/Raz_chn
    H17                  OBUFDS (Prop_obufds_I_O)     0.712     4.083 r  Microroc_u1/OBUFDS_Raz/O
                         net (fo=0)                   0.000     4.083    RAZ_CHNP
    H17                                                               r  RAZ_CHNP (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.083    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.949ns  (arrival time - required time)
  Source:                 Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RAZ_CHNN
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.854ns (41.877%)  route 1.185ns (58.123%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.567     2.046    Microroc_u1/Trig_Gen/Clk
    SLICE_X15Y67         FDCE                                         r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDCE (Prop_fdce_C_Q)         0.141     2.187 r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/Q
                         net (fo=1, routed)           1.185     3.372    Microroc_u1/Raz_chn
    H17                  OBUFDS (Prop_obufds_I_OB)    0.713     4.084 r  Microroc_u1/OBUFDS_Raz/OB
                         net (fo=0)                   0.000     4.084    RAZ_CHNN
    H18                                                               r  RAZ_CHNN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.084    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.952ns  (arrival time - required time)
  Source:                 Microroc_u1/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_D
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 1.492ns (73.989%)  route 0.524ns (26.011%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.593     2.072    Microroc_u1/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X1Y79          FDCE                                         r  Microroc_u1/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.141     2.213 r  Microroc_u1/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[2]/Q
                         net (fo=31, routed)          0.168     2.380    Microroc_u1/MicrorocDaq/AutoDaqControl/State[2]
    SLICE_X1Y80          LUT5 (Prop_lut5_I2_O)        0.045     2.425 r  Microroc_u1/MicrorocDaq/AutoDaqControl/PWR_ON_D_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     2.782    PWR_ON_D_OBUF
    W21                  OBUF (Prop_obuf_I_O)         1.306     4.088 r  PWR_ON_D_OBUF_inst/O
                         net (fo=0)                   0.000     4.088    PWR_ON_D
    W21                                                               r  PWR_ON_D (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.088    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.959ns  (arrival time - required time)
  Source:                 usb_control/LED_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[3]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 1.374ns (67.066%)  route 0.675ns (32.934%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.566     2.045    usb_control/clk
    SLICE_X70Y53         FDPE                                         r  usb_control/LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDPE (Prop_fdpe_C_Q)         0.164     2.209 r  usb_control/LED_reg[3]/Q
                         net (fo=1, routed)           0.675     2.884    LED_OBUF[3]
    Y8                   OBUF (Prop_obuf_I_O)         1.210     4.094 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.094    LED[3]
    Y8                                                                r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.094    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.983ns  (arrival time - required time)
  Source:                 usb_control/LED_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[0]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 1.374ns (66.221%)  route 0.701ns (33.779%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.564     2.043    usb_control/clk
    SLICE_X70Y61         FDPE                                         r  usb_control/LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y61         FDPE (Prop_fdpe_C_Q)         0.164     2.207 r  usb_control/LED_reg[0]/Q
                         net (fo=1, routed)           0.701     2.908    LED_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.210     4.118 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.118    LED[0]
    W7                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.118    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.998ns  (arrival time - required time)
  Source:                 Microroc_u1/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_A
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.486ns (72.088%)  route 0.575ns (27.912%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.593     2.072    Microroc_u1/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X1Y79          FDCE                                         r  Microroc_u1/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.141     2.213 r  Microroc_u1/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[2]/Q
                         net (fo=31, routed)          0.167     2.379    Microroc_u1/MicrorocDaq/AutoDaqControl/State[2]
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.045     2.424 r  Microroc_u1/MicrorocDaq/AutoDaqControl/PWR_ON_A_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.409     2.833    PWR_ON_DAC_OBUF
    W22                  OBUF (Prop_obuf_I_O)         1.300     4.133 r  PWR_ON_A_OBUF_inst/O
                         net (fo=0)                   0.000     4.133    PWR_ON_A
    W22                                                               r  PWR_ON_A (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.133    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             6.027ns  (arrival time - required time)
  Source:                 Microroc_u1/MicrorocDaq/SlaveDaqControl/RESET_B_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RESET_B
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 1.506ns (72.030%)  route 0.585ns (27.970%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.593     2.072    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X2Y70          FDPE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/RESET_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDPE (Prop_fdpe_C_Q)         0.164     2.236 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/RESET_B_reg/Q
                         net (fo=2, routed)           0.146     2.382    Microroc_u1/MicrorocDaq/AutoDaqControl/SlaveDaq_RESET_B
    SLICE_X0Y70          LUT3 (Prop_lut3_I2_O)        0.045     2.427 r  Microroc_u1/MicrorocDaq/AutoDaqControl/RESET_B_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.439     2.865    RESET_B_OBUF
    V20                  OBUF (Prop_obuf_I_O)         1.297     4.162 r  RESET_B_OBUF_inst/O
                         net (fo=0)                   0.000     4.162    RESET_B
    V20                                                               r  RESET_B (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.162    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.071ns  (arrival time - required time)
  Source:                 Microroc_u1/MicrorocDaq/AutoDaqControl/Start_Readout_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_READOUT1
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 1.493ns (70.097%)  route 0.637ns (29.903%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.598     2.077    Microroc_u1/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X0Y65          FDCE                                         r  Microroc_u1/MicrorocDaq/AutoDaqControl/Start_Readout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  Microroc_u1/MicrorocDaq/AutoDaqControl/Start_Readout_reg/Q
                         net (fo=3, routed)           0.255     2.473    Microroc_u1/MicrorocDaq/SlaveDaqControl/AutoDaq_StartReadout
    SLICE_X0Y70          LUT4 (Prop_lut4_I3_O)        0.045     2.518 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/START_READOUT1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.382     2.899    START_READOUT1_OBUF
    W19                  OBUF (Prop_obuf_I_O)         1.307     4.206 r  START_READOUT1_OBUF_inst/O
                         net (fo=0)                   0.000     4.206    START_READOUT1
    W19                                                               r  START_READOUT1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.206    
  -------------------------------------------------------------------
                         slack                                  6.071    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_320M
  To Clock:  pll_40

Setup :            1  Failing Endpoint ,  Worst Slack       -0.013ns,  Total Violation       -0.013ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.013ns  (required time - arrival time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (pll_40 rise@25.000ns - Clk_320M rise@18.750ns)
  Data Path Delay:        11.517ns  (logic 1.427ns (12.388%)  route 10.090ns (87.612%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 30.477 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 18.750 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     18.750    18.750 r  
                         input delay                  0.000    18.750    
    W16                                               0.000    18.750 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000    18.750    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         1.427    20.177 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)          10.090    30.267    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/OUT_TRIG2B[0]
    SLICE_X11Y51         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.278    30.477    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X11Y51         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/TriggerShift_reg[0]/C
                         clock pessimism              0.000    30.477    
                         clock uncertainty           -0.177    30.300    
    SLICE_X11Y51         FDPE (Setup_fdpe_C_D)       -0.047    30.253    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         30.253    
                         arrival time                         -30.267    
  -------------------------------------------------------------------
                         slack                                 -0.013    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 OUT_TRIG1B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (pll_40 rise@25.000ns - Clk_320M rise@18.750ns)
  Data Path Delay:        10.266ns  (logic 1.446ns (14.086%)  route 8.820ns (85.914%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 30.477 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 18.750 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     18.750    18.750 r  
                         input delay                  0.000    18.750    
    T20                                               0.000    18.750 r  OUT_TRIG1B (IN)
                         net (fo=0)                   0.000    18.750    OUT_TRIG1B
    T20                  IBUF (Prop_ibuf_I_O)         1.446    20.196 r  OUT_TRIG1B_IBUF_inst/O
                         net (fo=3, routed)           8.820    29.016    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/OUT_TRIG1B[0]
    SLICE_X11Y53         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.278    30.477    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X11Y53         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/TriggerShift_reg[0]/C
                         clock pessimism              0.000    30.477    
                         clock uncertainty           -0.177    30.300    
    SLICE_X11Y53         FDPE (Setup_fdpe_C_D)       -0.075    30.225    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         30.225    
                         arrival time                         -29.016    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 TrigSelect/InternalTrigger0_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/RazGenerator/TrigIn1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (pll_40 rise@25.000ns - Clk_320M rise@18.750ns)
  Data Path Delay:        6.756ns  (logic 0.538ns (7.963%)  route 6.218ns (92.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns = ( 30.470 - 25.000 ) 
    Source Clock Delay      (SCD):    3.178ns = ( 21.927 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     18.750    18.750 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000    18.750 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.714    20.464    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    20.545 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.383    21.927    TrigSelect/rst_n
    SLICE_X30Y53         FDCE                                         r  TrigSelect/InternalTrigger0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDCE (Prop_fdce_C_Q)         0.433    22.360 r  TrigSelect/InternalTrigger0_reg/Q
                         net (fo=2, routed)           6.218    28.578    TrigSelect/InternalTrigger0
    SLICE_X36Y53         LUT3 (Prop_lut3_I1_O)        0.105    28.683 r  TrigSelect/TrigOr/O
                         net (fo=1, routed)           0.000    28.683    Microroc_u1/RazGenerator/TrigIn
    SLICE_X36Y53         FDCE                                         r  Microroc_u1/RazGenerator/TrigIn1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.271    30.470    Microroc_u1/RazGenerator/Clk
    SLICE_X36Y53         FDCE                                         r  Microroc_u1/RazGenerator/TrigIn1_reg/C
                         clock pessimism              0.000    30.470    
                         clock uncertainty           -0.177    30.293    
    SLICE_X36Y53         FDCE (Setup_fdce_C_D)        0.030    30.323    Microroc_u1/RazGenerator/TrigIn1_reg
  -------------------------------------------------------------------
                         required time                         30.323    
                         arrival time                         -28.683    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/TestGemEfficiency/Trigger2/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (pll_40 rise@25.000ns - Clk_320M rise@18.750ns)
  Data Path Delay:        9.756ns  (logic 1.427ns (14.624%)  route 8.329ns (85.376%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 30.477 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 18.750 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     18.750    18.750 r  
                         input delay                  0.000    18.750    
    W16                                               0.000    18.750 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000    18.750    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         1.427    20.177 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           8.329    28.506    Microroc_Control/TestGemEfficiency/Trigger2/OUT_TRIG2B[0]
    SLICE_X15Y51         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger2/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.278    30.477    Microroc_Control/TestGemEfficiency/Trigger2/Clk
    SLICE_X15Y51         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger2/TriggerShift_reg[0]/C
                         clock pessimism              0.000    30.477    
                         clock uncertainty           -0.177    30.300    
    SLICE_X15Y51         FDPE (Setup_fdpe_C_D)       -0.047    30.253    Microroc_Control/TestGemEfficiency/Trigger2/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         30.253    
                         arrival time                         -28.506    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (pll_40 rise@25.000ns - Clk_320M rise@18.750ns)
  Data Path Delay:        9.119ns  (logic 1.416ns (15.527%)  route 7.703ns (84.473%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 30.477 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 18.750 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     18.750    18.750 r  
                         input delay                  0.000    18.750    
    T18                                               0.000    18.750 r  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000    18.750    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         1.416    20.166 r  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           7.703    27.869    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/OUT_TRIG0B[0]
    SLICE_X9Y53          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.278    30.477    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X9Y53          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/TriggerShift_reg[0]/C
                         clock pessimism              0.000    30.477    
                         clock uncertainty           -0.177    30.300    
    SLICE_X9Y53          FDPE (Setup_fdpe_C_D)       -0.047    30.253    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         30.253    
                         arrival time                         -27.869    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 TrigSelect/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (pll_40 rise@25.000ns - Clk_320M rise@18.750ns)
  Data Path Delay:        5.423ns  (logic 0.484ns (8.925%)  route 4.939ns (91.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.544ns = ( 30.544 - 25.000 ) 
    Source Clock Delay      (SCD):    3.183ns = ( 21.932 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     18.750    18.750 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000    18.750 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.714    20.464    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    20.545 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.388    21.932    TrigSelect/rst_n
    SLICE_X15Y57         FDCE                                         r  TrigSelect/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDCE (Prop_fdce_C_Q)         0.379    22.311 r  TrigSelect/TriggerExternal_reg/Q
                         net (fo=2, routed)           3.507    25.819    TrigSelect/ExternalTrigger
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.105    25.924 r  TrigSelect/AcqStart_r1_i_1/O
                         net (fo=27, routed)          1.431    27.355    Microroc_u1/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X7Y57          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.345    30.544    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X7Y57          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism              0.000    30.544    
                         clock uncertainty           -0.177    30.367    
    SLICE_X7Y57          FDCE (Setup_fdce_C_D)       -0.047    30.320    Microroc_u1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         30.320    
                         arrival time                         -27.355    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 OUT_TRIG1B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/TestGemEfficiency/Trigger1/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.250ns  (pll_40 rise@25.000ns - Clk_320M rise@18.750ns)
  Data Path Delay:        4.012ns  (logic 0.471ns (11.735%)  route 3.541ns (88.265%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 27.053 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 18.750 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     18.750    18.750 r  
                         input delay                  0.000    18.750    
    T20                                               0.000    18.750 r  OUT_TRIG1B (IN)
                         net (fo=0)                   0.000    18.750    OUT_TRIG1B
    T20                  IBUF (Prop_ibuf_I_O)         0.471    19.221 r  OUT_TRIG1B_IBUF_inst/O
                         net (fo=3, routed)           3.541    22.762    Microroc_Control/TestGemEfficiency/Trigger1/OUT_TRIG1B[0]
    SLICE_X15Y52         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger1/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.574    27.053    Microroc_Control/TestGemEfficiency/Trigger1/Clk
    SLICE_X15Y52         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger1/TriggerShift_reg[0]/C
                         clock pessimism              0.000    27.053    
                         clock uncertainty           -0.177    26.876    
    SLICE_X15Y52         FDPE (Setup_fdpe_C_D)       -0.014    26.862    Microroc_Control/TestGemEfficiency/Trigger1/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         26.862    
                         arrival time                         -22.762    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/TestGemEfficiency/Trigger0/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.250ns  (pll_40 rise@25.000ns - Clk_320M rise@18.750ns)
  Data Path Delay:        3.809ns  (logic 0.441ns (11.568%)  route 3.369ns (88.432%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.052ns = ( 27.052 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 18.750 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     18.750    18.750 r  
                         input delay                  0.000    18.750    
    T18                                               0.000    18.750 r  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000    18.750    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         0.441    19.191 r  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           3.369    22.559    Microroc_Control/TestGemEfficiency/Trigger0/OUT_TRIG0B[0]
    SLICE_X13Y55         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger0/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.573    27.052    Microroc_Control/TestGemEfficiency/Trigger0/Clk
    SLICE_X13Y55         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger0/TriggerShift_reg[0]/C
                         clock pessimism              0.000    27.052    
                         clock uncertainty           -0.177    26.875    
    SLICE_X13Y55         FDPE (Setup_fdpe_C_D)       -0.014    26.861    Microroc_Control/TestGemEfficiency/Trigger0/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         26.861    
                         arrival time                         -22.559    
  -------------------------------------------------------------------
                         slack                                  4.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/TestGemEfficiency/Trigger0/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 1.350ns (21.516%)  route 4.925ns (78.484%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           4.925     6.275    Microroc_Control/TestGemEfficiency/Trigger0/OUT_TRIG0B[0]
    SLICE_X13Y55         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger0/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.389     5.804    Microroc_Control/TestGemEfficiency/Trigger0/Clk
    SLICE_X13Y55         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger0/TriggerShift_reg[0]/C
                         clock pessimism              0.000     5.804    
                         clock uncertainty            0.177     5.981    
    SLICE_X13Y55         FDPE (Hold_fdpe_C_D)         0.158     6.139    Microroc_Control/TestGemEfficiency/Trigger0/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.139    
                         arrival time                           6.275    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 TrigSelect/InternalTrigger2_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/RazGenerator/TrigIn1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.209ns (11.526%)  route 1.604ns (88.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.569     1.242    TrigSelect/rst_n
    SLICE_X30Y53         FDCE                                         r  TrigSelect/InternalTrigger2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDCE (Prop_fdce_C_Q)         0.164     1.406 r  TrigSelect/InternalTrigger2_reg/Q
                         net (fo=2, routed)           1.604     3.011    TrigSelect/InternalTrigger2
    SLICE_X36Y53         LUT3 (Prop_lut3_I0_O)        0.045     3.056 r  TrigSelect/TrigOr/O
                         net (fo=1, routed)           0.000     3.056    Microroc_u1/RazGenerator/TrigIn
    SLICE_X36Y53         FDCE                                         r  Microroc_u1/RazGenerator/TrigIn1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.839     2.605    Microroc_u1/RazGenerator/Clk
    SLICE_X36Y53         FDCE                                         r  Microroc_u1/RazGenerator/TrigIn1_reg/C
                         clock pessimism              0.000     2.605    
                         clock uncertainty            0.177     2.781    
    SLICE_X36Y53         FDCE (Hold_fdce_C_D)         0.091     2.872    Microroc_u1/RazGenerator/TrigIn1_reg
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 OUT_TRIG1B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/TestGemEfficiency/Trigger1/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.380ns (21.229%)  route 5.120ns (78.771%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T20                                               0.000     0.000 r  OUT_TRIG1B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG1B
    T20                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  OUT_TRIG1B_IBUF_inst/O
                         net (fo=3, routed)           5.120     6.500    Microroc_Control/TestGemEfficiency/Trigger1/OUT_TRIG1B[0]
    SLICE_X15Y52         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger1/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.389     5.804    Microroc_Control/TestGemEfficiency/Trigger1/Clk
    SLICE_X15Y52         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger1/TriggerShift_reg[0]/C
                         clock pessimism              0.000     5.804    
                         clock uncertainty            0.177     5.981    
    SLICE_X15Y52         FDPE (Hold_fdpe_C_D)         0.158     6.139    Microroc_Control/TestGemEfficiency/Trigger1/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.139    
                         arrival time                           6.500    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.253ns (6.381%)  route 3.708ns (93.619%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           3.708     3.961    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/OUT_TRIG0B[0]
    SLICE_X9Y53          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.844     2.610    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X9Y53          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/TriggerShift_reg[0]/C
                         clock pessimism              0.000     2.610    
                         clock uncertainty            0.177     2.786    
    SLICE_X9Y53          FDPE (Hold_fdpe_C_D)         0.070     2.856    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           3.961    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 TrigSelect/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.186ns (6.497%)  route 2.677ns (93.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.572     1.245    TrigSelect/rst_n
    SLICE_X15Y57         FDCE                                         r  TrigSelect/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDCE (Prop_fdce_C_Q)         0.141     1.386 r  TrigSelect/TriggerExternal_reg/Q
                         net (fo=2, routed)           1.750     3.137    TrigSelect/ExternalTrigger
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.045     3.182 r  TrigSelect/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.926     4.108    Microroc_u1/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X7Y57          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.871     2.637    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X7Y57          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism              0.000     2.637    
                         clock uncertainty            0.177     2.813    
    SLICE_X7Y57          FDCE (Hold_fdce_C_D)         0.070     2.883    Microroc_u1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                           4.108    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/TestGemEfficiency/Trigger2/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 0.263ns (6.192%)  route 3.989ns (93.808%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    W16                                               0.000     0.000 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           3.989     4.252    Microroc_Control/TestGemEfficiency/Trigger2/OUT_TRIG2B[0]
    SLICE_X15Y51         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger2/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.845     2.611    Microroc_Control/TestGemEfficiency/Trigger2/Clk
    SLICE_X15Y51         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger2/TriggerShift_reg[0]/C
                         clock pessimism              0.000     2.611    
                         clock uncertainty            0.177     2.787    
    SLICE_X15Y51         FDPE (Hold_fdpe_C_D)         0.070     2.857    Microroc_Control/TestGemEfficiency/Trigger2/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.857    
                         arrival time                           4.252    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.787ns  (arrival time - required time)
  Source:                 OUT_TRIG1B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 0.283ns (6.117%)  route 4.337ns (93.883%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T20                                               0.000     0.000 r  OUT_TRIG1B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG1B
    T20                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  OUT_TRIG1B_IBUF_inst/O
                         net (fo=3, routed)           4.337     4.620    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/OUT_TRIG1B[0]
    SLICE_X11Y53         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.844     2.610    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X11Y53         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/TriggerShift_reg[0]/C
                         clock pessimism              0.000     2.610    
                         clock uncertainty            0.177     2.786    
    SLICE_X11Y53         FDPE (Hold_fdpe_C_D)         0.046     2.832    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           4.620    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             2.440ns  (arrival time - required time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 0.263ns (4.971%)  route 5.034ns (95.029%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    W16                                               0.000     0.000 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           5.034     5.297    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/OUT_TRIG2B[0]
    SLICE_X11Y51         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.845     2.611    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X11Y51         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/TriggerShift_reg[0]/C
                         clock pessimism              0.000     2.611    
                         clock uncertainty            0.177     2.787    
    SLICE_X11Y51         FDPE (Hold_fdpe_C_D)         0.070     2.857    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.857    
                         arrival time                           5.297    
  -------------------------------------------------------------------
                         slack                                  2.440    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_40M
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack        6.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.805ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 END_READOUT2
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.907ns (31.649%)  route 1.959ns (68.351%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 27.073 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W11                                               0.000    18.000 f  END_READOUT2 (IN)
                         net (fo=0)                   0.000    18.000    END_READOUT2
    W11                  IBUF (Prop_ibuf_I_O)         0.504    18.504 f  END_READOUT2_IBUF_inst/O
                         net (fo=3, routed)           1.097    19.601    Microroc_u1/MicrorocDaq/SlaveDaqControl/END_READOUT2_IBUF
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.057    19.658 f  Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_i_4/O
                         net (fo=3, routed)           0.359    20.017    Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaq_EndReadout
    SLICE_X8Y67          LUT6 (Prop_lut6_I5_O)        0.134    20.151 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[0]_i_6/O
                         net (fo=1, routed)           0.000    20.151    Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[0]_i_6_n_0
    SLICE_X8Y67          MUXF7 (Prop_muxf7_I0_O)      0.078    20.229 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[0]_i_5/O
                         net (fo=1, routed)           0.502    20.731    Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[0]_i_5_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.134    20.865 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[0]_i_1__3/O
                         net (fo=1, routed)           0.000    20.865    Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[0]_i_1__3_n_0
    SLICE_X0Y80          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.594    27.073    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X0Y80          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[0]/C
                         clock pessimism              0.000    27.073    
                         clock uncertainty           -0.135    26.938    
    SLICE_X0Y80          FDCE (Setup_fdce_C_D)        0.013    26.951    Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[0]
  -------------------------------------------------------------------
                         required time                         26.951    
                         arrival time                         -20.865    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.478ns  (required time - arrival time)
  Source:                 END_READOUT2
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.911ns (36.510%)  route 1.584ns (63.491%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 27.073 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W11                                               0.000    18.000 r  END_READOUT2 (IN)
                         net (fo=0)                   0.000    18.000    END_READOUT2
    W11                  IBUF (Prop_ibuf_I_O)         0.504    18.504 r  END_READOUT2_IBUF_inst/O
                         net (fo=3, routed)           1.097    19.601    Microroc_u1/MicrorocDaq/SlaveDaqControl/END_READOUT2_IBUF
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.057    19.658 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_i_4/O
                         net (fo=3, routed)           0.151    19.809    Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaq_EndReadout
    SLICE_X4Y69          LUT5 (Prop_lut5_I2_O)        0.134    19.943 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[1]_i_7/O
                         net (fo=1, routed)           0.000    19.943    Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[1]_i_7_n_0
    SLICE_X4Y69          MUXF7 (Prop_muxf7_I1_O)      0.081    20.024 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]_i_3/O
                         net (fo=1, routed)           0.336    20.360    Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]_i_3_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I3_O)        0.135    20.495 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.495    Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[1]_i_1__3_n_0
    SLICE_X2Y80          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.594    27.073    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X2Y80          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]/C
                         clock pessimism              0.000    27.073    
                         clock uncertainty           -0.135    26.938    
    SLICE_X2Y80          FDCE (Setup_fdce_C_D)        0.035    26.973    Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]
  -------------------------------------------------------------------
                         required time                         26.973    
                         arrival time                         -20.495    
  -------------------------------------------------------------------
                         slack                                  6.478    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 END_READOUT2
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.751ns (32.655%)  route 1.549ns (67.345%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 27.074 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W11                                               0.000    18.000 r  END_READOUT2 (IN)
                         net (fo=0)                   0.000    18.000    END_READOUT2
    W11                  IBUF (Prop_ibuf_I_O)         0.504    18.504 r  END_READOUT2_IBUF_inst/O
                         net (fo=3, routed)           1.097    19.601    Microroc_u1/MicrorocDaq/SlaveDaqControl/END_READOUT2_IBUF
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.057    19.658 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_i_4/O
                         net (fo=3, routed)           0.143    19.801    Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaq_EndReadout
    SLICE_X2Y68          LUT4 (Prop_lut4_I0_O)        0.134    19.935 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_i_3/O
                         net (fo=1, routed)           0.308    20.243    Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_i_3_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I4_O)        0.056    20.299 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_i_1/O
                         net (fo=1, routed)           0.000    20.299    Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_i_1_n_0
    SLICE_X0Y68          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.595    27.074    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X0Y68          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_reg/C
                         clock pessimism              0.000    27.074    
                         clock uncertainty           -0.135    26.939    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.014    26.953    Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_reg
  -------------------------------------------------------------------
                         required time                         26.953    
                         arrival time                         -20.299    
  -------------------------------------------------------------------
                         slack                                  6.653    

Slack (MET) :             7.295ns  (required time - arrival time)
  Source:                 END_READOUT2
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/AutoDaqControl/End_Readout_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.560ns (33.790%)  route 1.097ns (66.210%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 27.074 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W11                                               0.000    18.000 r  END_READOUT2 (IN)
                         net (fo=0)                   0.000    18.000    END_READOUT2
    W11                  IBUF (Prop_ibuf_I_O)         0.504    18.504 r  END_READOUT2_IBUF_inst/O
                         net (fo=3, routed)           1.097    19.601    Microroc_u1/MicrorocDaq/AutoDaqControl/END_READOUT2_IBUF
    SLICE_X0Y68          LUT4 (Prop_lut4_I1_O)        0.056    19.657 r  Microroc_u1/MicrorocDaq/AutoDaqControl/End_Readout_sync1_i_1/O
                         net (fo=1, routed)           0.000    19.657    Microroc_u1/MicrorocDaq/AutoDaqControl/AutoDaq_EndReadout
    SLICE_X0Y68          FDCE                                         r  Microroc_u1/MicrorocDaq/AutoDaqControl/End_Readout_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.595    27.074    Microroc_u1/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X0Y68          FDCE                                         r  Microroc_u1/MicrorocDaq/AutoDaqControl/End_Readout_sync1_reg/C
                         clock pessimism              0.000    27.074    
                         clock uncertainty           -0.135    26.939    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.013    26.952    Microroc_u1/MicrorocDaq/AutoDaqControl/End_Readout_sync1_reg
  -------------------------------------------------------------------
                         required time                         26.952    
                         arrival time                         -19.657    
  -------------------------------------------------------------------
                         slack                                  7.295    

Slack (MET) :             7.562ns  (required time - arrival time)
  Source:                 CHIPSATB
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/ChipSatB_r1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.562ns (40.475%)  route 0.827ns (59.525%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 27.073 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    Y21                                               0.000    18.000 r  CHIPSATB (IN)
                         net (fo=0)                   0.000    18.000    CHIPSATB
    Y21                  IBUF (Prop_ibuf_I_O)         0.506    18.506 r  CHIPSATB_IBUF_inst/O
                         net (fo=2, routed)           0.827    19.333    Microroc_u1/MicrorocDaq/SlaveDaqControl/CHIPSATB_IBUF
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.056    19.389 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/ChipSatB_r1_i_1/O
                         net (fo=1, routed)           0.000    19.389    Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaq_CHIPSATB
    SLICE_X0Y69          FDPE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/ChipSatB_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.594    27.073    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X0Y69          FDPE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/ChipSatB_r1_reg/C
                         clock pessimism              0.000    27.073    
                         clock uncertainty           -0.135    26.938    
    SLICE_X0Y69          FDPE (Setup_fdpe_C_D)        0.013    26.951    Microroc_u1/MicrorocDaq/SlaveDaqControl/ChipSatB_r1_reg
  -------------------------------------------------------------------
                         required time                         26.951    
                         arrival time                         -19.389    
  -------------------------------------------------------------------
                         slack                                  7.562    

Slack (MET) :             7.586ns  (required time - arrival time)
  Source:                 TRANSMITON2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.559ns (40.245%)  route 0.831ns (59.755%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.076ns = ( 27.076 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W20                                               0.000    18.000 r  TRANSMITON2B (IN)
                         net (fo=0)                   0.000    18.000    TRANSMITON2B
    W20                  IBUF (Prop_ibuf_I_O)         0.505    18.505 r  TRANSMITON2B_IBUF_inst/O
                         net (fo=1, routed)           0.831    19.336    Microroc_u1/RAM_Read/TRANSMITON2B_IBUF
    SLICE_X0Y66          LUT3 (Prop_lut3_I2_O)        0.054    19.390 r  Microroc_u1/RAM_Read/TransmitOn_reg_i_1/O
                         net (fo=1, routed)           0.000    19.390    Microroc_u1/RAM_Read/TransmitOn
    SLICE_X0Y66          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.597    27.076    Microroc_u1/RAM_Read/Clk
    SLICE_X0Y66          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/C
                         clock pessimism              0.000    27.076    
                         clock uncertainty           -0.135    26.941    
    SLICE_X0Y66          FDPE (Setup_fdpe_C_D)        0.036    26.977    Microroc_u1/RAM_Read/TransmitOn_reg_reg
  -------------------------------------------------------------------
                         required time                         26.977    
                         arrival time                         -19.390    
  -------------------------------------------------------------------
                         slack                                  7.586    

Slack (MET) :             7.698ns  (required time - arrival time)
  Source:                 CHIPSATB
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/AutoDaqControl/Chipsatb_sync1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.558ns (43.984%)  route 0.711ns (56.016%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 27.072 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    Y21                                               0.000    18.000 r  CHIPSATB (IN)
                         net (fo=0)                   0.000    18.000    CHIPSATB
    Y21                  IBUF (Prop_ibuf_I_O)         0.506    18.506 r  CHIPSATB_IBUF_inst/O
                         net (fo=2, routed)           0.711    19.217    Microroc_u1/MicrorocDaq/AutoDaqControl/CHIPSATB_IBUF
    SLICE_X0Y70          LUT2 (Prop_lut2_I0_O)        0.052    19.269 r  Microroc_u1/MicrorocDaq/AutoDaqControl/Chipsatb_sync1_i_1/O
                         net (fo=1, routed)           0.000    19.269    Microroc_u1/MicrorocDaq/AutoDaqControl/AutoDaq_CHIPSATB
    SLICE_X0Y70          FDPE                                         r  Microroc_u1/MicrorocDaq/AutoDaqControl/Chipsatb_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.593    27.072    Microroc_u1/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X0Y70          FDPE                                         r  Microroc_u1/MicrorocDaq/AutoDaqControl/Chipsatb_sync1_reg/C
                         clock pessimism              0.000    27.072    
                         clock uncertainty           -0.135    26.937    
    SLICE_X0Y70          FDPE (Setup_fdpe_C_D)        0.030    26.967    Microroc_u1/MicrorocDaq/AutoDaqControl/Chipsatb_sync1_reg
  -------------------------------------------------------------------
                         required time                         26.967    
                         arrival time                         -19.269    
  -------------------------------------------------------------------
                         slack                                  7.698    

Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 ADC_DATA[11]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.514ns (42.970%)  route 0.682ns (57.030%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.147ns = ( 27.147 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    AA11                                              0.000    18.000 r  ADC_DATA[11] (IN)
                         net (fo=0)                   0.000    18.000    ADC_DATA[11]
    AA11                 IBUF (Prop_ibuf_I_O)         0.514    18.514 r  ADC_DATA_IBUF[11]_inst/O
                         net (fo=1, routed)           0.682    19.195    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][11]
    SLICE_X6Y49          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.668    27.147    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X6Y49          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[11]/C
                         clock pessimism              0.000    27.147    
                         clock uncertainty           -0.135    27.012    
    SLICE_X6Y49          FDCE (Setup_fdce_C_D)       -0.051    26.961    Microroc_Control/AD9220/Ad9220Control/data_reg[11]
  -------------------------------------------------------------------
                         required time                         26.961    
                         arrival time                         -19.195    
  -------------------------------------------------------------------
                         slack                                  7.766    

Slack (MET) :             7.781ns  (required time - arrival time)
  Source:                 ADC_DATA[0]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.501ns (42.192%)  route 0.687ns (57.808%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.147ns = ( 27.147 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    AA18                                              0.000    18.000 r  ADC_DATA[0] (IN)
                         net (fo=0)                   0.000    18.000    ADC_DATA[0]
    AA18                 IBUF (Prop_ibuf_I_O)         0.501    18.501 r  ADC_DATA_IBUF[0]_inst/O
                         net (fo=1, routed)           0.687    19.188    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][0]
    SLICE_X6Y49          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.668    27.147    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X6Y49          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[0]/C
                         clock pessimism              0.000    27.147    
                         clock uncertainty           -0.135    27.012    
    SLICE_X6Y49          FDCE (Setup_fdce_C_D)       -0.043    26.969    Microroc_Control/AD9220/Ad9220Control/data_reg[0]
  -------------------------------------------------------------------
                         required time                         26.969    
                         arrival time                         -19.188    
  -------------------------------------------------------------------
                         slack                                  7.781    

Slack (MET) :             7.785ns  (required time - arrival time)
  Source:                 DOUT1B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/Dout_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.535ns (45.732%)  route 0.635ns (54.268%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.076ns = ( 27.076 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    U18                                               0.000    18.000 r  DOUT1B (IN)
                         net (fo=0)                   0.000    18.000    DOUT1B
    U18                  IBUF (Prop_ibuf_I_O)         0.479    18.479 r  DOUT1B_IBUF_inst/O
                         net (fo=1, routed)           0.635    19.114    Microroc_u1/RAM_Read/DOUT1B_IBUF
    SLICE_X0Y66          LUT3 (Prop_lut3_I0_O)        0.056    19.170 r  Microroc_u1/RAM_Read/Dout_reg_i_1/O
                         net (fo=1, routed)           0.000    19.170    Microroc_u1/RAM_Read/Dout
    SLICE_X0Y66          FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.597    27.076    Microroc_u1/RAM_Read/Clk
    SLICE_X0Y66          FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/C
                         clock pessimism              0.000    27.076    
                         clock uncertainty           -0.135    26.941    
    SLICE_X0Y66          FDPE (Setup_fdpe_C_D)        0.014    26.955    Microroc_u1/RAM_Read/Dout_reg_reg
  -------------------------------------------------------------------
                         required time                         26.955    
                         arrival time                         -19.170    
  -------------------------------------------------------------------
                         slack                                  7.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.805ns  (arrival time - required time)
  Source:                 ADC_DATA[3]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 1.403ns (66.327%)  route 0.712ns (33.673%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        6.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AA16                                              0.000    12.000 r  ADC_DATA[3] (IN)
                         net (fo=0)                   0.000    12.000    ADC_DATA[3]
    AA16                 IBUF (Prop_ibuf_I_O)         1.403    13.403 r  ADC_DATA_IBUF[3]_inst/O
                         net (fo=1, routed)           0.712    14.115    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][3]
    SLICE_X5Y47          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.601     6.017    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X5Y47          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[3]/C
                         clock pessimism              0.000     6.017    
                         clock uncertainty            0.135     6.152    
    SLICE_X5Y47          FDCE (Hold_fdce_C_D)         0.158     6.310    Microroc_Control/AD9220/Ad9220Control/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.310    
                         arrival time                          14.115    
  -------------------------------------------------------------------
                         slack                                  7.805    

Slack (MET) :             7.814ns  (arrival time - required time)
  Source:                 ADC_DATA[4]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 1.413ns (66.428%)  route 0.714ns (33.572%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        6.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AB16                                              0.000    12.000 r  ADC_DATA[4] (IN)
                         net (fo=0)                   0.000    12.000    ADC_DATA[4]
    AB16                 IBUF (Prop_ibuf_I_O)         1.413    13.413 r  ADC_DATA_IBUF[4]_inst/O
                         net (fo=1, routed)           0.714    14.128    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][4]
    SLICE_X5Y46          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.601     6.017    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X5Y46          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[4]/C
                         clock pessimism              0.000     6.017    
                         clock uncertainty            0.135     6.152    
    SLICE_X5Y46          FDCE (Hold_fdce_C_D)         0.162     6.314    Microroc_Control/AD9220/Ad9220Control/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.314    
                         arrival time                          14.128    
  -------------------------------------------------------------------
                         slack                                  7.814    

Slack (MET) :             7.920ns  (arrival time - required time)
  Source:                 ADC_DATA[6]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 1.408ns (61.893%)  route 0.867ns (38.107%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        6.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AB15                                              0.000    12.000 r  ADC_DATA[6] (IN)
                         net (fo=0)                   0.000    12.000    ADC_DATA[6]
    AB15                 IBUF (Prop_ibuf_I_O)         1.408    13.408 r  ADC_DATA_IBUF[6]_inst/O
                         net (fo=1, routed)           0.867    14.276    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][6]
    SLICE_X6Y49          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.601     6.017    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X6Y49          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[6]/C
                         clock pessimism              0.000     6.017    
                         clock uncertainty            0.135     6.152    
    SLICE_X6Y49          FDCE (Hold_fdce_C_D)         0.204     6.356    Microroc_Control/AD9220/Ad9220Control/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.356    
                         arrival time                          14.276    
  -------------------------------------------------------------------
                         slack                                  7.920    

Slack (MET) :             7.935ns  (arrival time - required time)
  Source:                 ADC_DATA[7]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.409ns (62.622%)  route 0.841ns (37.378%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        6.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AA14                                              0.000    12.000 r  ADC_DATA[7] (IN)
                         net (fo=0)                   0.000    12.000    ADC_DATA[7]
    AA14                 IBUF (Prop_ibuf_I_O)         1.409    13.409 r  ADC_DATA_IBUF[7]_inst/O
                         net (fo=1, routed)           0.841    14.250    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][7]
    SLICE_X5Y46          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.601     6.017    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X5Y46          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[7]/C
                         clock pessimism              0.000     6.017    
                         clock uncertainty            0.135     6.152    
    SLICE_X5Y46          FDCE (Hold_fdce_C_D)         0.164     6.316    Microroc_Control/AD9220/Ad9220Control/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.316    
                         arrival time                          14.250    
  -------------------------------------------------------------------
                         slack                                  7.935    

Slack (MET) :             7.938ns  (arrival time - required time)
  Source:                 ADC_DATA[2]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 1.404ns (63.209%)  route 0.817ns (36.791%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        6.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AB17                                              0.000    12.000 r  ADC_DATA[2] (IN)
                         net (fo=0)                   0.000    12.000    ADC_DATA[2]
    AB17                 IBUF (Prop_ibuf_I_O)         1.404    13.404 r  ADC_DATA_IBUF[2]_inst/O
                         net (fo=1, routed)           0.817    14.222    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][2]
    SLICE_X5Y46          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.601     6.017    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X5Y46          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[2]/C
                         clock pessimism              0.000     6.017    
                         clock uncertainty            0.135     6.152    
    SLICE_X5Y46          FDCE (Hold_fdce_C_D)         0.132     6.284    Microroc_Control/AD9220/Ad9220Control/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.284    
                         arrival time                          14.222    
  -------------------------------------------------------------------
                         slack                                  7.938    

Slack (MET) :             7.940ns  (arrival time - required time)
  Source:                 ADC_DATA[5]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 1.412ns (63.050%)  route 0.828ns (36.950%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        6.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AA15                                              0.000    12.000 r  ADC_DATA[5] (IN)
                         net (fo=0)                   0.000    12.000    ADC_DATA[5]
    AA15                 IBUF (Prop_ibuf_I_O)         1.412    13.412 r  ADC_DATA_IBUF[5]_inst/O
                         net (fo=1, routed)           0.828    14.240    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][5]
    SLICE_X5Y47          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.601     6.017    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X5Y47          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[5]/C
                         clock pessimism              0.000     6.017    
                         clock uncertainty            0.135     6.152    
    SLICE_X5Y47          FDCE (Hold_fdce_C_D)         0.148     6.300    Microroc_Control/AD9220/Ad9220Control/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.300    
                         arrival time                          14.240    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             7.948ns  (arrival time - required time)
  Source:                 ADC_DATA[8]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 1.430ns (63.687%)  route 0.816ns (36.313%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        6.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AA13                                              0.000    12.000 r  ADC_DATA[8] (IN)
                         net (fo=0)                   0.000    12.000    ADC_DATA[8]
    AA13                 IBUF (Prop_ibuf_I_O)         1.430    13.430 r  ADC_DATA_IBUF[8]_inst/O
                         net (fo=1, routed)           0.816    14.246    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][8]
    SLICE_X5Y46          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.601     6.017    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X5Y46          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[8]/C
                         clock pessimism              0.000     6.017    
                         clock uncertainty            0.135     6.152    
    SLICE_X5Y46          FDCE (Hold_fdce_C_D)         0.146     6.298    Microroc_Control/AD9220/Ad9220Control/data_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.298    
                         arrival time                          14.246    
  -------------------------------------------------------------------
                         slack                                  7.948    

Slack (MET) :             7.964ns  (arrival time - required time)
  Source:                 ADC_DATA[9]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 1.438ns (63.122%)  route 0.840ns (36.878%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        6.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AB13                                              0.000    12.000 r  ADC_DATA[9] (IN)
                         net (fo=0)                   0.000    12.000    ADC_DATA[9]
    AB13                 IBUF (Prop_ibuf_I_O)         1.438    13.438 r  ADC_DATA_IBUF[9]_inst/O
                         net (fo=1, routed)           0.840    14.278    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][9]
    SLICE_X5Y47          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.601     6.017    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X5Y47          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[9]/C
                         clock pessimism              0.000     6.017    
                         clock uncertainty            0.135     6.152    
    SLICE_X5Y47          FDCE (Hold_fdce_C_D)         0.162     6.314    Microroc_Control/AD9220/Ad9220Control/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.314    
                         arrival time                          14.278    
  -------------------------------------------------------------------
                         slack                                  7.964    

Slack (MET) :             8.036ns  (arrival time - required time)
  Source:                 DOUT2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/Dout_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 1.484ns (65.717%)  route 0.774ns (34.283%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    W17                                               0.000    12.000 r  DOUT2B (IN)
                         net (fo=0)                   0.000    12.000    DOUT2B
    W17                  IBUF (Prop_ibuf_I_O)         1.400    13.400 r  DOUT2B_IBUF_inst/O
                         net (fo=1, routed)           0.774    14.174    Microroc_u1/RAM_Read/DOUT2B_IBUF
    SLICE_X0Y66          LUT3 (Prop_lut3_I2_O)        0.084    14.258 r  Microroc_u1/RAM_Read/Dout_reg_i_1/O
                         net (fo=1, routed)           0.000    14.258    Microroc_u1/RAM_Read/Dout
    SLICE_X0Y66          FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.449     5.864    Microroc_u1/RAM_Read/Clk
    SLICE_X0Y66          FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/C
                         clock pessimism              0.000     5.864    
                         clock uncertainty            0.135     6.000    
    SLICE_X0Y66          FDPE (Hold_fdpe_C_D)         0.223     6.223    Microroc_u1/RAM_Read/Dout_reg_reg
  -------------------------------------------------------------------
                         required time                         -6.223    
                         arrival time                          14.258    
  -------------------------------------------------------------------
                         slack                                  8.036    

Slack (MET) :             8.054ns  (arrival time - required time)
  Source:                 TRANSMITON1B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 1.491ns (65.099%)  route 0.799ns (34.901%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    V18                                               0.000    12.000 r  TRANSMITON1B (IN)
                         net (fo=0)                   0.000    12.000    TRANSMITON1B
    V18                  IBUF (Prop_ibuf_I_O)         1.405    13.405 r  TRANSMITON1B_IBUF_inst/O
                         net (fo=1, routed)           0.799    14.204    Microroc_u1/RAM_Read/TRANSMITON1B_IBUF
    SLICE_X0Y66          LUT3 (Prop_lut3_I0_O)        0.086    14.290 r  Microroc_u1/RAM_Read/TransmitOn_reg_i_1/O
                         net (fo=1, routed)           0.000    14.290    Microroc_u1/RAM_Read/TransmitOn
    SLICE_X0Y66          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.449     5.864    Microroc_u1/RAM_Read/Clk
    SLICE_X0Y66          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/C
                         clock pessimism              0.000     5.864    
                         clock uncertainty            0.135     6.000    
    SLICE_X0Y66          FDPE (Hold_fdpe_C_D)         0.237     6.237    Microroc_u1/RAM_Read/TransmitOn_reg_reg
  -------------------------------------------------------------------
                         required time                         -6.237    
                         arrival time                          14.290    
  -------------------------------------------------------------------
                         slack                                  8.054    





---------------------------------------------------------------------------------------------------
From Clock:  pll_5
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack       20.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.555ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.643ns (16.595%)  route 3.232ns (83.405%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.604ns = ( 30.604 - 25.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.529     5.945    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y37         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.433     6.378 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.703     8.080    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.105     8.185 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          0.736     8.921    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.105     9.026 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.793     9.819    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X43Y44         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.405    30.604    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X43Y44         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[4]/C
                         clock pessimism              0.132    30.736    
                         clock uncertainty           -0.194    30.542    
    SLICE_X43Y44         FDCE (Setup_fdce_C_CE)      -0.168    30.374    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[4]
  -------------------------------------------------------------------
                         required time                         30.374    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 20.555    

Slack (MET) :             20.663ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.643ns (17.070%)  route 3.124ns (82.930%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.604ns = ( 30.604 - 25.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.529     5.945    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y37         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.433     6.378 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.703     8.080    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.105     8.185 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          0.736     8.921    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.105     9.026 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.686     9.711    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X43Y45         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.405    30.604    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X43Y45         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[5]/C
                         clock pessimism              0.132    30.736    
                         clock uncertainty           -0.194    30.542    
    SLICE_X43Y45         FDCE (Setup_fdce_C_CE)      -0.168    30.374    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[5]
  -------------------------------------------------------------------
                         required time                         30.374    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                 20.663    

Slack (MET) :             20.663ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.643ns (17.070%)  route 3.124ns (82.930%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.604ns = ( 30.604 - 25.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.529     5.945    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y37         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.433     6.378 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.703     8.080    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.105     8.185 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          0.736     8.921    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.105     9.026 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.686     9.711    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X43Y45         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.405    30.604    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X43Y45         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[6]/C
                         clock pessimism              0.132    30.736    
                         clock uncertainty           -0.194    30.542    
    SLICE_X43Y45         FDCE (Setup_fdce_C_CE)      -0.168    30.374    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[6]
  -------------------------------------------------------------------
                         required time                         30.374    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                 20.663    

Slack (MET) :             20.697ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.643ns (17.083%)  route 3.121ns (82.917%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.603ns = ( 30.603 - 25.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.529     5.945    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y37         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.433     6.378 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.703     8.080    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.105     8.185 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          0.736     8.921    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.105     9.026 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.683     9.709    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X46Y44         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.404    30.603    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X46Y44         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[1]/C
                         clock pessimism              0.132    30.735    
                         clock uncertainty           -0.194    30.541    
    SLICE_X46Y44         FDCE (Setup_fdce_C_CE)      -0.136    30.405    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[1]
  -------------------------------------------------------------------
                         required time                         30.405    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                 20.697    

Slack (MET) :             20.697ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.643ns (17.083%)  route 3.121ns (82.917%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.603ns = ( 30.603 - 25.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.529     5.945    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y37         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.433     6.378 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.703     8.080    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.105     8.185 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          0.736     8.921    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.105     9.026 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.683     9.709    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X46Y44         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.404    30.603    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X46Y44         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[2]/C
                         clock pessimism              0.132    30.735    
                         clock uncertainty           -0.194    30.541    
    SLICE_X46Y44         FDCE (Setup_fdce_C_CE)      -0.136    30.405    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[2]
  -------------------------------------------------------------------
                         required time                         30.405    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                 20.697    

Slack (MET) :             20.697ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.643ns (17.083%)  route 3.121ns (82.917%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.603ns = ( 30.603 - 25.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.529     5.945    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y37         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.433     6.378 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.703     8.080    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.105     8.185 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          0.736     8.921    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.105     9.026 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.683     9.709    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X46Y44         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.404    30.603    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X46Y44         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[3]/C
                         clock pessimism              0.132    30.735    
                         clock uncertainty           -0.194    30.541    
    SLICE_X46Y44         FDCE (Setup_fdce_C_CE)      -0.136    30.405    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[3]
  -------------------------------------------------------------------
                         required time                         30.405    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                 20.697    

Slack (MET) :             20.697ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.643ns (17.083%)  route 3.121ns (82.917%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.603ns = ( 30.603 - 25.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.529     5.945    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y37         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.433     6.378 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.703     8.080    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.105     8.185 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          0.736     8.921    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.105     9.026 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.683     9.709    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X46Y44         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.404    30.603    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X46Y44         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[7]/C
                         clock pessimism              0.132    30.735    
                         clock uncertainty           -0.194    30.541    
    SLICE_X46Y44         FDCE (Setup_fdce_C_CE)      -0.136    30.405    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[7]
  -------------------------------------------------------------------
                         required time                         30.405    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                 20.697    

Slack (MET) :             20.790ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.643ns (17.665%)  route 2.997ns (82.335%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.604ns = ( 30.604 - 25.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.529     5.945    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y37         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.433     6.378 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.703     8.080    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.105     8.185 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          0.736     8.921    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.105     9.026 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.559     9.585    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X43Y46         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.405    30.604    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X43Y46         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[10]/C
                         clock pessimism              0.132    30.736    
                         clock uncertainty           -0.194    30.542    
    SLICE_X43Y46         FDCE (Setup_fdce_C_CE)      -0.168    30.374    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[10]
  -------------------------------------------------------------------
                         required time                         30.374    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                 20.790    

Slack (MET) :             20.790ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.643ns (17.665%)  route 2.997ns (82.335%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.604ns = ( 30.604 - 25.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.529     5.945    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y37         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.433     6.378 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.703     8.080    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.105     8.185 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          0.736     8.921    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.105     9.026 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.559     9.585    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X43Y46         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.405    30.604    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X43Y46         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[9]/C
                         clock pessimism              0.132    30.736    
                         clock uncertainty           -0.194    30.542    
    SLICE_X43Y46         FDCE (Setup_fdce_C_CE)      -0.168    30.374    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[9]
  -------------------------------------------------------------------
                         required time                         30.374    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                 20.790    

Slack (MET) :             20.792ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.643ns (17.676%)  route 2.995ns (82.324%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.604ns = ( 30.604 - 25.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.529     5.945    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y37         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.433     6.378 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.703     8.080    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.105     8.185 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          0.736     8.921    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.105     9.026 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.556     9.582    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X43Y47         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.405    30.604    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X43Y47         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[13]/C
                         clock pessimism              0.132    30.736    
                         clock uncertainty           -0.194    30.542    
    SLICE_X43Y47         FDCE (Setup_fdce_C_CE)      -0.168    30.374    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[13]
  -------------------------------------------------------------------
                         required time                         30.374    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                 20.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.437%)  route 0.643ns (77.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.637     2.116    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X33Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.141     2.257 r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.643     2.900    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk_1K_reg
    SLICE_X13Y48         LUT3 (Prop_lut3_I2_O)        0.045     2.945 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=1, routed)           0.000     2.945    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_Gen
    SLICE_X13Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.915     2.681    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X13Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/C
                         clock pessimism             -0.231     2.449    
                         clock uncertainty            0.194     2.643    
    SLICE_X13Y48         FDCE (Hold_fdce_C_D)         0.091     2.734    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.734    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.254ns (25.882%)  route 0.727ns (74.118%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.636     2.115    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y37         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.164     2.279 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          0.500     2.780    Microroc_Control/Microroc_SCurveTest/SC_test_control/ConfigDoneDebug
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.045     2.825 f  Microroc_Control/Microroc_SCurveTest/SC_test_control/State[0]_i_3/O
                         net (fo=1, routed)           0.227     3.052    Microroc_Control/Microroc_SCurveTest/SC_test_control/State[0]_i_3_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.045     3.097 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/State[0]_i_1/O
                         net (fo=1, routed)           0.000     3.097    Microroc_Control/Microroc_SCurveTest/SC_test_control/State[0]_i_1_n_0
    SLICE_X36Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.909     2.675    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X36Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/State_reg[0]/C
                         clock pessimism             -0.231     2.443    
                         clock uncertainty            0.194     2.637    
    SLICE_X36Y43         FDCE (Hold_fdce_C_D)         0.091     2.728    Microroc_Control/Microroc_SCurveTest/SC_test_control/State_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           3.097    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.164ns (17.837%)  route 0.755ns (82.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.636     2.115    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y37         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.164     2.279 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          0.755     3.035    u_ila_0/inst/ila_core_inst/probe4[0]
    SLICE_X8Y75          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.828     2.594    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y75          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
                         clock pessimism             -0.231     2.362    
                         clock uncertainty            0.194     2.556    
    SLICE_X8Y75          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.665    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.258ns (21.184%)  route 0.960ns (78.816%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.636     2.115    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y37         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.164     2.279 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          0.762     3.041    Microroc_Control/Microroc_SCurveTest/SC_test_control/ConfigDoneDebug
    SLICE_X40Y42         LUT5 (Prop_lut5_I0_O)        0.045     3.086 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3/O
                         net (fo=18, routed)          0.198     3.284    Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I3_O)        0.049     3.333 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.333    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[6]_i_1_n_0
    SLICE_X40Y41         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.907     2.673    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X40Y41         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[6]/C
                         clock pessimism             -0.231     2.441    
                         clock uncertainty            0.194     2.635    
    SLICE_X40Y41         FDCE (Hold_fdce_C_D)         0.107     2.742    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.254ns (20.924%)  route 0.960ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.636     2.115    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y37         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.164     2.279 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          0.762     3.041    Microroc_Control/Microroc_SCurveTest/SC_test_control/ConfigDoneDebug
    SLICE_X40Y42         LUT5 (Prop_lut5_I0_O)        0.045     3.086 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3/O
                         net (fo=18, routed)          0.198     3.284    Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I3_O)        0.045     3.329 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.329    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[1]_i_1_n_0
    SLICE_X40Y41         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.907     2.673    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X40Y41         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[1]/C
                         clock pessimism             -0.231     2.441    
                         clock uncertainty            0.194     2.635    
    SLICE_X40Y41         FDCE (Hold_fdce_C_D)         0.092     2.727    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.727    
                         arrival time                           3.329    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.254ns (20.794%)  route 0.968ns (79.206%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.636     2.115    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y37         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.164     2.279 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          0.762     3.041    Microroc_Control/Microroc_SCurveTest/SC_test_control/ConfigDoneDebug
    SLICE_X40Y42         LUT5 (Prop_lut5_I0_O)        0.045     3.086 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3/O
                         net (fo=18, routed)          0.205     3.292    Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I1_O)        0.045     3.337 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_1/O
                         net (fo=1, routed)           0.000     3.337    Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_1_n_0
    SLICE_X36Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.908     2.674    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X36Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_reg/C
                         clock pessimism             -0.231     2.442    
                         clock uncertainty            0.194     2.636    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.092     2.728    Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_reg
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.254ns (20.585%)  route 0.980ns (79.415%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.636     2.115    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y37         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.164     2.279 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          0.825     3.104    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.045     3.149 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          0.155     3.304    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I1_O)        0.045     3.349 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[20]_i_1/O
                         net (fo=1, routed)           0.000     3.349    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[20]_i_1_n_0
    SLICE_X43Y48         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.908     2.674    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X43Y48         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[20]/C
                         clock pessimism             -0.231     2.442    
                         clock uncertainty            0.194     2.636    
    SLICE_X43Y48         FDCE (Hold_fdce_C_D)         0.092     2.728    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.251ns (19.618%)  route 1.028ns (80.382%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.636     2.115    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y37         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.164     2.279 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          0.762     3.041    Microroc_Control/Microroc_SCurveTest/SC_test_control/ConfigDoneDebug
    SLICE_X40Y42         LUT5 (Prop_lut5_I0_O)        0.045     3.086 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3/O
                         net (fo=18, routed)          0.266     3.353    Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I3_O)        0.042     3.395 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.395    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[7]_i_1_n_0
    SLICE_X40Y41         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.907     2.673    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X40Y41         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[7]/C
                         clock pessimism             -0.231     2.441    
                         clock uncertainty            0.194     2.635    
    SLICE_X40Y41         FDCE (Hold_fdce_C_D)         0.107     2.742    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           3.395    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.254ns (19.806%)  route 1.028ns (80.194%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.636     2.115    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y37         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.164     2.279 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          0.762     3.041    Microroc_Control/Microroc_SCurveTest/SC_test_control/ConfigDoneDebug
    SLICE_X40Y42         LUT5 (Prop_lut5_I0_O)        0.045     3.086 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3/O
                         net (fo=18, routed)          0.266     3.353    Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I3_O)        0.045     3.398 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_2/O
                         net (fo=1, routed)           0.000     3.398    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_2_n_0
    SLICE_X40Y41         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.907     2.673    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X40Y41         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[15]/C
                         clock pessimism             -0.231     2.441    
                         clock uncertainty            0.194     2.635    
    SLICE_X40Y41         FDCE (Hold_fdce_C_D)         0.092     2.727    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.727    
                         arrival time                           3.398    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.253ns (19.474%)  route 1.046ns (80.526%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.636     2.115    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y37         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.164     2.279 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          0.762     3.041    Microroc_Control/Microroc_SCurveTest/SC_test_control/ConfigDoneDebug
    SLICE_X40Y42         LUT5 (Prop_lut5_I0_O)        0.045     3.086 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3/O
                         net (fo=18, routed)          0.284     3.370    Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.044     3.414 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     3.414    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[14]_i_1_n_0
    SLICE_X39Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.908     2.674    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X39Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[14]/C
                         clock pessimism             -0.231     2.442    
                         clock uncertainty            0.194     2.636    
    SLICE_X39Y43         FDCE (Hold_fdce_C_D)         0.107     2.743    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.671    





---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  pll_5

Setup :            0  Failing Endpoints,  Worst Slack       21.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.052ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.221ns  (logic 0.498ns (15.461%)  route 2.723ns (84.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 205.607 - 200.000 ) 
    Source Clock Delay      (SCD):    5.943ns = ( 180.943 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.527   180.943    usb_control/clk
    SLICE_X35Y44         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.379   181.322 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          1.454   182.775    Clk_Gen/TrigEffi_or_CountEffi
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.119   182.894 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          1.269   184.164    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.408   205.607    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/C
                         clock pessimism              0.132   205.739    
                         clock uncertainty           -0.194   205.545    
    SLICE_X35Y48         FDCE (Setup_fdce_C_CE)      -0.330   205.215    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        205.215    
                         arrival time                        -184.164    
  -------------------------------------------------------------------
                         slack                                 21.052    

Slack (MET) :             21.052ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.221ns  (logic 0.498ns (15.461%)  route 2.723ns (84.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 205.607 - 200.000 ) 
    Source Clock Delay      (SCD):    5.943ns = ( 180.943 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.527   180.943    usb_control/clk
    SLICE_X35Y44         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.379   181.322 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          1.454   182.775    Clk_Gen/TrigEffi_or_CountEffi
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.119   182.894 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          1.269   184.164    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.408   205.607    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/C
                         clock pessimism              0.132   205.739    
                         clock uncertainty           -0.194   205.545    
    SLICE_X35Y48         FDCE (Setup_fdce_C_CE)      -0.330   205.215    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        205.215    
                         arrival time                        -184.164    
  -------------------------------------------------------------------
                         slack                                 21.052    

Slack (MET) :             21.052ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.221ns  (logic 0.498ns (15.461%)  route 2.723ns (84.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 205.607 - 200.000 ) 
    Source Clock Delay      (SCD):    5.943ns = ( 180.943 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.527   180.943    usb_control/clk
    SLICE_X35Y44         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.379   181.322 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          1.454   182.775    Clk_Gen/TrigEffi_or_CountEffi
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.119   182.894 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          1.269   184.164    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.408   205.607    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/C
                         clock pessimism              0.132   205.739    
                         clock uncertainty           -0.194   205.545    
    SLICE_X35Y48         FDCE (Setup_fdce_C_CE)      -0.330   205.215    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        205.215    
                         arrival time                        -184.164    
  -------------------------------------------------------------------
                         slack                                 21.052    

Slack (MET) :             21.052ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.221ns  (logic 0.498ns (15.461%)  route 2.723ns (84.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 205.607 - 200.000 ) 
    Source Clock Delay      (SCD):    5.943ns = ( 180.943 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.527   180.943    usb_control/clk
    SLICE_X35Y44         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.379   181.322 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          1.454   182.775    Clk_Gen/TrigEffi_or_CountEffi
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.119   182.894 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          1.269   184.164    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.408   205.607    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/C
                         clock pessimism              0.132   205.739    
                         clock uncertainty           -0.194   205.545    
    SLICE_X35Y48         FDCE (Setup_fdce_C_CE)      -0.330   205.215    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        205.215    
                         arrival time                        -184.164    
  -------------------------------------------------------------------
                         slack                                 21.052    

Slack (MET) :             21.052ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.221ns  (logic 0.498ns (15.461%)  route 2.723ns (84.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 205.607 - 200.000 ) 
    Source Clock Delay      (SCD):    5.943ns = ( 180.943 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.527   180.943    usb_control/clk
    SLICE_X35Y44         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.379   181.322 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          1.454   182.775    Clk_Gen/TrigEffi_or_CountEffi
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.119   182.894 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          1.269   184.164    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.408   205.607    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/C
                         clock pessimism              0.132   205.739    
                         clock uncertainty           -0.194   205.545    
    SLICE_X35Y48         FDCE (Setup_fdce_C_CE)      -0.330   205.215    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        205.215    
                         arrival time                        -184.164    
  -------------------------------------------------------------------
                         slack                                 21.052    

Slack (MET) :             21.052ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.221ns  (logic 0.498ns (15.461%)  route 2.723ns (84.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 205.607 - 200.000 ) 
    Source Clock Delay      (SCD):    5.943ns = ( 180.943 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.527   180.943    usb_control/clk
    SLICE_X35Y44         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.379   181.322 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          1.454   182.775    Clk_Gen/TrigEffi_or_CountEffi
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.119   182.894 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          1.269   184.164    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.408   205.607    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
                         clock pessimism              0.132   205.739    
                         clock uncertainty           -0.194   205.545    
    SLICE_X35Y48         FDCE (Setup_fdce_C_CE)      -0.330   205.215    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        205.215    
                         arrival time                        -184.164    
  -------------------------------------------------------------------
                         slack                                 21.052    

Slack (MET) :             21.908ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        2.365ns  (logic 0.498ns (21.057%)  route 1.867ns (78.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 205.607 - 200.000 ) 
    Source Clock Delay      (SCD):    5.943ns = ( 180.943 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.527   180.943    usb_control/clk
    SLICE_X35Y44         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.379   181.322 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          1.454   182.775    Clk_Gen/TrigEffi_or_CountEffi
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.119   182.894 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.413   183.308    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X35Y47         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.408   205.607    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y47         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
                         clock pessimism              0.132   205.739    
                         clock uncertainty           -0.194   205.545    
    SLICE_X35Y47         FDCE (Setup_fdce_C_CE)      -0.330   205.215    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        205.215    
                         arrival time                        -183.308    
  -------------------------------------------------------------------
                         slack                                 21.908    

Slack (MET) :             21.908ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        2.365ns  (logic 0.498ns (21.057%)  route 1.867ns (78.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 205.607 - 200.000 ) 
    Source Clock Delay      (SCD):    5.943ns = ( 180.943 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.527   180.943    usb_control/clk
    SLICE_X35Y44         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.379   181.322 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          1.454   182.775    Clk_Gen/TrigEffi_or_CountEffi
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.119   182.894 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.413   183.308    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X35Y47         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.408   205.607    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y47         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]/C
                         clock pessimism              0.132   205.739    
                         clock uncertainty           -0.194   205.545    
    SLICE_X35Y47         FDCE (Setup_fdce_C_CE)      -0.330   205.215    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        205.215    
                         arrival time                        -183.308    
  -------------------------------------------------------------------
                         slack                                 21.908    

Slack (MET) :             21.908ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        2.365ns  (logic 0.498ns (21.057%)  route 1.867ns (78.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 205.607 - 200.000 ) 
    Source Clock Delay      (SCD):    5.943ns = ( 180.943 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.527   180.943    usb_control/clk
    SLICE_X35Y44         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.379   181.322 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          1.454   182.775    Clk_Gen/TrigEffi_or_CountEffi
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.119   182.894 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.413   183.308    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X35Y47         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.408   205.607    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y47         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]/C
                         clock pessimism              0.132   205.739    
                         clock uncertainty           -0.194   205.545    
    SLICE_X35Y47         FDCE (Setup_fdce_C_CE)      -0.330   205.215    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        205.215    
                         arrival time                        -183.308    
  -------------------------------------------------------------------
                         slack                                 21.908    

Slack (MET) :             21.908ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        2.365ns  (logic 0.498ns (21.057%)  route 1.867ns (78.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 205.607 - 200.000 ) 
    Source Clock Delay      (SCD):    5.943ns = ( 180.943 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.527   180.943    usb_control/clk
    SLICE_X35Y44         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.379   181.322 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          1.454   182.775    Clk_Gen/TrigEffi_or_CountEffi
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.119   182.894 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.413   183.308    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X35Y47         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.408   205.607    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y47         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/C
                         clock pessimism              0.132   205.739    
                         clock uncertainty           -0.194   205.545    
    SLICE_X35Y47         FDCE (Setup_fdce_C_CE)      -0.330   205.215    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        205.215    
                         arrival time                        -183.308    
  -------------------------------------------------------------------
                         slack                                 21.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (23.996%)  route 0.589ns (76.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.634     2.113    Microroc_u1/SC_Readreg/pulse_sync/Clk
    SLICE_X16Y35         FDCE                                         r  Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDCE (Prop_fdce_C_Q)         0.141     2.254 r  Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/Q
                         net (fo=2, routed)           0.589     2.843    Microroc_u1/SC_Readreg/pulse_sync/toggle_reg
    SLICE_X16Y36         LUT2 (Prop_lut2_I0_O)        0.045     2.888 r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.888    Microroc_u1/SC_Readreg/pulse_sync/sync_reg[0]_i_1_n_0
    SLICE_X16Y36         FDRE                                         r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.909     2.675    Microroc_u1/SC_Readreg/pulse_sync/CLK
    SLICE_X16Y36         FDRE                                         r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/C
                         clock pessimism             -0.231     2.443    
                         clock uncertainty            0.194     2.637    
    SLICE_X16Y36         FDRE (Hold_fdre_C_D)         0.091     2.728    Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.185ns (19.871%)  route 0.746ns (80.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.635     2.114    usb_control/clk
    SLICE_X35Y44         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.141     2.255 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          0.746     3.001    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.044     3.045 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.045    Microroc_Control/Microroc_SCurveTest/p_1_in[3]
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.910     2.676    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/C
                         clock pessimism             -0.231     2.444    
                         clock uncertainty            0.194     2.638    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.107     2.745    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.186ns (19.978%)  route 0.745ns (80.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.635     2.114    usb_control/clk
    SLICE_X35Y44         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.141     2.255 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          0.745     3.000    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.045     3.045 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.045    Microroc_Control/Microroc_SCurveTest/p_1_in[4]
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.910     2.676    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
                         clock pessimism             -0.231     2.444    
                         clock uncertainty            0.194     2.638    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.107     2.745    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.185ns (19.688%)  route 0.755ns (80.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.635     2.114    usb_control/clk
    SLICE_X35Y44         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.141     2.255 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          0.755     3.010    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.044     3.054 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.054    Microroc_Control/Microroc_SCurveTest/p_1_in[6]
    SLICE_X35Y47         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.910     2.676    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y47         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]/C
                         clock pessimism             -0.231     2.444    
                         clock uncertainty            0.194     2.638    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.107     2.745    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.184ns (19.581%)  route 0.756ns (80.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.635     2.114    usb_control/clk
    SLICE_X35Y44         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.141     2.255 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          0.756     3.011    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.043     3.054 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     3.054    Microroc_Control/Microroc_SCurveTest/p_1_in[9]
    SLICE_X35Y47         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.910     2.676    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y47         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]/C
                         clock pessimism             -0.231     2.444    
                         clock uncertainty            0.194     2.638    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.107     2.745    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.186ns (19.978%)  route 0.745ns (80.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.635     2.114    usb_control/clk
    SLICE_X35Y44         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.141     2.255 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          0.745     3.000    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.045     3.045 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     3.045    Microroc_Control/Microroc_SCurveTest/p_1_in[10]
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.910     2.676    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/C
                         clock pessimism             -0.231     2.444    
                         clock uncertainty            0.194     2.638    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.092     2.730    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.957%)  route 0.746ns (80.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.635     2.114    usb_control/clk
    SLICE_X35Y44         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.141     2.255 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          0.746     3.001    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.045     3.046 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.046    Microroc_Control/Microroc_SCurveTest/p_1_in[0]
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.910     2.676    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/C
                         clock pessimism             -0.231     2.444    
                         clock uncertainty            0.194     2.638    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.091     2.729    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.186ns (19.773%)  route 0.755ns (80.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.635     2.114    usb_control/clk
    SLICE_X35Y44         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.141     2.255 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          0.755     3.010    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.045     3.055 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.055    Microroc_Control/Microroc_SCurveTest/p_1_in[1]
    SLICE_X35Y47         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.910     2.676    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y47         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
                         clock pessimism             -0.231     2.444    
                         clock uncertainty            0.194     2.638    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.091     2.729    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.186ns (19.752%)  route 0.756ns (80.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.635     2.114    usb_control/clk
    SLICE_X35Y44         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.141     2.255 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          0.756     3.011    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.045     3.056 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.056    Microroc_Control/Microroc_SCurveTest/p_1_in[7]
    SLICE_X35Y47         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.910     2.676    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y47         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/C
                         clock pessimism             -0.231     2.444    
                         clock uncertainty            0.194     2.638    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.092     2.730    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.192ns (19.521%)  route 0.792ns (80.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.635     2.114    usb_control/clk
    SLICE_X35Y44         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.141     2.255 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          0.792     3.047    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.051     3.098 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.098    Microroc_Control/Microroc_SCurveTest/p_1_in[2]
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.910     2.676    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X35Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/C
                         clock pessimism             -0.231     2.444    
                         clock uncertainty            0.194     2.638    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.107     2.745    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.353    





---------------------------------------------------------------------------------------------------
From Clock:  pll_5
  To Clock:  VIRTUAL_pll_5

Setup :            0  Failing Endpoints,  Worst Slack       86.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.947ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.976ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/sr_ck_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_CK
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Max at Slow Process Corner
  Requirement:            200.000ns  (VIRTUAL_pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 3.883ns (56.021%)  route 3.049ns (43.979%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           100.000ns
  Clock Path Skew:        -5.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 200.000 - 200.000 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.528     5.944    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y36         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/sr_ck_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDCE (Prop_fdce_C_Q)         0.433     6.377 r  Microroc_u1/SC_Readreg/BitShift/sr_ck_en_reg/Q
                         net (fo=2, routed)           0.492     6.869    Microroc_u1/SC_Readreg/BitShift/sr_ck_en_reg_n_0
    SLICE_X12Y38         LUT2 (Prop_lut2_I0_O)        0.105     6.974 r  Microroc_u1/SC_Readreg/BitShift/SR_CK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.556     9.530    SR_CK_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.345    12.876 r  SR_CK_OBUF_inst/O
                         net (fo=0)                   0.000    12.876    SR_CK
    Y18                                                               r  SR_CK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                    200.000   200.000 r  
                         ideal clock network latency
                                                      0.000   200.000    
                         clock pessimism              0.000   200.000    
                         clock uncertainty           -0.148   199.852    
                         output delay              -100.000    99.852    
  -------------------------------------------------------------------
                         required time                         99.852    
                         arrival time                         -12.876    
  -------------------------------------------------------------------
                         slack                                 86.976    

Slack (MET) :             88.416ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_IN
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Max at Slow Process Corner
  Requirement:            200.000ns  (VIRTUAL_pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 3.674ns (66.917%)  route 1.817ns (33.083%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           100.000ns
  Clock Path Skew:        -5.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 200.000 - 200.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.529     5.945    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X9Y37          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.379     6.324 r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/Q
                         net (fo=1, routed)           1.817     8.140    SR_IN_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.295    11.436 r  SR_IN_OBUF_inst/O
                         net (fo=0)                   0.000    11.436    SR_IN
    Y17                                                               r  SR_IN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                    200.000   200.000 r  
                         ideal clock network latency
                                                      0.000   200.000    
                         clock pessimism              0.000   200.000    
                         clock uncertainty           -0.148   199.852    
                         output delay              -100.000    99.852    
  -------------------------------------------------------------------
                         required time                         99.852    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                 88.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.947ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_IN
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 1.391ns (70.274%)  route 0.589ns (29.726%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -2.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.636     2.115    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X9Y37          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141     2.256 r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/Q
                         net (fo=1, routed)           0.589     2.845    SR_IN_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.250     4.095 r  SR_IN_OBUF_inst/O
                         net (fo=0)                   0.000     4.095    SR_IN
    Y17                                                               r  SR_IN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -6.000    -5.852    
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                           4.095    
  -------------------------------------------------------------------
                         slack                                  9.947    

Slack (MET) :             10.587ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_CK
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 1.509ns (57.622%)  route 1.110ns (42.378%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.637     2.116    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X12Y38         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.164     2.280 r  Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/Q
                         net (fo=2, routed)           0.162     2.443    Microroc_u1/SC_Readreg/BitShift/sr_ck_temp
    SLICE_X12Y38         LUT2 (Prop_lut2_I1_O)        0.045     2.488 r  Microroc_u1/SC_Readreg/BitShift/SR_CK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.947     3.435    SR_CK_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.300     4.735 r  SR_CK_OBUF_inst/O
                         net (fo=0)                   0.000     4.735    SR_CK
    Y18                                                               r  SR_CK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -6.000    -5.852    
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                           4.735    
  -------------------------------------------------------------------
                         slack                                 10.587    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       24.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.118ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 1.080ns (12.825%)  route 7.341ns (87.175%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.364     3.147    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y75         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.379     3.526 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.027     5.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.105     5.658 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.746     6.404    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.105     6.509 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.509     7.018    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.105     7.123 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.957     8.080    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X53Y77         LUT4 (Prop_lut4_I3_O)        0.118     8.198 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.980     9.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.268     9.446 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          2.122    11.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X71Y87         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.264    35.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X71Y87         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism              0.255    36.053    
                         clock uncertainty           -0.035    36.017    
    SLICE_X71Y87         FDCE (Recov_fdce_C_CLR)     -0.331    35.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         35.686    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                 24.118    

Slack (MET) :             24.118ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 1.080ns (12.825%)  route 7.341ns (87.175%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.364     3.147    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y75         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.379     3.526 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.027     5.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.105     5.658 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.746     6.404    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.105     6.509 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.509     7.018    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.105     7.123 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.957     8.080    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X53Y77         LUT4 (Prop_lut4_I3_O)        0.118     8.198 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.980     9.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.268     9.446 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          2.122    11.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X71Y87         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.264    35.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X71Y87         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism              0.255    36.053    
                         clock uncertainty           -0.035    36.017    
    SLICE_X71Y87         FDCE (Recov_fdce_C_CLR)     -0.331    35.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         35.686    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                 24.118    

Slack (MET) :             24.118ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 1.080ns (12.825%)  route 7.341ns (87.175%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.364     3.147    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y75         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.379     3.526 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.027     5.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.105     5.658 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.746     6.404    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.105     6.509 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.509     7.018    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.105     7.123 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.957     8.080    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X53Y77         LUT4 (Prop_lut4_I3_O)        0.118     8.198 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.980     9.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.268     9.446 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          2.122    11.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X71Y87         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.264    35.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X71Y87         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism              0.255    36.053    
                         clock uncertainty           -0.035    36.017    
    SLICE_X71Y87         FDCE (Recov_fdce_C_CLR)     -0.331    35.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         35.686    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                 24.118    

Slack (MET) :             24.118ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 1.080ns (12.825%)  route 7.341ns (87.175%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.364     3.147    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y75         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.379     3.526 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.027     5.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.105     5.658 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.746     6.404    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.105     6.509 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.509     7.018    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.105     7.123 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.957     8.080    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X53Y77         LUT4 (Prop_lut4_I3_O)        0.118     8.198 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.980     9.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.268     9.446 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          2.122    11.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X71Y87         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.264    35.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X71Y87         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
                         clock pessimism              0.255    36.053    
                         clock uncertainty           -0.035    36.017    
    SLICE_X71Y87         FDCE (Recov_fdce_C_CLR)     -0.331    35.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         35.686    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                 24.118    

Slack (MET) :             24.118ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 1.080ns (12.825%)  route 7.341ns (87.175%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.364     3.147    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y75         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.379     3.526 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.027     5.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.105     5.658 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.746     6.404    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.105     6.509 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.509     7.018    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.105     7.123 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.957     8.080    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X53Y77         LUT4 (Prop_lut4_I3_O)        0.118     8.198 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.980     9.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.268     9.446 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          2.122    11.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X71Y87         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.264    35.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X71Y87         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/C
                         clock pessimism              0.255    36.053    
                         clock uncertainty           -0.035    36.017    
    SLICE_X71Y87         FDCE (Recov_fdce_C_CLR)     -0.331    35.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         35.686    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                 24.118    

Slack (MET) :             24.118ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 1.080ns (12.825%)  route 7.341ns (87.175%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.364     3.147    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y75         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.379     3.526 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.027     5.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.105     5.658 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.746     6.404    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.105     6.509 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.509     7.018    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.105     7.123 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.957     8.080    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X53Y77         LUT4 (Prop_lut4_I3_O)        0.118     8.198 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.980     9.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.268     9.446 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          2.122    11.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X71Y87         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.264    35.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X71Y87         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                         clock pessimism              0.255    36.053    
                         clock uncertainty           -0.035    36.017    
    SLICE_X71Y87         FDCE (Recov_fdce_C_CLR)     -0.331    35.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         35.686    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                 24.118    

Slack (MET) :             24.118ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 1.080ns (12.825%)  route 7.341ns (87.175%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.364     3.147    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y75         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.379     3.526 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.027     5.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.105     5.658 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.746     6.404    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.105     6.509 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.509     7.018    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.105     7.123 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.957     8.080    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X53Y77         LUT4 (Prop_lut4_I3_O)        0.118     8.198 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.980     9.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.268     9.446 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          2.122    11.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X71Y87         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.264    35.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X71Y87         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/C
                         clock pessimism              0.255    36.053    
                         clock uncertainty           -0.035    36.017    
    SLICE_X71Y87         FDCE (Recov_fdce_C_CLR)     -0.331    35.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         35.686    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                 24.118    

Slack (MET) :             24.118ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 1.080ns (12.825%)  route 7.341ns (87.175%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.364     3.147    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y75         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.379     3.526 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.027     5.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.105     5.658 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.746     6.404    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.105     6.509 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.509     7.018    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.105     7.123 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.957     8.080    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X53Y77         LUT4 (Prop_lut4_I3_O)        0.118     8.198 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.980     9.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.268     9.446 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          2.122    11.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X71Y87         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.264    35.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X71Y87         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C
                         clock pessimism              0.255    36.053    
                         clock uncertainty           -0.035    36.017    
    SLICE_X71Y87         FDCE (Recov_fdce_C_CLR)     -0.331    35.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         35.686    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                 24.118    

Slack (MET) :             24.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.111ns  (logic 1.080ns (13.316%)  route 7.031ns (86.684%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 35.867 - 33.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.364     3.147    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y75         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.379     3.526 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.027     5.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.105     5.658 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.746     6.404    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.105     6.509 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.509     7.018    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.105     7.123 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.957     8.080    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X53Y77         LUT4 (Prop_lut4_I3_O)        0.118     8.198 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.980     9.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.268     9.446 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.811    11.258    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X73Y88         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.333    35.867    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X73Y88         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C
                         clock pessimism              0.255    36.122    
                         clock uncertainty           -0.035    36.086    
    SLICE_X73Y88         FDCE (Recov_fdce_C_CLR)     -0.331    35.755    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         35.755    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                 24.498    

Slack (MET) :             24.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.111ns  (logic 1.080ns (13.316%)  route 7.031ns (86.684%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 35.867 - 33.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.364     3.147    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y75         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.379     3.526 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          2.027     5.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.105     5.658 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.746     6.404    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.105     6.509 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.509     7.018    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.105     7.123 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.957     8.080    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X53Y77         LUT4 (Prop_lut4_I3_O)        0.118     8.198 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.980     9.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.268     9.446 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.811    11.258    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X73Y88         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.333    35.867    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X73Y88         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism              0.255    36.122    
                         clock uncertainty           -0.035    36.086    
    SLICE_X73Y88         FDCE (Recov_fdce_C_CLR)     -0.331    35.755    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         35.755    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                 24.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.630%)  route 0.120ns (48.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.589     1.425    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y84         FDPE (Prop_fdpe_C_Q)         0.128     1.553 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.120     1.672    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X72Y85         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.860     1.830    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X72Y85         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.390     1.440    
    SLICE_X72Y85         FDPE (Remov_fdpe_C_PRE)     -0.149     1.291    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.738%)  route 0.172ns (51.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.562     1.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X70Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.562 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.172     1.734    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X68Y82         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.830     1.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X68Y82         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.390     1.410    
    SLICE_X68Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.318    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.738%)  route 0.172ns (51.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.562     1.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X70Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.562 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.172     1.734    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X68Y82         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.830     1.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X68Y82         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.390     1.410    
    SLICE_X68Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.318    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.738%)  route 0.172ns (51.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.562     1.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X70Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.562 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.172     1.734    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X68Y82         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.830     1.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X68Y82         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.390     1.410    
    SLICE_X68Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.318    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.738%)  route 0.172ns (51.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.562     1.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X70Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.562 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.172     1.734    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X68Y82         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.830     1.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X68Y82         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.390     1.410    
    SLICE_X68Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.318    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.484%)  route 0.174ns (51.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.562     1.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X70Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.562 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     1.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X68Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.831     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X68Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.390     1.411    
    SLICE_X68Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.484%)  route 0.174ns (51.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.562     1.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X70Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.562 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     1.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X68Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.831     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X68Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.390     1.411    
    SLICE_X68Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.484%)  route 0.174ns (51.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.562     1.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X70Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.562 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     1.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X68Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.831     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X68Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.390     1.411    
    SLICE_X68Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.484%)  route 0.174ns (51.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.562     1.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X70Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.562 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     1.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X68Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.831     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X68Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.390     1.411    
    SLICE_X68Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.484%)  route 0.174ns (51.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.562     1.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X70Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.562 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     1.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X68Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.831     1.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X68Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.390     1.411    
    SLICE_X68Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.417    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_40
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack       17.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.993ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[16]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 0.484ns (7.419%)  route 6.040ns (92.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.544ns = ( 30.544 - 25.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.447     5.862    usb_control/clk
    SLICE_X72Y50         FDCE                                         r  usb_control/ModeSelect_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDCE (Prop_fdce_C_Q)         0.379     6.241 r  usb_control/ModeSelect_reg[2]/Q
                         net (fo=78, routed)          3.064     9.306    Microroc_Control/SweepACQ/SweepACQ_Control/ModeSelect[2]
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.105     9.411 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_sequential_State[3]_i_2__0/O
                         net (fo=126, routed)         2.975    12.386    Microroc_u1/MicrorocDaq/SlaveDaqControl/ModeSelect_reg[2]
    SLICE_X7Y53          FDCE                                         f  Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.345    30.544    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X7Y53          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[16]/C
                         clock pessimism              0.223    30.766    
                         clock uncertainty           -0.057    30.710    
    SLICE_X7Y53          FDCE (Recov_fdce_C_CLR)     -0.331    30.379    Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[16]
  -------------------------------------------------------------------
                         required time                         30.379    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                 17.993    

Slack (MET) :             17.993ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[17]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 0.484ns (7.419%)  route 6.040ns (92.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.544ns = ( 30.544 - 25.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.447     5.862    usb_control/clk
    SLICE_X72Y50         FDCE                                         r  usb_control/ModeSelect_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDCE (Prop_fdce_C_Q)         0.379     6.241 r  usb_control/ModeSelect_reg[2]/Q
                         net (fo=78, routed)          3.064     9.306    Microroc_Control/SweepACQ/SweepACQ_Control/ModeSelect[2]
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.105     9.411 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_sequential_State[3]_i_2__0/O
                         net (fo=126, routed)         2.975    12.386    Microroc_u1/MicrorocDaq/SlaveDaqControl/ModeSelect_reg[2]
    SLICE_X7Y53          FDCE                                         f  Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.345    30.544    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X7Y53          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[17]/C
                         clock pessimism              0.223    30.766    
                         clock uncertainty           -0.057    30.710    
    SLICE_X7Y53          FDCE (Recov_fdce_C_CLR)     -0.331    30.379    Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[17]
  -------------------------------------------------------------------
                         required time                         30.379    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                 17.993    

Slack (MET) :             17.993ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[9]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 0.484ns (7.419%)  route 6.040ns (92.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.544ns = ( 30.544 - 25.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.447     5.862    usb_control/clk
    SLICE_X72Y50         FDCE                                         r  usb_control/ModeSelect_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDCE (Prop_fdce_C_Q)         0.379     6.241 r  usb_control/ModeSelect_reg[2]/Q
                         net (fo=78, routed)          3.064     9.306    Microroc_Control/SweepACQ/SweepACQ_Control/ModeSelect[2]
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.105     9.411 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_sequential_State[3]_i_2__0/O
                         net (fo=126, routed)         2.975    12.386    Microroc_u1/MicrorocDaq/SlaveDaqControl/ModeSelect_reg[2]
    SLICE_X7Y53          FDCE                                         f  Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.345    30.544    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X7Y53          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[9]/C
                         clock pessimism              0.223    30.766    
                         clock uncertainty           -0.057    30.710    
    SLICE_X7Y53          FDCE (Recov_fdce_C_CLR)     -0.331    30.379    Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[9]
  -------------------------------------------------------------------
                         required time                         30.379    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                 17.993    

Slack (MET) :             17.993ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/parallel_data_reg[1]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 0.484ns (7.419%)  route 6.040ns (92.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.544ns = ( 30.544 - 25.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.447     5.862    usb_control/clk
    SLICE_X72Y50         FDCE                                         r  usb_control/ModeSelect_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDCE (Prop_fdce_C_Q)         0.379     6.241 r  usb_control/ModeSelect_reg[2]/Q
                         net (fo=78, routed)          3.064     9.306    Microroc_Control/SweepACQ/SweepACQ_Control/ModeSelect[2]
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.105     9.411 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_sequential_State[3]_i_2__0/O
                         net (fo=126, routed)         2.975    12.386    Microroc_u1/RAM_Read/ModeSelect_reg[2]
    SLICE_X7Y53          FDCE                                         f  Microroc_u1/RAM_Read/parallel_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.345    30.544    Microroc_u1/RAM_Read/Clk
    SLICE_X7Y53          FDCE                                         r  Microroc_u1/RAM_Read/parallel_data_reg[1]/C
                         clock pessimism              0.223    30.766    
                         clock uncertainty           -0.057    30.710    
    SLICE_X7Y53          FDCE (Recov_fdce_C_CLR)     -0.331    30.379    Microroc_u1/RAM_Read/parallel_data_reg[1]
  -------------------------------------------------------------------
                         required time                         30.379    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                 17.993    

Slack (MET) :             18.114ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/counter_reg[2]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.405ns  (logic 0.484ns (7.557%)  route 5.921ns (92.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.546ns = ( 30.546 - 25.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.447     5.862    usb_control/clk
    SLICE_X72Y50         FDCE                                         r  usb_control/ModeSelect_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDCE (Prop_fdce_C_Q)         0.379     6.241 r  usb_control/ModeSelect_reg[2]/Q
                         net (fo=78, routed)          3.064     9.306    Microroc_Control/SweepACQ/SweepACQ_Control/ModeSelect[2]
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.105     9.411 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_sequential_State[3]_i_2__0/O
                         net (fo=126, routed)         2.856    12.267    Microroc_u1/RAM_Read/ModeSelect_reg[2]
    SLICE_X3Y54          FDCE                                         f  Microroc_u1/RAM_Read/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.347    30.546    Microroc_u1/RAM_Read/Clk
    SLICE_X3Y54          FDCE                                         r  Microroc_u1/RAM_Read/counter_reg[2]/C
                         clock pessimism              0.223    30.768    
                         clock uncertainty           -0.057    30.712    
    SLICE_X3Y54          FDCE (Recov_fdce_C_CLR)     -0.331    30.381    Microroc_u1/RAM_Read/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         30.381    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                 18.114    

Slack (MET) :             18.114ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/counter_reg[3]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.405ns  (logic 0.484ns (7.557%)  route 5.921ns (92.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.546ns = ( 30.546 - 25.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.447     5.862    usb_control/clk
    SLICE_X72Y50         FDCE                                         r  usb_control/ModeSelect_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDCE (Prop_fdce_C_Q)         0.379     6.241 r  usb_control/ModeSelect_reg[2]/Q
                         net (fo=78, routed)          3.064     9.306    Microroc_Control/SweepACQ/SweepACQ_Control/ModeSelect[2]
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.105     9.411 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_sequential_State[3]_i_2__0/O
                         net (fo=126, routed)         2.856    12.267    Microroc_u1/RAM_Read/ModeSelect_reg[2]
    SLICE_X3Y54          FDCE                                         f  Microroc_u1/RAM_Read/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.347    30.546    Microroc_u1/RAM_Read/Clk
    SLICE_X3Y54          FDCE                                         r  Microroc_u1/RAM_Read/counter_reg[3]/C
                         clock pessimism              0.223    30.768    
                         clock uncertainty           -0.057    30.712    
    SLICE_X3Y54          FDCE (Recov_fdce_C_CLR)     -0.331    30.381    Microroc_u1/RAM_Read/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         30.381    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                 18.114    

Slack (MET) :             18.140ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 0.484ns (7.591%)  route 5.892ns (92.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.544ns = ( 30.544 - 25.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.447     5.862    usb_control/clk
    SLICE_X72Y50         FDCE                                         r  usb_control/ModeSelect_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDCE (Prop_fdce_C_Q)         0.379     6.241 r  usb_control/ModeSelect_reg[2]/Q
                         net (fo=78, routed)          3.064     9.306    Microroc_Control/SweepACQ/SweepACQ_Control/ModeSelect[2]
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.105     9.411 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_sequential_State[3]_i_2__0/O
                         net (fo=126, routed)         2.828    12.238    Microroc_u1/MicrorocDaq/SlaveDaqControl/ModeSelect_reg[2]
    SLICE_X7Y57          FDCE                                         f  Microroc_u1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.345    30.544    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X7Y57          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism              0.223    30.766    
                         clock uncertainty           -0.057    30.710    
    SLICE_X7Y57          FDCE (Recov_fdce_C_CLR)     -0.331    30.379    Microroc_u1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         30.379    
                         arrival time                         -12.238    
  -------------------------------------------------------------------
                         slack                                 18.140    

Slack (MET) :             18.141ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[10]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 0.484ns (7.591%)  route 5.892ns (92.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.544ns = ( 30.544 - 25.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.447     5.862    usb_control/clk
    SLICE_X72Y50         FDCE                                         r  usb_control/ModeSelect_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDCE (Prop_fdce_C_Q)         0.379     6.241 r  usb_control/ModeSelect_reg[2]/Q
                         net (fo=78, routed)          3.064     9.306    Microroc_Control/SweepACQ/SweepACQ_Control/ModeSelect[2]
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.105     9.411 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_sequential_State[3]_i_2__0/O
                         net (fo=126, routed)         2.827    12.238    Microroc_u1/MicrorocDaq/SlaveDaqControl/ModeSelect_reg[2]
    SLICE_X7Y51          FDCE                                         f  Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.345    30.544    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X7Y51          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[10]/C
                         clock pessimism              0.223    30.766    
                         clock uncertainty           -0.057    30.710    
    SLICE_X7Y51          FDCE (Recov_fdce_C_CLR)     -0.331    30.379    Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[10]
  -------------------------------------------------------------------
                         required time                         30.379    
                         arrival time                         -12.238    
  -------------------------------------------------------------------
                         slack                                 18.141    

Slack (MET) :             18.141ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[21]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 0.484ns (7.591%)  route 5.892ns (92.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.544ns = ( 30.544 - 25.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.447     5.862    usb_control/clk
    SLICE_X72Y50         FDCE                                         r  usb_control/ModeSelect_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDCE (Prop_fdce_C_Q)         0.379     6.241 r  usb_control/ModeSelect_reg[2]/Q
                         net (fo=78, routed)          3.064     9.306    Microroc_Control/SweepACQ/SweepACQ_Control/ModeSelect[2]
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.105     9.411 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_sequential_State[3]_i_2__0/O
                         net (fo=126, routed)         2.827    12.238    Microroc_u1/MicrorocDaq/SlaveDaqControl/ModeSelect_reg[2]
    SLICE_X7Y51          FDCE                                         f  Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.345    30.544    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X7Y51          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[21]/C
                         clock pessimism              0.223    30.766    
                         clock uncertainty           -0.057    30.710    
    SLICE_X7Y51          FDCE (Recov_fdce_C_CLR)     -0.331    30.379    Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[21]
  -------------------------------------------------------------------
                         required time                         30.379    
                         arrival time                         -12.238    
  -------------------------------------------------------------------
                         slack                                 18.141    

Slack (MET) :             18.141ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[5]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 0.484ns (7.591%)  route 5.892ns (92.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.544ns = ( 30.544 - 25.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.447     5.862    usb_control/clk
    SLICE_X72Y50         FDCE                                         r  usb_control/ModeSelect_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDCE (Prop_fdce_C_Q)         0.379     6.241 r  usb_control/ModeSelect_reg[2]/Q
                         net (fo=78, routed)          3.064     9.306    Microroc_Control/SweepACQ/SweepACQ_Control/ModeSelect[2]
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.105     9.411 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_sequential_State[3]_i_2__0/O
                         net (fo=126, routed)         2.827    12.238    Microroc_u1/MicrorocDaq/SlaveDaqControl/ModeSelect_reg[2]
    SLICE_X7Y51          FDCE                                         f  Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.345    30.544    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X7Y51          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[5]/C
                         clock pessimism              0.223    30.766    
                         clock uncertainty           -0.057    30.710    
    SLICE_X7Y51          FDCE (Recov_fdce_C_CLR)     -0.331    30.379    Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[5]
  -------------------------------------------------------------------
                         required time                         30.379    
                         arrival time                         -12.238    
  -------------------------------------------------------------------
                         slack                                 18.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.115ns  (logic 0.232ns (20.808%)  route 0.883ns (79.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.548ns = ( 16.048 - 12.500 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 14.616 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.637    14.616    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X16Y42         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.133    14.749 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.307    15.056    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.099    15.155 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.576    15.731    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X16Y44         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.111    15.377    Clk
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.056    15.433 r  scurve_data_fifo_16x16_i_1/O
                         net (fo=15, routed)          0.615    16.048    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X16Y44         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.287    15.761    
    SLICE_X16Y44         FDPE (Remov_fdpe_C_PRE)     -0.095    15.666    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.666    
                         arrival time                          15.731    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.115ns  (logic 0.232ns (20.808%)  route 0.883ns (79.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.548ns = ( 16.048 - 12.500 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 14.616 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.637    14.616    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X16Y42         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.133    14.749 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.307    15.056    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.099    15.155 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.576    15.731    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X16Y44         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.111    15.377    Clk
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.056    15.433 r  scurve_data_fifo_16x16_i_1/O
                         net (fo=15, routed)          0.615    16.048    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X16Y44         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.287    15.761    
    SLICE_X16Y44         FDPE (Remov_fdpe_C_PRE)     -0.095    15.666    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -15.666    
                         arrival time                          15.731    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.115ns  (logic 0.232ns (20.808%)  route 0.883ns (79.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.548ns = ( 16.048 - 12.500 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 14.616 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.637    14.616    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X16Y42         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.133    14.749 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.307    15.056    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.099    15.155 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.576    15.731    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X16Y44         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.111    15.377    Clk
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.056    15.433 r  scurve_data_fifo_16x16_i_1/O
                         net (fo=15, routed)          0.615    16.048    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X16Y44         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.287    15.761    
    SLICE_X16Y44         FDPE (Remov_fdpe_C_PRE)     -0.095    15.666    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.666    
                         arrival time                          15.731    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.100ns  (logic 0.249ns (22.642%)  route 0.851ns (77.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 16.009 - 12.500 ) 
    Source Clock Delay      (SCD):    2.113ns = ( 14.613 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.634    14.613    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X34Y41         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.151    14.764 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.256    15.020    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X34Y41         LUT2 (Prop_lut2_I1_O)        0.098    15.118 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.595    15.713    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X20Y42         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.111    15.377    Clk
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.056    15.433 r  scurve_data_fifo_16x16_i_1/O
                         net (fo=15, routed)          0.576    16.009    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X20Y42         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.287    15.722    
    SLICE_X20Y42         FDPE (Remov_fdpe_C_PRE)     -0.095    15.627    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.627    
                         arrival time                          15.713    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.100ns  (logic 0.249ns (22.642%)  route 0.851ns (77.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 16.009 - 12.500 ) 
    Source Clock Delay      (SCD):    2.113ns = ( 14.613 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.634    14.613    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X34Y41         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.151    14.764 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.256    15.020    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X34Y41         LUT2 (Prop_lut2_I1_O)        0.098    15.118 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.595    15.713    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X20Y42         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.111    15.377    Clk
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.056    15.433 r  scurve_data_fifo_16x16_i_1/O
                         net (fo=15, routed)          0.576    16.009    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X20Y42         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.287    15.722    
    SLICE_X20Y42         FDPE (Remov_fdpe_C_PRE)     -0.095    15.627    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -15.627    
                         arrival time                          15.713    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.100ns  (logic 0.249ns (22.642%)  route 0.851ns (77.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 16.009 - 12.500 ) 
    Source Clock Delay      (SCD):    2.113ns = ( 14.613 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.634    14.613    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X34Y41         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.151    14.764 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.256    15.020    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X34Y41         LUT2 (Prop_lut2_I1_O)        0.098    15.118 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.595    15.713    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X20Y42         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.111    15.377    Clk
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.056    15.433 r  scurve_data_fifo_16x16_i_1/O
                         net (fo=15, routed)          0.576    16.009    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X20Y42         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.287    15.722    
    SLICE_X20Y42         FDPE (Remov_fdpe_C_PRE)     -0.095    15.627    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.627    
                         arrival time                          15.713    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.539ns  (logic 0.232ns (15.072%)  route 1.307ns (84.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 16.312 - 12.500 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 14.543 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.564    14.543    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X44Y61         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.133    14.676 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.391    15.066    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.099    15.165 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.917    16.082    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X42Y60         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.111    15.377    Clk
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.056    15.433 r  scurve_data_fifo_16x16_i_1/O
                         net (fo=15, routed)          0.879    16.312    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X42Y60         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.287    16.025    
    SLICE_X42Y60         FDPE (Remov_fdpe_C_PRE)     -0.071    15.954    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.954    
                         arrival time                          16.082    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.539ns  (logic 0.232ns (15.072%)  route 1.307ns (84.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 16.312 - 12.500 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 14.543 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.564    14.543    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X44Y61         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.133    14.676 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.391    15.066    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.099    15.165 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.917    16.082    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X42Y60         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.111    15.377    Clk
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.056    15.433 r  scurve_data_fifo_16x16_i_1/O
                         net (fo=15, routed)          0.879    16.312    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X42Y60         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.287    16.025    
    SLICE_X42Y60         FDPE (Remov_fdpe_C_PRE)     -0.071    15.954    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -15.954    
                         arrival time                          16.082    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.539ns  (logic 0.232ns (15.072%)  route 1.307ns (84.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 16.312 - 12.500 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 14.543 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.564    14.543    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X44Y61         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.133    14.676 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.391    15.066    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.099    15.165 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.917    16.082    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X42Y60         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        1.111    15.377    Clk
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.056    15.433 r  scurve_data_fifo_16x16_i_1/O
                         net (fo=15, routed)          0.879    16.312    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X42Y60         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.287    16.025    
    SLICE_X42Y60         FDPE (Remov_fdpe_C_PRE)     -0.071    15.954    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.954    
                         arrival time                          16.082    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.159%)  route 0.123ns (42.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.560     2.039    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X62Y82         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDPE (Prop_fdpe_C_Q)         0.164     2.203 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.123     2.326    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X62Y83         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=8878, routed)        0.830     2.596    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X62Y83         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.542     2.054    
    SLICE_X62Y83         FDPE (Remov_fdpe_C_PRE)     -0.071     1.983    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.343    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_5
  To Clock:  pll_5

Setup :            0  Failing Endpoints,  Worst Slack      197.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.766ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.630ns (34.186%)  route 1.213ns (65.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.609ns = ( 205.609 - 200.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.525     5.941    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y34         FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.398     6.339 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     7.029    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.232     7.261 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.522     7.784    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X14Y35         FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.410   205.609    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y35         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.307   205.916    
                         clock uncertainty           -0.074   205.842    
    SLICE_X14Y35         FDPE (Recov_fdpe_C_PRE)     -0.292   205.550    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        205.550    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                197.766    

Slack (MET) :             197.766ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.630ns (34.186%)  route 1.213ns (65.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.609ns = ( 205.609 - 200.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.525     5.941    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y34         FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.398     6.339 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     7.029    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.232     7.261 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.522     7.784    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X14Y35         FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.410   205.609    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y35         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.307   205.916    
                         clock uncertainty           -0.074   205.842    
    SLICE_X14Y35         FDPE (Recov_fdpe_C_PRE)     -0.292   205.550    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        205.550    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                197.766    

Slack (MET) :             197.766ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.630ns (34.186%)  route 1.213ns (65.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.609ns = ( 205.609 - 200.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.525     5.941    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y34         FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.398     6.339 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     7.029    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.232     7.261 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.522     7.784    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X14Y35         FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.410   205.609    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y35         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.307   205.916    
                         clock uncertainty           -0.074   205.842    
    SLICE_X14Y35         FDPE (Recov_fdpe_C_PRE)     -0.292   205.550    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        205.550    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                197.766    

Slack (MET) :             198.740ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.647%)  route 0.382ns (52.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 205.608 - 200.000 ) 
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.526     5.942    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y35         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDPE (Prop_fdpe_C_Q)         0.348     6.290 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.382     6.672    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X15Y34         FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.409   205.608    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y34         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.307   205.915    
                         clock uncertainty           -0.074   205.841    
    SLICE_X15Y34         FDPE (Recov_fdpe_C_PRE)     -0.429   205.412    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        205.412    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                198.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.331%)  route 0.174ns (57.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.635     2.114    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y35         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDPE (Prop_fdpe_C_Q)         0.128     2.242 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.174     2.417    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X15Y34         FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.908     2.674    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y34         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.545     2.128    
    SLICE_X15Y34         FDPE (Remov_fdpe_C_PRE)     -0.149     1.979    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.563%)  route 0.337ns (64.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.635     2.114    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y34         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDPE (Prop_fdpe_C_Q)         0.141     2.255 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.097     2.352    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X14Y34         LUT2 (Prop_lut2_I0_O)        0.045     2.397 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.240     2.637    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X14Y35         FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.909     2.675    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y35         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.545     2.129    
    SLICE_X14Y35         FDPE (Remov_fdpe_C_PRE)     -0.071     2.058    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.563%)  route 0.337ns (64.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.635     2.114    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y34         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDPE (Prop_fdpe_C_Q)         0.141     2.255 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.097     2.352    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X14Y34         LUT2 (Prop_lut2_I0_O)        0.045     2.397 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.240     2.637    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X14Y35         FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.909     2.675    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y35         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.545     2.129    
    SLICE_X14Y35         FDPE (Remov_fdpe_C_PRE)     -0.071     2.058    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.563%)  route 0.337ns (64.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.635     2.114    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y34         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDPE (Prop_fdpe_C_Q)         0.141     2.255 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.097     2.352    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X14Y34         LUT2 (Prop_lut2_I0_O)        0.045     2.397 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.240     2.637    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X14Y35         FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.909     2.675    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y35         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.545     2.129    
    SLICE_X14Y35         FDPE (Remov_fdpe_C_PRE)     -0.071     2.058    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.579    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  usb_clkout
  To Clock:  usb_clkout

Setup :            0  Failing Endpoints,  Worst Slack       18.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.453ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        2.558ns  (logic 0.634ns (24.784%)  route 1.924ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 36.169 - 31.250 ) 
    Source Clock Delay      (SCD):    4.571ns = ( 14.988 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.357    14.988    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X56Y72         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.402    15.390 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691    16.081    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X56Y72         LUT2 (Prop_lut2_I1_O)        0.232    16.313 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.233    17.546    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X72Y78         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.427    35.733    usb_control/IFCLK
    SLICE_X72Y78         LUT1 (Prop_lut1_I0_O)        0.084    35.817 r  usb_control/usbcmdfifo_16depth_i_1/O
                         net (fo=5, routed)           0.352    36.169    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X72Y78         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.159    36.327    
                         clock uncertainty           -0.035    36.292    
    SLICE_X72Y78         FDPE (Recov_fdpe_C_PRE)     -0.292    36.000    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.000    
                         arrival time                         -17.546    
  -------------------------------------------------------------------
                         slack                                 18.453    

Slack (MET) :             18.453ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        2.558ns  (logic 0.634ns (24.784%)  route 1.924ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 36.169 - 31.250 ) 
    Source Clock Delay      (SCD):    4.571ns = ( 14.988 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.357    14.988    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X56Y72         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.402    15.390 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691    16.081    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X56Y72         LUT2 (Prop_lut2_I1_O)        0.232    16.313 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.233    17.546    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X72Y78         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.427    35.733    usb_control/IFCLK
    SLICE_X72Y78         LUT1 (Prop_lut1_I0_O)        0.084    35.817 r  usb_control/usbcmdfifo_16depth_i_1/O
                         net (fo=5, routed)           0.352    36.169    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X72Y78         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.159    36.327    
                         clock uncertainty           -0.035    36.292    
    SLICE_X72Y78         FDPE (Recov_fdpe_C_PRE)     -0.292    36.000    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.000    
                         arrival time                         -17.546    
  -------------------------------------------------------------------
                         slack                                 18.453    

Slack (MET) :             18.453ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        2.558ns  (logic 0.634ns (24.784%)  route 1.924ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 36.169 - 31.250 ) 
    Source Clock Delay      (SCD):    4.571ns = ( 14.988 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.357    14.988    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X56Y72         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.402    15.390 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691    16.081    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X56Y72         LUT2 (Prop_lut2_I1_O)        0.232    16.313 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.233    17.546    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X72Y78         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.427    35.733    usb_control/IFCLK
    SLICE_X72Y78         LUT1 (Prop_lut1_I0_O)        0.084    35.817 r  usb_control/usbcmdfifo_16depth_i_1/O
                         net (fo=5, routed)           0.352    36.169    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X72Y78         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.159    36.327    
                         clock uncertainty           -0.035    36.292    
    SLICE_X72Y78         FDPE (Recov_fdpe_C_PRE)     -0.292    36.000    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.000    
                         arrival time                         -17.546    
  -------------------------------------------------------------------
                         slack                                 18.453    

Slack (MET) :             18.730ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        2.450ns  (logic 0.489ns (19.961%)  route 1.961ns (80.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 36.357 - 31.250 ) 
    Source Clock Delay      (SCD):    4.591ns = ( 15.008 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.377    15.008    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y64         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDPE (Prop_fdpe_C_Q)         0.384    15.392 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.866    16.258    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I0_O)        0.105    16.363 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.095    17.458    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X28Y62         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.596    35.902    usb_ifclk_OBUF
    SLICE_X28Y63         LUT1 (Prop_lut1_I0_O)        0.084    35.986 r  usb_data_fifo_8192depth_i_2/O
                         net (fo=5, routed)           0.371    36.357    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X28Y62         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.159    36.515    
                         clock uncertainty           -0.035    36.480    
    SLICE_X28Y62         FDPE (Recov_fdpe_C_PRE)     -0.292    36.188    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.188    
                         arrival time                         -17.458    
  -------------------------------------------------------------------
                         slack                                 18.730    

Slack (MET) :             18.730ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        2.450ns  (logic 0.489ns (19.961%)  route 1.961ns (80.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 36.357 - 31.250 ) 
    Source Clock Delay      (SCD):    4.591ns = ( 15.008 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.377    15.008    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y64         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDPE (Prop_fdpe_C_Q)         0.384    15.392 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.866    16.258    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I0_O)        0.105    16.363 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.095    17.458    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X28Y62         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.596    35.902    usb_ifclk_OBUF
    SLICE_X28Y63         LUT1 (Prop_lut1_I0_O)        0.084    35.986 r  usb_data_fifo_8192depth_i_2/O
                         net (fo=5, routed)           0.371    36.357    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X28Y62         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.159    36.515    
                         clock uncertainty           -0.035    36.480    
    SLICE_X28Y62         FDPE (Recov_fdpe_C_PRE)     -0.292    36.188    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.188    
                         arrival time                         -17.458    
  -------------------------------------------------------------------
                         slack                                 18.730    

Slack (MET) :             18.730ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        2.450ns  (logic 0.489ns (19.961%)  route 1.961ns (80.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 36.357 - 31.250 ) 
    Source Clock Delay      (SCD):    4.591ns = ( 15.008 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.377    15.008    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y64         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDPE (Prop_fdpe_C_Q)         0.384    15.392 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.866    16.258    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I0_O)        0.105    16.363 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.095    17.458    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X28Y62         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.596    35.902    usb_ifclk_OBUF
    SLICE_X28Y63         LUT1 (Prop_lut1_I0_O)        0.084    35.986 r  usb_data_fifo_8192depth_i_2/O
                         net (fo=5, routed)           0.371    36.357    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X28Y62         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.159    36.515    
                         clock uncertainty           -0.035    36.480    
    SLICE_X28Y62         FDPE (Recov_fdpe_C_PRE)     -0.292    36.188    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.188    
                         arrival time                         -17.458    
  -------------------------------------------------------------------
                         slack                                 18.730    

Slack (MET) :             19.476ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.872ns  (logic 0.353ns (40.501%)  route 0.519ns (59.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 35.554 - 31.250 ) 
    Source Clock Delay      (SCD):    4.571ns = ( 14.988 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.357    14.988    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y71         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDPE (Prop_fdpe_C_Q)         0.353    15.341 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.519    15.860    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y72         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.248    35.554    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y72         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
                         clock pessimism              0.243    35.796    
                         clock uncertainty           -0.035    35.761    
    SLICE_X55Y72         FDPE (Recov_fdpe_C_PRE)     -0.425    35.336    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         35.336    
                         arrival time                         -15.860    
  -------------------------------------------------------------------
                         slack                                 19.476    

Slack (MET) :             19.617ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.727ns  (logic 0.353ns (48.553%)  route 0.374ns (51.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 35.574 - 31.250 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 15.011 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.380    15.011    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y62         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDPE (Prop_fdpe_C_Q)         0.353    15.364 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.374    15.738    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X37Y64         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.268    35.574    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y64         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
                         clock pessimism              0.242    35.815    
                         clock uncertainty           -0.035    35.780    
    SLICE_X37Y64         FDPE (Recov_fdpe_C_PRE)     -0.425    35.355    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         35.355    
                         arrival time                         -15.738    
  -------------------------------------------------------------------
                         slack                                 19.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.895ns  (logic 0.232ns (25.928%)  route 0.663ns (74.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns = ( 12.933 - 10.417 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 11.906 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.566    11.906    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X36Y64         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.133    12.039 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.151    12.190    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.099    12.289 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.512    12.801    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X28Y62         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.035    12.621    usb_ifclk_OBUF
    SLICE_X28Y63         LUT1 (Prop_lut1_I0_O)        0.056    12.677 r  usb_data_fifo_8192depth_i_2/O
                         net (fo=5, routed)           0.256    12.933    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X28Y62         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.246    12.687    
    SLICE_X28Y62         FDPE (Remov_fdpe_C_PRE)     -0.095    12.592    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -12.592    
                         arrival time                          12.801    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.895ns  (logic 0.232ns (25.928%)  route 0.663ns (74.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns = ( 12.933 - 10.417 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 11.906 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.566    11.906    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X36Y64         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.133    12.039 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.151    12.190    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.099    12.289 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.512    12.801    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X28Y62         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.035    12.621    usb_ifclk_OBUF
    SLICE_X28Y63         LUT1 (Prop_lut1_I0_O)        0.056    12.677 r  usb_data_fifo_8192depth_i_2/O
                         net (fo=5, routed)           0.256    12.933    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X28Y62         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.246    12.687    
    SLICE_X28Y62         FDPE (Remov_fdpe_C_PRE)     -0.095    12.592    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.592    
                         arrival time                          12.801    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.895ns  (logic 0.232ns (25.928%)  route 0.663ns (74.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns = ( 12.933 - 10.417 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 11.906 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.566    11.906    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X36Y64         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.133    12.039 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.151    12.190    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.099    12.289 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.512    12.801    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X28Y62         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.035    12.621    usb_ifclk_OBUF
    SLICE_X28Y63         LUT1 (Prop_lut1_I0_O)        0.056    12.677 r  usb_data_fifo_8192depth_i_2/O
                         net (fo=5, routed)           0.256    12.933    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X28Y62         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.246    12.687    
    SLICE_X28Y62         FDPE (Remov_fdpe_C_PRE)     -0.095    12.592    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -12.592    
                         arrival time                          12.801    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.304ns  (logic 0.133ns (43.744%)  route 0.171ns (56.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 12.422 - 10.417 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 11.907 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.567    11.907    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y62         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDPE (Prop_fdpe_C_Q)         0.133    12.040 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.171    12.211    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X37Y64         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.836    12.422    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y64         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
                         clock pessimism             -0.501    11.921    
    SLICE_X37Y64         FDPE (Remov_fdpe_C_PRE)     -0.142    11.779    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        -11.779    
                         arrival time                          12.211    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.363ns  (logic 0.133ns (36.681%)  route 0.230ns (63.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 12.407 - 10.417 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 11.894 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.554    11.894    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y71         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDPE (Prop_fdpe_C_Q)         0.133    12.027 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.230    12.257    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y72         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.821    12.407    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y72         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
                         clock pessimism             -0.500    11.907    
    SLICE_X55Y72         FDPE (Remov_fdpe_C_PRE)     -0.142    11.765    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        -11.765    
                         arrival time                          12.257    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.065ns  (logic 0.191ns (17.932%)  route 0.874ns (82.068%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 12.796 - 10.417 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 11.894 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.554    11.894    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y72         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDPE (Prop_fdpe_C_Q)         0.146    12.040 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.212    12.252    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X56Y72         LUT2 (Prop_lut2_I0_O)        0.045    12.297 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.662    12.959    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X72Y78         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.922    12.508    usb_control/IFCLK
    SLICE_X72Y78         LUT1 (Prop_lut1_I0_O)        0.056    12.564 r  usb_control/usbcmdfifo_16depth_i_1/O
                         net (fo=5, routed)           0.232    12.796    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X72Y78         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.246    12.550    
    SLICE_X72Y78         FDPE (Remov_fdpe_C_PRE)     -0.095    12.455    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -12.455    
                         arrival time                          12.959    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.065ns  (logic 0.191ns (17.932%)  route 0.874ns (82.068%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 12.796 - 10.417 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 11.894 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.554    11.894    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y72         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDPE (Prop_fdpe_C_Q)         0.146    12.040 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.212    12.252    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X56Y72         LUT2 (Prop_lut2_I0_O)        0.045    12.297 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.662    12.959    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X72Y78         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.922    12.508    usb_control/IFCLK
    SLICE_X72Y78         LUT1 (Prop_lut1_I0_O)        0.056    12.564 r  usb_control/usbcmdfifo_16depth_i_1/O
                         net (fo=5, routed)           0.232    12.796    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X72Y78         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.246    12.550    
    SLICE_X72Y78         FDPE (Remov_fdpe_C_PRE)     -0.095    12.455    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.455    
                         arrival time                          12.959    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.065ns  (logic 0.191ns (17.932%)  route 0.874ns (82.068%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 12.796 - 10.417 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 11.894 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.554    11.894    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y72         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDPE (Prop_fdpe_C_Q)         0.146    12.040 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.212    12.252    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X56Y72         LUT2 (Prop_lut2_I0_O)        0.045    12.297 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.662    12.959    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X72Y78         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.922    12.508    usb_control/IFCLK
    SLICE_X72Y78         LUT1 (Prop_lut1_I0_O)        0.056    12.564 r  usb_control/usbcmdfifo_16depth_i_1/O
                         net (fo=5, routed)           0.232    12.796    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X72Y78         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.246    12.550    
    SLICE_X72Y78         FDPE (Remov_fdpe_C_PRE)     -0.095    12.455    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -12.455    
                         arrival time                          12.959    
  -------------------------------------------------------------------
                         slack                                  0.504    





