#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat May 13 17:52:59 2023
# Process ID: 11132
# Current directory: E:/Arm/item/robei/item/step_top
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5672 E:\Arm\item\robei\item\step_top\step_top.xpr
# Log file: E:/Arm/item/robei/item/step_top/vivado.log
# Journal file: E:/Arm/item/robei/item/step_top\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Arm/item/robei/item/step_top/step_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 906.047 ; gain = 160.289
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {E:/Arm/item/robei/item/step_top/step_top.runs/impl_1/step_top.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/Arm/item/robei/item/step_top/step_top.runs/impl_1/step_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/Arm/item/robei/item/step_top/step_top.runs/impl_1/step_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Arm/item/robei/item/step_top/step_top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat May 13 19:25:20 2023] Launched synth_1...
Run output will be captured here: E:/Arm/item/robei/item/step_top/step_top.runs/synth_1/runme.log
[Sat May 13 19:25:20 2023] Launched impl_1...
Run output will be captured here: E:/Arm/item/robei/item/step_top/step_top.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/Arm/item/robei/item/step_top/step_top.runs/impl_1/step_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" Line 29. Module key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.step_control
Compiling module xil_defaultlib.step_top
Compiling module xil_defaultlib.step_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/xsim.dir/step_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May 13 19:55:17 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1658.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_tb_behav -key {Behavioral:sim_1:Functional:step_tb} -tclbatch {step_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source step_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1667.273 ; gain = 30.816
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1669.449 ; gain = 0.816
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/step_tb/u_step_top/A_step_control/stepper_step}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1675.477 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1675.477 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/step_tb/u_step_top/step_num}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 1675.902 ; gain = 0.426
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/step_tb/u_step_top/status}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1675.902 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/step_tb/u_step_top/key_value}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" Line 29. Module key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.step_control
Compiling module xil_defaultlib.step_top
Compiling module xil_defaultlib.step_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1684.055 ; gain = 4.246
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1686.859 ; gain = 2.742
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/Arm/item/robei/item/step_top/step_top.runs/impl_1/step_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 13 23:08:54 2023...
