<?xml version="1.0" encoding="utf-8"?>
<component>
<name>prreg</name>
<vendor>fpga</vendor>
<version>1.0</version>
<library>fpga_lib</library>
        <memoryMaps>
                <memoryMap>
                        <name>protocol_checker</name>
                        <addressBlock>
                                <register>
                                        <name>afu_intf_dfh</name>
                                        <addressOffset>0x0</addressOffset>
                                        <size>64</size>
                                        <lock></lock>
                                        <description>afu_intf_dfh</description>
                                        <reset>
                                                <value>0x3000010000002010</value>
                                        </reset>

                                        <field>
                                                <name>feature_type</name>
                                                <bitOffset>60</bitOffset>
                                                <reset>0x3</reset>
                                                <bitWidth>4</bitWidth>
                                                <access>RO</access>
                                                <description>Feature Type = Private Feature</description>
                                        </field> 
                                        <field>
                                                <name>Reserved41</name>
                                                <bitOffset>41</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>19</bitWidth>
                                                <access>RsvdZ</access>
                                                <description>Reserved</description>
                                        </field> 
                                        <field>
                                                <name>eol</name>
                                                <bitOffset>40</bitOffset>
                                                <reset>0x1</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RO</access>
                                                <description>End of List</description>
                                        </field> 
                                        <field>
                                                <name>next_dfh_byte_offset</name>
                                                <bitOffset>16</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>24</bitWidth>
                                                <access>RO</access>
                                                <description>Next DFH Byte offset</description>
                                        </field> 
                                        <field>
                                                <name>feature_rev</name>
                                                <bitOffset>12</bitOffset>
                                                <reset>0x2</reset>
                                                <bitWidth>4</bitWidth>
                                                <access>RO</access>
                                                <description>feature revision</description>
                                        </field> 
                                        <field>
                                                <name>feature_id</name>
                                                <bitOffset>0</bitOffset>
                                                <reset>0x10</reset>
                                                <bitWidth>12</bitWidth>
                                                <access>RO</access>
                                                <description>feature ID</description>
                                        </field> 
                                </register>
                                <register>
                                        <name>afu_intf_scratchpad</name>
                                        <addressOffset>0x8</addressOffset>
                                        <size>64</size>
                                        <lock></lock>
                                        <description>afu_intf_scratchpad</description>
                                        <reset>
                                                <value>0x0000000000000000</value>
                                        </reset>

                                        <field>
                                                <name>scratchpad</name>
                                                <bitOffset>0</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>64</bitWidth>
                                                <access>RW</access>
                                                <description>Scratchpad.</description>
                                        </field> 
                                </register>
                                <register>
                                        <name>afu_intf_error</name>
                                        <addressOffset>0x10</addressOffset>
                                        <size>64</size>
                                        <lock></lock>
                                        <description>afu_intf_error</description>
                                        <reset>
                                                <value>0x0000000000000000</value>
                                        </reset>

                                        <field>
                                                <name>Reserved32</name>
                                                <bitOffset>32</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>32</bitWidth>
                                                <access>RsvdZ</access>
                                                <description>Reserved</description>
                                        </field> 
                                        <field>
                                                <name>blocking_traffic</name>
                                                <bitOffset>31</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RO</access>
                                                <description>When a one is returned from this bit, it signifies that the RTL is blocking traffic as a result of the protocol error logic detecting an error.</description>
                                        </field> 
                                        <field>
                                                <name>Reserved29</name>
                                                <bitOffset>29</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>2</bitWidth>
                                                <access>RsvdZ</access>
                                                <description>Reserved</description>
                                        </field> 
                                        <field>
                                                <name>vf_num</name>
                                                <bitOffset>18</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>11</bitWidth>
                                                <access>RO</access>
                                                <description>VF NUM</description>
                                        </field> 
                                        <field>
                                                <name>vf_flr_access</name>
                                                <bitOffset>17</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RO</access>
                                                <description>VF FLR Access Error from Port Reset FSM</description>
                                        </field> 
                                        <field>
                                                <name>Reserved15</name>
                                                <bitOffset>15</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>2</bitWidth>
                                                <access>RsvdZ</access>
                                                <description>Reserved</description>
                                        </field> 
                                        <field>
                                                <name>malformed_tlp_err</name>
                                                <bitOffset>14</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RW1CS</access>
                                                <description>AFU PCIe TLP contains unsupported format type.</description>
                                        </field> 
                                        <field>
                                                <name>max_payload_err</name>
                                                <bitOffset>13</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RW1CS</access>
                                                <description>AFU memory write payload size exceeds max payload length limit.</description>
                                        </field> 
                                        <field>
                                                <name>max_read_req_size_err</name>
                                                <bitOffset>12</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RW1CS</access>
                                                <description>AFU memory read request size exceeds max payload length limit.</description>
                                        </field> 
                                        <field>
                                                <name>max_tag_err</name>
                                                <bitOffset>11</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RW1CS</access>
                                                <description>AFU memory read request tag value exceeds the maximum supported tag count.</description>
                                        </field> 
                                        <field>
                                                <name>Reserved9</name>
                                                <bitOffset>9</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>2</bitWidth>
                                                <access>RsvdZ</access>
                                                <description>Reserved</description>
                                        </field> 
                                        <field>
                                                <name>unexp_mmio_rsp_err</name>
                                                <bitOffset>8</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RW1CS</access>
                                                <description>AFU is sending an MMIO read response with no matching MMIO read request.</description>
                                        </field> 
                                        <field>
                                                <name>mmio_timeout_err</name>
                                                <bitOffset>7</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RW1CS</access>
                                                <description>AFU is not responding to an MMIO read request within the pre-defined response timeout</description>
                                        </field> 
                                        <field>
                                                <name>Reserved5</name>
                                                <bitOffset>5</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>2</bitWidth>
                                                <access>RsvdZ</access>
                                                <description>Reserved</description>
                                        </field> 
                                        <field>
                                                <name>mmio_data_payload_overrun_err</name>
                                                <bitOffset>4</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RW1CS</access>
                                                <description>The number of data payload sent by AFU for a given MMIO response (cplD) is more than the data length specified in the response.</description>
                                        </field> 
                                        <field>
                                                <name>mmio_insufficient_data_err</name>
                                                <bitOffset>3</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RW1CS</access>
                                                <description>The number of data payload sent by AFU for a given MMIO response (cplD) is less than the data length specified in the response.</description>
                                        </field> 
                                        <field>
                                                <name>tx_mwr_data_payload_overrun_err</name>
                                                <bitOffset>2</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RW1CS</access>
                                                <description>The number of data payload words sent by the AFU for a memory write request is more than the data length specified in the request.</description>
                                        </field> 
                                        <field>
                                                <name>tx_mwr_insufficient_data_err</name>
                                                <bitOffset>1</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RW1CS</access>
                                                <description>The number of data payload words sent by the AFU for a memory write request is less than the data length specified in the request.</description>
                                        </field> 
                                        <field>
                                                <name>Reserved0</name>
                                                <bitOffset>0</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RsvdZ</access>
                                                <description>Reserved</description>
                                        </field> 
                                </register>
                                <register>
                                        <name>afu_intf_first_error</name>
                                        <addressOffset>0x18</addressOffset>
                                        <size>64</size>
                                        <lock></lock>
                                        <description>afu_intf_first_error</description>
                                        <reset>
                                                <value>0x0000000000000000</value>
                                        </reset>

                                        <field>
                                                <name>Reserved29</name>
                                                <bitOffset>29</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>35</bitWidth>
                                                <access>RsvdZ</access>
                                                <description>Reserved</description>
                                        </field> 
                                        <field>
                                                <name>vf_num_ferr</name>
                                                <bitOffset>18</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>11</bitWidth>
                                                <access>RO</access>
                                                <description>VF NUM</description>
                                        </field> 
                                        <field>
                                                <name>vf_flr_access_ferr</name>
                                                <bitOffset>17</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RO</access>
                                                <description>VF FLR Access Error from Port Reset FSM</description>
                                        </field> 
                                        <field>
                                                <name>Reserved15</name>
                                                <bitOffset>15</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>2</bitWidth>
                                                <access>RsvdZ</access>
                                                <description>Reserved</description>
                                        </field> 
                                        <field>
                                                <name>malformed_tlp_ferr</name>
                                                <bitOffset>14</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RW1CS</access>
                                                <description>AFU PCIe TLP contains unsupported format type.</description>
                                        </field> 
                                        <field>
                                                <name>max_payload_ferr</name>
                                                <bitOffset>13</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RW1CS</access>
                                                <description>AFU PCIe TLP contains unsupported format type.</description>
                                        </field> 
                                        <field>
                                                <name>max_read_req_size_ferr</name>
                                                <bitOffset>12</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RW1CS</access>
                                                <description>AFU memory read request size exceeds max payload length limit.</description>
                                        </field> 
                                        <field>
                                                <name>max_tag_ferr</name>
                                                <bitOffset>11</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RW1CS</access>
                                                <description>AFU memory read request tag value exceeds the maximum supported tag count.</description>
                                        </field> 
                                        <field>
                                                <name>Reserved9</name>
                                                <bitOffset>9</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>2</bitWidth>
                                                <access>RsvdZ</access>
                                                <description>Reserved</description>
                                        </field> 
                                        <field>
                                                <name>unexp_mmio_rsp_ferr</name>
                                                <bitOffset>8</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RW1CS</access>
                                                <description>AFU is sending an MMIO read response with no matching MMIO read request.</description>
                                        </field> 
                                        <field>
                                                <name>mmio_timeout_ferr</name>
                                                <bitOffset>7</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RW1CS</access>
                                                <description>AFU is not responding to an MMIO read request within the pre-defined response timeout</description>
                                        </field> 
                                        <field>
                                                <name>Reserved5</name>
                                                <bitOffset>5</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>2</bitWidth>
                                                <access>RsvdZ</access>
                                                <description>Reserved</description>
                                        </field> 
                                        <field>
                                                <name>mmio_data_payload_overrun_ferr</name>
                                                <bitOffset>4</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RW1CS</access>
                                                <description>The number of data payload sent by AFU for a given MMIO response (cplD) is more than the data length specified in the response.</description>
                                        </field> 
                                        <field>
                                                <name>mmio_insufficient_data_ferr</name>
                                                <bitOffset>3</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RW1CS</access>
                                                <description>The number of data payload sent by AFU for a given MMIO response (cplD) is less than the data length specified in the response.</description>
                                        </field> 
                                        <field>
                                                <name>tx_mwr_data_payload_overrun_ferr</name>
                                                <bitOffset>2</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RW1CS</access>
                                                <description>The number of data payload words sent by the AFU for a memory write request is more than the data length specified in the request.</description>
                                        </field> 
                                        <field>
                                                <name>tx_mwr_insufficient_data_ferr</name>
                                                <bitOffset>1</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RW1CS</access>
                                                <description>The number of data payload words sent by the AFU for a memory write request is less than the data length specified in the request.</description>
                                        </field> 
                                        <field>
                                                <name>Reserved0</name>
                                                <bitOffset>0</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>RsvdZ</access>
                                                <description>Reserved</description>
                                        </field> 
                                </register>
                                <register>
                                        <name>mmio_timeout_addr</name>
                                        <addressOffset>0x20</addressOffset>
                                        <size>64</size>
                                        <lock></lock>
                                        <description>mmio_timeout_addr</description>
                                        <reset>
                                                <value>0x0000000000000000</value>
                                        </reset>

                                        <field>
                                                <name>Reserved32</name>
                                                <bitOffset>32</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>32</bitWidth>
                                                <access>RsvdZ</access>
                                                <description>Reserved</description>
                                        </field> 
                                        <field>
                                                <name>mmio_timeout_addr</name>
                                                <bitOffset>0</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>32</bitWidth>
                                                <access>ROS</access>
                                                <description>When bit 63 of register 0x028, timeout_regs_frozen,  is set, this register will hold the lower 32 bits of the read transaction from the host that did not receive a completion in 40960 clock cycles and therefore timed out. Additionally bit 7 of register 0x010 or register 0x018 mmio_timeout will be set.</description>
                                        </field> 
                                </register>
                                <register>
                                        <name>mmio_timeout_info</name>
                                        <addressOffset>0x28</addressOffset>
                                        <size>64</size>
                                        <lock></lock>
                                        <description>mmio_timeout_info</description>
                                        <reset>
                                                <value>0x0000000000000000</value>
                                        </reset>

                                        <field>
                                                <name>timeout_regs_frozen</name>
                                                <bitOffset>63</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>ROS</access>
                                                <description>When this bit is set it indicates that a read transaction from the host that did not receive a completion in 40960 clock cycles and therefore timed out. The data in registers 0x020 and 0x028 are valid and hold the read request information that timed out.</description>
                                        </field> 
                                        <field>
                                                <name>Reserved36</name>
                                                <bitOffset>36</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>27</bitWidth>
                                                <access>RsvdZ</access>
                                                <description>Reserved</description>
                                        </field> 
                                        <field>
                                                <name>mmio_timeout_tag</name>
                                                <bitOffset>28</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>8</bitWidth>
                                                <access>ROS</access>
                                                <description>This holds the tag that was in the header of the memory read that timed out. The content of this register is only valid when bit 64 of this register is set. You will also see bit 7 of register 0x010 or register 0x018 mmio_timeout set.</description>
                                        </field> 
                                        <field>
                                                <name>Reserved26</name>
                                                <bitOffset>26</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>2</bitWidth>
                                                <access>RsvdZ</access>
                                                <description>Reserved</description>
                                        </field> 
                                        <field>
                                                <name>mmio_timeout_dw0_len</name>
                                                <bitOffset>16</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>10</bitWidth>
                                                <access>ROS</access>
                                                <description>This holds the dw0_len that was in the header of the memory read that timed out. The content of this register is only valid when bit 64 of this register is set. You will also see bit 7 of register 0x010 or register 0x018 mmio_timeout set.</description>
                                        </field> 
                                        <field>
                                                <name>mmio_timeout_requester_id</name>
                                                <bitOffset>0</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>16</bitWidth>
                                                <access>ROS</access>
                                                <description>This holds the requester_id that was in the header of the memory read that timed out. The content of this register is only valid when bit 64 of this register is set You will also see bit 7 of register 0x010 or register 0x018 mmio_timeout set.</description>
                                        </field> 
                                </register>
                                <register>
                                        <name>mmio_immediate_frozen_reg</name>
                                        <addressOffset>0x30</addressOffset>
                                        <size>64</size>
                                        <lock></lock>
                                        <description>mmio_immediate_frozen_reg</description>
                                        <reset>
                                                <value>0x0000000000000000</value>
                                        </reset>

                                        <field>
                                                <name>Reserved2</name>
                                                <bitOffset>2</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>62</bitWidth>
                                                <access>RsvdZ</access>
                                                <description>Reserved</description>
                                        </field> 
                                        <field>
                                                <name>tx_hdr_is_pu_mode</name>
                                                <bitOffset>1</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>ROS</access>
                                                <description>When this bit is set it indicates the data in registers x038 through 0x050 are a power user header. Otherwise it is a Data Mover header</description>
                                        </field> 
                                        <field>
                                                <name>mmio_immediate_frozen</name>
                                                <bitOffset>0</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>1</bitWidth>
                                                <access>ROS</access>
                                                <description>When this bit is set it indicates all the data in registers 0x030 through 0x050 are valid and hold the header form the errored transaction.</description>
                                        </field> 
                                </register>
                                <register>
                                        <name>mmio_tx_header_error_255_192</name>
                                        <addressOffset>0x38</addressOffset>
                                        <size>64</size>
                                        <lock></lock>
                                        <description>mmio_tx_header_error_255_192</description>
                                        <reset>
                                                <value>0x0000000000000000</value>
                                        </reset>

                                        <field>
                                                <name>tx_header_error_255_192</name>
                                                <bitOffset>0</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>64</bitWidth>
                                                <access>ROS</access>
                                                <description>Currently returns all zeros and is not implemented. This is a place holder in case this information us needed.</description>
                                        </field> 
                                </register>
                                <register>
                                        <name>mmio_tx_header_error_191_128</name>
                                        <addressOffset>0x40</addressOffset>
                                        <size>64</size>
                                        <lock></lock>
                                        <description>mmio_tx_header_error_191_128</description>
                                        <reset>
                                                <value>0x0000000000000000</value>
                                        </reset>

                                        <field>
                                                <name>tx_header_error_191_128</name>
                                                <bitOffset>0</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>64</bitWidth>
                                                <access>ROS</access>
                                                <description>Currently returns all zeros and is not implemented. This is a place holder in case this information us needed.</description>
                                        </field> 
                                </register>
                                <register>
                                        <name>mmio_tx_header_error_127_64</name>
                                        <addressOffset>0x48</addressOffset>
                                        <size>64</size>
                                        <lock></lock>
                                        <description>mmio_tx_header_error_127_64</description>
                                        <reset>
                                                <value>0x0000000000000000</value>
                                        </reset>

                                        <field>
                                                <name>tx_header_error_127_64</name>
                                                <bitOffset>0</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>64</bitWidth>
                                                <access>ROS</access>
                                                <description>Contains bits 127:64 of the header when the error indicated in register 0x18 occured.</description>
                                        </field> 
                                </register>
                                <register>
                                        <name>mmio_tx_header_error_63_00</name>
                                        <addressOffset>0x50</addressOffset>
                                        <size>64</size>
                                        <lock></lock>
                                        <description>mmio_tx_header_error_63_00</description>
                                        <reset>
                                                <value>0x0000000000000000</value>
                                        </reset>

                                        <field>
                                                <name>tx_header_error_63_00</name>
                                                <bitOffset>0</bitOffset>
                                                <reset>0x0</reset>
                                                <bitWidth>64</bitWidth>
                                                <access>ROS</access>
                                                <description>Contains bits 63:0 of the header when the error indicated in register 0x18 occured.</description>
                                        </field> 
                                </register>
                        </addressBlock>
                </memoryMap>
        </memoryMaps>
</component>
