<stg><name>gen_pwm</name>


<trans_list>

<trans id="22" from="1" to="2">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="23" from="2" to="2">
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %duty) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %freq) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_r) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %freq_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %freq) nounwind

]]></node>
<StgValue><ssdm name="freq_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %duty_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %duty) nounwind

]]></node>
<StgValue><ssdm name="duty_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [14 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %i = phi i31 [ 0, %0 ], [ %i_1, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="31">
<![CDATA[
:1  %i_cast = zext i31 %i to i32

]]></node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp = icmp slt i32 %i_cast, %freq_read

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %i_1 = add i31 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %2, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_1 = icmp slt i32 %i_cast, %duty_read

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="1">
<![CDATA[
:1  %storemerge = zext i1 %tmp_1 to i8

]]></node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i8P(i8* %out_r, i8 %storemerge) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="24" name="duty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="duty"/></StgValue>
</port>
<port id="25" name="freq" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="freq"/></StgValue>
</port>
<port id="26" name="out_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="28" from="_ssdm_op_SpecBitsMap" to="stg_3" fromId="27" toId="3">
</dataflow>
<dataflow id="29" from="duty" to="stg_3" fromId="24" toId="3">
</dataflow>
<dataflow id="30" from="_ssdm_op_SpecBitsMap" to="stg_4" fromId="27" toId="4">
</dataflow>
<dataflow id="31" from="freq" to="stg_4" fromId="25" toId="4">
</dataflow>
<dataflow id="32" from="_ssdm_op_SpecBitsMap" to="stg_5" fromId="27" toId="5">
</dataflow>
<dataflow id="33" from="out_r" to="stg_5" fromId="26" toId="5">
</dataflow>
<dataflow id="35" from="_ssdm_op_SpecTopModule" to="stg_6" fromId="34" toId="6">
</dataflow>
<dataflow id="37" from="str" to="stg_6" fromId="36" toId="6">
</dataflow>
<dataflow id="39" from="_ssdm_op_Read.ap_auto.i32" to="freq_read" fromId="38" toId="7">
</dataflow>
<dataflow id="40" from="freq" to="freq_read" fromId="25" toId="7">
</dataflow>
<dataflow id="41" from="_ssdm_op_Read.ap_auto.i32" to="duty_read" fromId="38" toId="8">
</dataflow>
<dataflow id="42" from="duty" to="duty_read" fromId="24" toId="8">
</dataflow>
<dataflow id="44" from="_ssdm_op_SpecInterface" to="stg_9" fromId="43" toId="9">
</dataflow>
<dataflow id="46" from="stg_45" to="stg_9" fromId="45" toId="9">
</dataflow>
<dataflow id="48" from="p_str" to="stg_9" fromId="47" toId="9">
</dataflow>
<dataflow id="49" from="stg_45" to="stg_9" fromId="45" toId="9">
</dataflow>
<dataflow id="50" from="stg_45" to="stg_9" fromId="45" toId="9">
</dataflow>
<dataflow id="51" from="stg_45" to="stg_9" fromId="45" toId="9">
</dataflow>
<dataflow id="52" from="stg_45" to="stg_9" fromId="45" toId="9">
</dataflow>
<dataflow id="54" from="p_str1" to="stg_9" fromId="53" toId="9">
</dataflow>
<dataflow id="55" from="p_str1" to="stg_9" fromId="53" toId="9">
</dataflow>
<dataflow id="56" from="p_str1" to="stg_9" fromId="53" toId="9">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecResourceLimit" to="stg_10" fromId="57" toId="10">
</dataflow>
<dataflow id="60" from="stg_59" to="stg_10" fromId="59" toId="10">
</dataflow>
<dataflow id="62" from="p_str2" to="stg_10" fromId="61" toId="10">
</dataflow>
<dataflow id="63" from="p_str1" to="stg_10" fromId="53" toId="10">
</dataflow>
<dataflow id="64" from="p_str1" to="stg_10" fromId="53" toId="10">
</dataflow>
<dataflow id="65" from="p_str1" to="stg_10" fromId="53" toId="10">
</dataflow>
<dataflow id="67" from="stg_66" to="i" fromId="66" toId="12">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="68" from="stg_11" to="i" fromId="11" toId="12">
</dataflow>
<dataflow id="69" from="i_1" to="i" fromId="15" toId="12">
<BackEdge/>
<condition id="13">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="70" from="stg_20" to="i" fromId="20" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="71" from="i" to="i_cast" fromId="12" toId="13">
</dataflow>
<dataflow id="72" from="i_cast" to="tmp" fromId="13" toId="14">
</dataflow>
<dataflow id="73" from="freq_read" to="tmp" fromId="7" toId="14">
</dataflow>
<dataflow id="74" from="i" to="i_1" fromId="12" toId="15">
</dataflow>
<dataflow id="76" from="stg_75" to="i_1" fromId="75" toId="15">
</dataflow>
<dataflow id="77" from="tmp" to="stg_16" fromId="14" toId="16">
</dataflow>
<dataflow id="78" from="i_cast" to="tmp_1" fromId="13" toId="17">
</dataflow>
<dataflow id="79" from="duty_read" to="tmp_1" fromId="8" toId="17">
</dataflow>
<dataflow id="80" from="tmp_1" to="storemerge" fromId="17" toId="18">
</dataflow>
<dataflow id="82" from="_ssdm_op_Write.ap_auto.i8P" to="stg_19" fromId="81" toId="19">
</dataflow>
<dataflow id="83" from="out_r" to="stg_19" fromId="26" toId="19">
</dataflow>
<dataflow id="84" from="storemerge" to="stg_19" fromId="18" toId="19">
</dataflow>
<dataflow id="85" from="tmp" to="stg_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
