INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_4/project_4.srcs/sim_1/new/carry_lookahead_adder_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'carry_lookahead_adder_4_bit'
