// Seed: 1216280065
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input wor id_2,
    input uwire id_3,
    output wand id_4,
    input supply0 id_5,
    output tri id_6,
    input wor id_7,
    output tri0 id_8
);
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri id_4
    , id_40,
    output supply1 id_5,
    output supply0 id_6,
    input wor id_7,
    input tri0 id_8,
    input tri id_9,
    input supply1 id_10,
    input tri0 id_11,
    input wor id_12,
    input tri1 id_13,
    input supply0 id_14,
    input tri0 id_15,
    input tri id_16,
    input supply0 id_17,
    output uwire id_18,
    inout supply0 id_19
    , id_41,
    input wor id_20,
    input wand id_21,
    input supply1 id_22,
    input uwire id_23,
    output wor id_24,
    input wire id_25,
    input uwire id_26,
    output supply0 id_27,
    output wire id_28,
    output wand id_29
    , id_42,
    output supply0 id_30,
    input tri0 id_31,
    input uwire id_32
    , id_43,
    output tri id_33,
    output supply1 id_34,
    input tri0 id_35,
    output wand id_36,
    input tri1 id_37,
    output wand id_38
);
  initial begin
    if (id_22) id_41 = id_37;
    else id_40 = 1;
  end
  id_44(
      .id_0(), .id_1(id_14 - id_37)
  ); module_0(
      id_40, id_9, id_23, id_7, id_34, id_23, id_42, id_20, id_43
  );
  wire id_45;
  assign id_28 = 1;
endmodule
