{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670047430897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670047430903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 03 01:03:50 2022 " "Processing started: Sat Dec 03 01:03:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670047430903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047430903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectVGA -c projectVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectVGA -c projectVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047430903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670047431327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670047431327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670047439169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047439169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670047439171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047439171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670047439172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047439172 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "projectVGA.v(471) " "Verilog HDL information at projectVGA.v(471): always construct contains both blocking and non-blocking assignments" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 471 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670047439175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START projectVGA.v(100) " "Verilog HDL Declaration information at projectVGA.v(100): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670047439175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectvga.v 1 1 " "Found 1 design units, including 1 entities, in source file projectvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectVGA " "Found entity 1: projectVGA" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670047439176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047439176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670047439177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047439177 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand lfsr.v(4) " "Verilog HDL Declaration warning at lfsr.v(4): \"rand\" is SystemVerilog-2005 keyword" {  } { { "lfsr.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/lfsr.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1670047439178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670047439178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047439178 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand lfsr2.v(4) " "Verilog HDL Declaration warning at lfsr2.v(4): \"rand\" is SystemVerilog-2005 keyword" {  } { { "lfsr2.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/lfsr2.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1670047439180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr2.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr2 " "Found entity 1: lfsr2" {  } { { "lfsr2.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/lfsr2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670047439180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047439180 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand lfsr3.v(4) " "Verilog HDL Declaration warning at lfsr3.v(4): \"rand\" is SystemVerilog-2005 keyword" {  } { { "lfsr3.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/lfsr3.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1670047439181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr3.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr3 " "Found entity 1: lfsr3" {  } { { "lfsr3.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/lfsr3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670047439182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047439182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670047439183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047439183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_decimal_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file three_decimal_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_decimal_vals " "Found entity 1: three_decimal_vals" {  } { { "three_decimal_vals.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/three_decimal_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670047439184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047439184 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min_time projectVGA.v(32) " "Verilog HDL Implicit Net warning at projectVGA.v(32): created implicit net for \"min_time\"" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047439184 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ten_sec_time projectVGA.v(32) " "Verilog HDL Implicit Net warning at projectVGA.v(32): created implicit net for \"ten_sec_time\"" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047439185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "one_sec_time projectVGA.v(32) " "Verilog HDL Implicit Net warning at projectVGA.v(32): created implicit net for \"one_sec_time\"" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047439185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projectVGA " "Elaborating entity \"projectVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670047439264 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shoot_cond projectVGA.v(49) " "Verilog HDL or VHDL warning at projectVGA.v(49): object \"shoot_cond\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670047439267 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "car_y_next projectVGA.v(109) " "Verilog HDL or VHDL warning at projectVGA.v(109): object \"car_y_next\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670047439267 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "car_y_delta_next projectVGA.v(115) " "Verilog HDL or VHDL warning at projectVGA.v(115): object \"car_y_delta_next\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670047439268 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "car_y_b projectVGA.v(118) " "Verilog HDL or VHDL warning at projectVGA.v(118): object \"car_y_b\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670047439268 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obstacle_1_x_next projectVGA.v(125) " "Verilog HDL or VHDL warning at projectVGA.v(125): object \"obstacle_1_x_next\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670047439268 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obstacle_1_x_delta_next projectVGA.v(131) " "Verilog HDL or VHDL warning at projectVGA.v(131): object \"obstacle_1_x_delta_next\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670047439268 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obstacle_1_x_r projectVGA.v(133) " "Verilog HDL or VHDL warning at projectVGA.v(133): object \"obstacle_1_x_r\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670047439268 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obstacle_2_x_next projectVGA.v(141) " "Verilog HDL or VHDL warning at projectVGA.v(141): object \"obstacle_2_x_next\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670047439268 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obstacle_2_x_delta_next projectVGA.v(147) " "Verilog HDL or VHDL warning at projectVGA.v(147): object \"obstacle_2_x_delta_next\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670047439269 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obstacle_2_x_r projectVGA.v(149) " "Verilog HDL or VHDL warning at projectVGA.v(149): object \"obstacle_2_x_r\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670047439269 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obstacle_3_x_next projectVGA.v(157) " "Verilog HDL or VHDL warning at projectVGA.v(157): object \"obstacle_3_x_next\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670047439269 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obstacle_3_x_delta_next projectVGA.v(163) " "Verilog HDL or VHDL warning at projectVGA.v(163): object \"obstacle_3_x_delta_next\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670047439269 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obstacle_3_x_r projectVGA.v(165) " "Verilog HDL or VHDL warning at projectVGA.v(165): object \"obstacle_3_x_r\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670047439269 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bullet_x_next projectVGA.v(173) " "Verilog HDL or VHDL warning at projectVGA.v(173): object \"bullet_x_next\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670047439269 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bullet_x_r projectVGA.v(181) " "Verilog HDL or VHDL warning at projectVGA.v(181): object \"bullet_x_r\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670047439270 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projectVGA.v(106) " "Verilog HDL assignment warning at projectVGA.v(106): truncated value with size 32 to match size of target (1)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670047439271 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 9 projectVGA.v(541) " "Verilog HDL assignment warning at projectVGA.v(541): truncated value with size 64 to match size of target (9)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670047439285 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 projectVGA.v(542) " "Verilog HDL assignment warning at projectVGA.v(542): truncated value with size 64 to match size of target (8)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670047439286 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 9 projectVGA.v(567) " "Verilog HDL assignment warning at projectVGA.v(567): truncated value with size 64 to match size of target (9)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670047439286 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 projectVGA.v(568) " "Verilog HDL assignment warning at projectVGA.v(568): truncated value with size 64 to match size of target (8)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670047439286 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 9 projectVGA.v(614) " "Verilog HDL assignment warning at projectVGA.v(614): truncated value with size 64 to match size of target (9)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670047439287 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 projectVGA.v(615) " "Verilog HDL assignment warning at projectVGA.v(615): truncated value with size 64 to match size of target (8)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670047439288 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 9 projectVGA.v(646) " "Verilog HDL assignment warning at projectVGA.v(646): truncated value with size 64 to match size of target (9)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670047439289 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 projectVGA.v(647) " "Verilog HDL assignment warning at projectVGA.v(647): truncated value with size 64 to match size of target (8)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670047439289 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 9 projectVGA.v(678) " "Verilog HDL assignment warning at projectVGA.v(678): truncated value with size 64 to match size of target (9)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670047439289 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 projectVGA.v(679) " "Verilog HDL assignment warning at projectVGA.v(679): truncated value with size 64 to match size of target (8)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670047439290 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 9 projectVGA.v(710) " "Verilog HDL assignment warning at projectVGA.v(710): truncated value with size 64 to match size of target (9)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670047439291 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 projectVGA.v(711) " "Verilog HDL assignment warning at projectVGA.v(711): truncated value with size 64 to match size of target (8)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670047439291 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 9 projectVGA.v(744) " "Verilog HDL assignment warning at projectVGA.v(744): truncated value with size 64 to match size of target (9)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670047439292 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 projectVGA.v(745) " "Verilog HDL assignment warning at projectVGA.v(745): truncated value with size 64 to match size of target (8)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670047439292 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 9 projectVGA.v(1003) " "Verilog HDL assignment warning at projectVGA.v(1003): truncated value with size 64 to match size of target (9)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 1003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670047439316 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 projectVGA.v(1004) " "Verilog HDL assignment warning at projectVGA.v(1004): truncated value with size 64 to match size of target (8)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670047439316 "|projectVGA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "projectVGA.v(526) " "Verilog HDL Case Statement information at projectVGA.v(526): all case item expressions in this case statement are onehot" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 526 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670047439316 "|projectVGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done projectVGA.v(20) " "Output port \"done\" at projectVGA.v(20) has no driver" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670047439417 "|projectVGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:my_lfsr_1 " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:my_lfsr_1\"" {  } { { "projectVGA.v" "my_lfsr_1" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047440601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr2 lfsr2:my_lfsr_2 " "Elaborating entity \"lfsr2\" for hierarchy \"lfsr2:my_lfsr_2\"" {  } { { "projectVGA.v" "my_lfsr_2" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047440602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr3 lfsr3:my_lfsr_3 " "Elaborating entity \"lfsr3\" for hierarchy \"lfsr3:my_lfsr_3\"" {  } { { "projectVGA.v" "my_lfsr_3" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047440603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_decimal_vals three_decimal_vals:my_three_decial " "Elaborating entity \"three_decimal_vals\" for hierarchy \"three_decimal_vals:my_three_decial\"" {  } { { "projectVGA.v" "my_three_decial" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047440604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_decimal_vals.v(14) " "Verilog HDL assignment warning at three_decimal_vals.v(14): truncated value with size 32 to match size of target (4)" {  } { { "three_decimal_vals.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/three_decimal_vals.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670047440605 "|projectVGA|three_decimal_vals:my_three_decial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_decimal_vals.v(15) " "Verilog HDL assignment warning at three_decimal_vals.v(15): truncated value with size 32 to match size of target (4)" {  } { { "three_decimal_vals.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/three_decimal_vals.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670047440605 "|projectVGA|three_decimal_vals:my_three_decial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_decimal_vals.v(16) " "Verilog HDL assignment warning at three_decimal_vals.v(16): truncated value with size 32 to match size of target (4)" {  } { { "three_decimal_vals.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/three_decimal_vals.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670047440605 "|projectVGA|three_decimal_vals:my_three_decial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment three_decimal_vals:my_three_decial\|seven_segment:seven_segment_one_digit " "Elaborating entity \"seven_segment\" for hierarchy \"three_decimal_vals:my_three_decial\|seven_segment:seven_segment_one_digit\"" {  } { { "three_decimal_vals.v" "seven_segment_one_digit" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/three_decimal_vals.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047440605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:my_vga " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:my_vga\"" {  } { { "projectVGA.v" "my_vga" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047440607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:my_vga\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:my_vga\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/vga_adapter/vga_adapter.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047440608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:my_vga\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:my_vga\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/vga_adapter/vga_adapter.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047440648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:my_vga\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:my_vga\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/vga_adapter/vga_adapter.v" 214 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047440648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:my_vga\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:my_vga\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440648 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/vga_adapter/vga_adapter.v" 214 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670047440648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhg1 " "Found entity 1: altsyncram_vhg1" {  } { { "db/altsyncram_vhg1.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/db/altsyncram_vhg1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670047440687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047440687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhg1 vga_adapter:my_vga\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated " "Elaborating entity \"altsyncram_vhg1\" for hierarchy \"vga_adapter:my_vga\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047440687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ua " "Found entity 1: decode_5ua" {  } { { "db/decode_5ua.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/db/decode_5ua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670047440725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047440725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5ua vga_adapter:my_vga\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\|decode_5ua:decode2 " "Elaborating entity \"decode_5ua\" for hierarchy \"vga_adapter:my_vga\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\|decode_5ua:decode2\"" {  } { { "db/altsyncram_vhg1.tdf" "decode2" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/db/altsyncram_vhg1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047440725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/db/decode_u9a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670047440770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047440770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u9a vga_adapter:my_vga\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\|decode_u9a:rden_decode_b " "Elaborating entity \"decode_u9a\" for hierarchy \"vga_adapter:my_vga\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\|decode_u9a:rden_decode_b\"" {  } { { "db/altsyncram_vhg1.tdf" "rden_decode_b" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/db/altsyncram_vhg1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047440770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/db/mux_gob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670047440810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047440810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob vga_adapter:my_vga\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\|mux_gob:mux3 " "Elaborating entity \"mux_gob\" for hierarchy \"vga_adapter:my_vga\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\|mux_gob:mux3\"" {  } { { "db/altsyncram_vhg1.tdf" "mux3" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/db/altsyncram_vhg1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047440810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:my_vga\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:my_vga\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/vga_adapter/vga_adapter.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047440813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:my_vga\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:my_vga\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047440840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:my_vga\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:my_vga\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047440841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:my_vga\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:my_vga\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047440841 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670047440841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:my_vga\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:my_vga\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/vga_adapter/vga_adapter.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047440842 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "projectVGA.v" "Mod2" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 699 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670047454199 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "projectVGA.v" "Mod1" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 667 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670047454199 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "projectVGA.v" "Mod0" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 635 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670047454199 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670047454199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 699 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047454240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047454240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047454240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047454240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670047454240 ""}  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 699 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670047454240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7bm " "Found entity 1: lpm_divide_7bm" {  } { { "db/lpm_divide_7bm.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/db/lpm_divide_7bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670047454275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047454275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670047454286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047454286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/db/alt_u_div_c7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670047454327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047454327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670047454389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047454389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670047454436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047454436 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670047455357 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lfsr.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/lfsr.v" 11 -1 0 } } { "lfsr2.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/lfsr2.v" 11 -1 0 } } { "lfsr3.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/lfsr3.v" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670047455613 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670047455613 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670047458632 "|projectVGA|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670047458632 "|projectVGA|done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670047458632 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670047458936 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "70 " "70 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670047462421 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/output_files/projectVGA.map.smsg " "Generated suppressed messages file C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/output_files/projectVGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047462632 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670047463209 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670047463209 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "plot " "No output dependent on input pin \"plot\"" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670047463736 "|projectVGA|plot"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shoot " "No output dependent on input pin \"shoot\"" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221203T012752Z-001/projectVGA/projectVGA.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670047463736 "|projectVGA|shoot"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670047463736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14250 " "Implemented 14250 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670047463736 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670047463736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14176 " "Implemented 14176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670047463736 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670047463736 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1670047463736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670047463736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670047463771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 03 01:04:23 2022 " "Processing ended: Sat Dec 03 01:04:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670047463771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670047463771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670047463771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670047463771 ""}
