regmap	,	V_177
"no control register resource\n"	,	L_57
of_clk_add_provider	,	F_58
clk_register	,	F_57
"must disable DFLL before removing driver\n"	,	L_67
DIV_ROUND_UP	,	F_24
DFLL_DROOP_CTRL	,	V_155
"failed to read DT parameter %s: %d\n"	,	L_38
DFLL_INTR_MIN_MASK	,	V_66
"no i2c_base resource\n"	,	L_59
DFLL_UNINITIALIZED	,	V_95
"failed to prepare ref_clk\n"	,	L_31
lut	,	V_170
i2c_reg	,	V_49
"missing i2c clock\n"	,	L_29
inode	,	V_129
"%s: Cannot unlock DFLL in %s mode\n"	,	L_11
CONFIG_DEBUG_FS	,	F_114
dfll_wmb	,	F_6
dev	,	V_12
dfll_i2c_readl	,	F_7
clk_rate_request	,	V_106
"rate"	,	L_22
DFLL_FREQ_REQ_MULT_SHIFT	,	V_88
seq_puts	,	F_71
"no opp above DFLL minimum voltage %d mV\n"	,	L_37
soc_clk	,	V_15
DFLL_I2C_CFG	,	V_6
attr_rate_set	,	F_69
"CONTROL REGISTERS:\n"	,	L_14
regulator_count_voltages	,	F_90
coef	,	V_84
regmap_get_device	,	F_100
dfll_set_frequency_request	,	F_39
DFLL_CTRL	,	V_7
"nvidia,sample-rate"	,	L_43
i2c_slave_addr	,	V_43
"of_clk_add_provider() failed\n"	,	L_13
DFLL_PARAMS_CF_PARAM_SHIFT	,	V_147
DFLL_I2C_CFG_SLAVE_ADDR_SHIFT_10BIT	,	V_44
DFLL_PARAMS_CG_PARAM_SHIFT	,	V_150
"cannot disable DFLL in %s mode\n"	,	L_7
"\nLUT:\n"	,	L_18
reset_control_deassert	,	F_84
vdd_reg	,	V_40
DFLL_PARAMS_CI_PARAM_SHIFT	,	V_149
of_node	,	V_114
GFP_KERNEL	,	V_189
"clock-output-names"	,	L_49
device	,	V_11
dfll_ctrl_mode	,	V_31
dfll_readl	,	F_1
"%s: Cannot lock DFLL in %s mode\n"	,	L_10
MAX_DFLL_VOLTAGES	,	V_37
"cannot enable DFLL in %s mode\n"	,	L_8
reg_uV	,	V_165
"tegra_dfll_fcpu"	,	L_19
DFLL_I2C_CFG_SIZE_MASK	,	V_47
devm_regulator_get	,	F_109
cvb	,	V_20
read_dt_param	,	F_96
i_private	,	V_131
DFLL_FREQ_REQ_FORCE_SHIFT	,	V_90
seq_printf	,	F_72
of_property_read_u32	,	F_97
dfll_set_mode	,	F_19
DFLL_OUTPUT_CFG_I2C_ENABLE	,	V_34
dfll_clk_hw	,	V_111
i2c_lut_size	,	V_58
monitor_data	,	V_116
DFLL_MONITOR_CTRL	,	V_157
EBUSY	,	V_193
dev_pm_opp_get_voltage	,	F_33
dfll_register_clk	,	F_56
vsel_reg	,	V_180
DFLL_MONITOR_DATA_VAL_SHIFT	,	V_124
DFLL_I2C_CLK_DIVISOR_FS_SHIFT	,	V_54
__raw_readl	,	F_2
dfll_calculate_rate_request	,	F_35
dfll_calc_monitored_rate	,	F_62
DFLL_OPEN_LOOP	,	V_10
DVCO_RATE_TO_MULT	,	F_37
clk_hw	,	V_103
dvco_rst	,	V_159
"DFLL clock init error\n"	,	L_65
di_err1	,	V_160
di_err2	,	V_161
cf	,	V_146
cg	,	V_85
"%s: Rate %lu is above dfll range\n"	,	L_5
seq_file	,	V_126
ci	,	V_148
lut_max	,	V_39
vsel_mask	,	V_181
dvco_rate	,	V_28
i	,	V_35
rate_fops	,	V_139
j	,	V_166
ENOENT	,	V_72
pm_runtime_get_sync	,	F_45
i2c_clk_rate	,	V_51
attr_enable_set	,	F_65
attr_lock_set	,	F_67
td	,	V_2
of_clk_del_provider	,	F_61
scale_bits	,	V_27
force_mode	,	V_144
DFLL_TUNE1	,	V_25
dfll_set_open_loop_config	,	F_46
s	,	V_119
"failed to prepare i2c_clk\n"	,	L_33
DFLL_TUNE0	,	V_23
S_IWUSR	,	V_135
DFLL_I2C_VDD_REG_ADDR	,	V_50
v	,	V_118
DFLL_I2C_CLK_DIVISOR	,	V_57
"missing clock-output-names property\n"	,	L_50
DFLL_INTR_MAX_MASK	,	V_65
of_property_read_bool	,	F_104
last_req	,	V_99
platform_device	,	V_184
DFLL_FREQ_REQ	,	V_94
uV	,	V_163
tune_range	,	V_17
"couldn't build I2C LUT\n"	,	L_41
dfll_lock	,	F_47
pre_scaler_rate	,	V_120
post_scaler_rate	,	V_121
clk_unregister	,	F_59
DFLL_I2C_CFG_ARB_ENABLE	,	V_48
"soc"	,	L_26
dest	,	V_175
"couldn't parse device tree parameters\n"	,	L_56
"nvidia,cf"	,	L_45
tegra_dfll_runtime_resume	,	F_11
REF_CLK_CYC_PER_DVCO_SAMPLE	,	V_117
DFLL_MONITOR_DATA	,	V_122
dfll_init_i2c_if	,	F_23
dfll_enable	,	F_44
i2c_clk	,	V_16
DFLL_OUTPUT_CFG	,	V_33
MULT_TO_DVCO_RATE	,	F_38
"missing ref clock\n"	,	L_25
reset_control_assert	,	F_88
req	,	V_74
dev_pm_opp_find_freq_floor	,	F_93
ret	,	V_13
uv	,	V_71
dfll_writel	,	F_3
"\nI2C and INTR REGISTERS:\n"	,	L_16
err_out	,	V_137
"no voltage map entry rounding to %d uV\n"	,	L_35
lut_index	,	V_36
REF_CLOCK_RATE	,	V_158
"nvidia,droop-ctrl"	,	L_42
opp	,	V_70
"couldn't get vmax opp, empty opp table?\n"	,	L_36
clk_get_rate	,	F_82
v_max	,	V_167
"nvidia,cg"	,	L_47
tegra_dfll_unregister	,	F_115
find_vdd_map_entry_min	,	F_91
name	,	V_109
"unexpected ref clk rate %lu, expecting %lu"	,	L_30
of_property_read_string	,	F_105
dfll_i2c_set_output_enabled	,	F_20
platform_get_resource	,	F_111
"could not enable register clock: %d\n"	,	L_2
DFLL_I2C_CLK_DIVISOR_HS_SHIFT	,	V_55
dfll_init_clks	,	F_80
private	,	V_127
BUG_ON	,	F_25
dfll_clk_determine_rate	,	F_54
dfll_request_rate	,	F_41
"failed to prepare soc_clk\n"	,	L_32
dfll_fetch_i2c_params	,	F_98
dfll_scale_dvco_rate	,	F_18
tune0_low	,	V_22
dev_err	,	F_14
offs	,	V_3
dvco_target_rate	,	V_82
force_val	,	V_83
debugfs_create_dir	,	F_76
dev_pm_opp_get_freq	,	F_94
rate	,	V_68
"%s: Rate %lu is too low\n"	,	L_4
param	,	V_174
selector	,	V_169
lut_safe	,	V_59
mode_name	,	V_96
DFLL_CONFIG	,	V_143
dfll_rate_req	,	V_73
dev_pm_opp	,	V_69
DFLL_FREQ_REQ_FREQ_VALID	,	V_92
devm_clk_get	,	F_81
dfll_init	,	F_83
start	,	V_192
find_lut_index_for_rate	,	F_27
n_voltages	,	V_164
DFLL_OUTPUT_FORCE	,	V_63
FORCE_MAX	,	V_87
clk_unprepare	,	F_87
"couldn't ioremap DFLL control registers\n"	,	L_58
i2c_fs_rate	,	V_52
dfll_clk_recalc_rate	,	F_53
DFLL_CONFIG_DIV_MASK	,	V_142
cg_scale	,	V_151
dvco_rate_min	,	V_75
DFLL_FREQ_REQ_SCALE_MAX	,	V_30
DFLL_FREQ_REQ_SCALE_SHIFT	,	V_89
DFLL_CLOSED_LOOP	,	V_100
clk_disable	,	F_15
dfll_clk	,	V_113
base	,	V_4
pm_runtime_put_sync	,	F_43
ENOMEM	,	V_133
dev_get_drvdata	,	F_12
cpu_dfll_data	,	V_21
regulator_list_hardware_vsel	,	F_22
i2c_client	,	V_179
"ref"	,	L_24
enable_fops	,	V_136
attr_rate_get	,	F_68
"couldn't get vdd_cpu regulator\n"	,	L_53
to_i2c_client	,	F_101
hw	,	V_104
of_clk_src_simple_get	,	V_115
enable	,	V_32
lut_base	,	V_42
DIV_ROUND_CLOSEST	,	F_36
"couldn't ioremap i2c_controller_base resource\n"	,	L_62
clamp	,	F_40
val	,	V_5
init	,	V_112
tegra_dfll_soc_data	,	V_186
dfll_i2c_wmb	,	F_9
"%s: Cannot lock DFLL at rate 0\n"	,	L_9
single_open	,	F_74
clk_enable	,	F_13
"no voltage map entry for %d uV\n"	,	L_34
dfll_tune_low	,	F_17
dfll_debug_init	,	F_75
DFLL_FREQ_REQ_SCALE_MASK	,	V_102
dfll_clk_is_enabled	,	F_49
__func__	,	V_77
"DFLL clock registration error\n"	,	L_12
dfll_i2c_writel	,	F_8
mult_bits	,	V_81
"dvco"	,	L_54
debugfs_remove_recursive	,	F_78
ENODEV	,	V_191
"could not enable i2c clock: %d\n"	,	L_3
EPERM	,	V_97
min_millivolts	,	V_173
DFLL_PARAMS_FORCE_MODE_SHIFT	,	V_145
"regulator unsuitable for DFLL I2C operation\n"	,	L_40
DFLL_OUTPUT_CFG_MIN_SHIFT	,	V_62
lut_min	,	V_38
debugfs_create_file	,	F_77
FREQ_MAX	,	V_80
set_clock_trimmers_low	,	V_26
DFLL_PARAMS	,	V_153
out	,	V_172
init_clock_trimmers	,	V_162
regulator_list_voltage	,	F_34
file	,	V_130
__raw_writel	,	F_5
DFLL_TUNE_LOW	,	V_18
clk_hw_to_dfll	,	F_50
"couldn't ioremap lut_base resource\n"	,	L_64
DFLL_FREQ_REQ_FORCE_MASK	,	V_91
pm_runtime_disable	,	F_117
"lock"	,	L_21
dfll_read_monitor_rate	,	F_63
droop_ctrl	,	V_154
attr_lock_get	,	F_66
"no tegra_dfll_soc_data provided\n"	,	L_51
"DFLL clk registration failed\n"	,	L_66
clk_req	,	V_107
err	,	V_176
max	,	F_95
rcu_read_lock	,	F_28
"couldn't ioremap i2c_base resource\n"	,	L_60
tegra_dfll_runtime_suspend	,	F_16
dfll_clk_set_rate	,	F_55
"enable"	,	L_20
dfll_unlock	,	F_48
EINVAL	,	V_78
attr_enable_get	,	F_64
attr_registers_show	,	F_70
"nvidia,ci"	,	L_46
"no i2c_controller_base resource\n"	,	L_61
sample_rate	,	V_141
clk_prepare	,	F_85
"couldn't get dvco reset\n"	,	L_55
"could not enable ref clock: %d\n"	,	L_1
"no lut_base resource\n"	,	L_63
"registers"	,	L_23
dfll_is_running	,	F_10
FORCE_MIN	,	V_86
"nvidia,cg-scale"	,	L_48
data	,	V_125
soc	,	V_19
i2c_lut	,	V_41
dfll_set_default_params	,	F_79
DFLL_INTR_STS	,	V_67
"nvidia,force-mode"	,	L_44
DFLL_OUTPUT_CFG_SAFE_SHIFT	,	V_60
DFLL_FREQ_REQ_FORCE_ENABLE	,	V_93
attr_registers_fops	,	V_140
"vdd-cpu"	,	L_52
dfll_clk_enable	,	F_51
mode	,	V_9
DFLL_PARAMS_CG_SCALE	,	V_152
i2c_dev	,	V_178
pdev	,	V_185
u32	,	T_1
ref_rate	,	V_79
ULONG_MAX	,	V_171
regulator_get_hardware_vsel_register	,	F_102
tune1	,	V_24
dfll_init_out_if	,	F_26
S_IRUGO	,	V_134
resource	,	V_187
DFLL_INTR_EN	,	V_64
dfll_disable	,	F_42
lock_fops	,	V_138
DFLL_OUTPUT_CFG_MAX_SHIFT	,	V_61
PTR_ERR	,	F_32
DFLL_MONITOR_DATA_VAL_MASK	,	V_123
regulator_get_regmap	,	F_99
"%s: Cannot set DFLL rate in %s mode\n"	,	L_6
debugfs_dir	,	V_132
DFLL_MONITOR_CTRL_FREQ	,	V_156
dev_pm_opp_find_freq_ceil	,	F_29
i2c_controller_base	,	V_56
"\nINTEGRATED I2C CONTROLLER REGISTERS:\n"	,	L_17
dfll_clk_init_data	,	V_108
platform_set_drvdata	,	F_108
devm_kzalloc	,	F_107
platform_get_drvdata	,	F_116
DFLL_I2C_CFG_SLAVE_ADDR_10	,	V_45
scale	,	V_76
DFLL_I2C_STS	,	V_128
"missing soc clock\n"	,	L_27
v_opp	,	V_168
dfll_unregister_clk	,	F_60
devm_reset_control_get	,	F_110
attr_registers_open	,	F_73
parent_rate	,	V_105
mem	,	V_188
last_unrounded_rate	,	V_98
"[0x%02x] = 0x%08x\n"	,	L_15
dfll_fetch_common_params	,	F_103
addr	,	V_182
ok	,	V_183
IORESOURCE_MEM	,	V_190
DFLL_DISABLED	,	V_101
ref_clk	,	V_14
pm_runtime_enable	,	F_86
output_clock_name	,	V_110
"i2c"	,	L_28
devm_ioremap	,	F_112
rcu_read_unlock	,	F_31
WARN_ON	,	F_4
tegra_dfll_register	,	F_106
tegra_dfll	,	V_1
dfll_clk_disable	,	F_52
resource_size	,	F_113
u64	,	V_29
DFLL_I2C_CFG_SLAVE_ADDR_SHIFT_7BIT	,	V_46
find_vdd_map_entry_exact	,	F_89
dfll_build_i2c_lut	,	F_92
"nvidia,i2c-fs-rate"	,	L_39
DFLL_I2C_CLK_DIVISOR_MASK	,	V_53
i2c_base	,	V_8
dfll_load_i2c_lut	,	F_21
IS_ERR	,	F_30
