INFO: [VRFC 10-2263] Analyzing Verilog file "/home/afonso/Documents/VesPA-CPU_MEM_italian/VesPA-CPU_MEM_italian/VesPA Version 8bit ROM/aula.sim/sim_1/synth/func/xsim/tb_top_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Button_debounce
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module RegFile_blk_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module RegFile_blk_mem_gen_0_1
INFO: [VRFC 10-311] analyzing module RegFile_wrapper
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module interruptcontrol
INFO: [VRFC 10-311] analyzing module memoryAf
INFO: [VRFC 10-311] analyzing module memoryAf_axi_bram_ctrl_0_bram_0
INFO: [VRFC 10-311] analyzing module memoryAf_blk_mem_gen_0_1
INFO: [VRFC 10-311] analyzing module memoryAf_wrapper
INFO: [VRFC 10-311] analyzing module memoryHandler
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module RegFile_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module RegFile_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module RegFile_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module RegFile_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module RegFile_blk_mem_gen_0_0_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module RegFile_blk_mem_gen_0_0_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module RegFile_blk_mem_gen_0_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module RegFile_blk_mem_gen_0_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module RegFile_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module RegFile_blk_mem_gen_0_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module RegFile_blk_mem_gen_0_1_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module RegFile_blk_mem_gen_0_1_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module memoryAf_axi_bram_ctrl_0_bram_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module memoryAf_axi_bram_ctrl_0_bram_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module memoryAf_axi_bram_ctrl_0_bram_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module memoryAf_axi_bram_ctrl_0_bram_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module memoryAf_axi_bram_ctrl_0_bram_0_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module memoryAf_axi_bram_ctrl_0_bram_0_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module memoryAf_blk_mem_gen_0_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module memoryAf_blk_mem_gen_0_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module memoryAf_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module memoryAf_blk_mem_gen_0_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module memoryAf_blk_mem_gen_0_1_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module memoryAf_blk_mem_gen_0_1_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/afonso/Documents/VesPA-CPU_MEM_italian/VesPA-CPU_MEM_italian/VesPA Version 8bit ROM/aula.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
