// Seed: 93408513
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  input id_1;
  initial begin
    repeat (1) id_3 = 1;
  end
  always @(posedge 1 or negedge 1) begin
    id_4 <= 1;
  end
  logic id_5 = 1'b0 ^ id_5;
  defparam id_6.id_7 = id_1;
endmodule
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`timescale 1ps / 1 ps
module module_1;
  logic id_3 = 1'b0;
  assign id_3 = id_3;
  assign id_3 = id_3 ? 1 : (id_3) ? 1 == 1 : 1 - id_1;
endmodule
