

================================================================
== Vivado HLS Report for 'forward'
================================================================
* Date:           Fri May 24 00:15:54 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.080|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |                         |              |  Latency  |  Interval | Pipeline|
        |         Instance        |    Module    | min | max | min | max |   Type  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_forward_pool_fu_182  |forward_pool  |    ?|    ?|    ?|    ?|   none  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  2352|  2352|         2|          -|          -|  1176|    no    |
        |- Loop 2         |  2772|  2772|       198|          -|          -|    14|    no    |
        | + Loop 2.1      |   196|   196|        14|          -|          -|    14|    no    |
        |  ++ Loop 2.1.1  |    12|    12|         2|          -|          -|     6|    no    |
        |- Loop 3         |  2352|  2352|         2|          -|          -|  1176|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    178|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     280|    549|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    200|
|Register         |        -|      -|     168|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     448|    927|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+-----+-----+
    |         Instance        |    Module    | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+--------------+---------+-------+-----+-----+
    |grp_forward_pool_fu_182  |forward_pool  |        0|      0|  280|  549|
    +-------------------------+--------------+---------+-------+-----+-----+
    |Total                    |              |        0|      0|  280|  549|
    +-------------------------+--------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |ix_fu_217_p2                                     |     +    |      0|  0|  13|           4|           1|
    |iy_fu_229_p2                                     |     +    |      0|  0|  13|           4|           1|
    |iz_fu_279_p2                                     |     +    |      0|  0|  12|           3|           1|
    |next_mul_fu_285_p2                               |     +    |      0|  0|  13|           8|          11|
    |p_i0_1_fu_342_p2                                 |     +    |      0|  0|  13|          11|           1|
    |p_i0_fu_201_p2                                   |     +    |      0|  0|  13|          11|           1|
    |tmp1_fu_291_p2                                   |     +    |      0|  0|   9|          12|          12|
    |tmp_3_i_fu_296_p2                                |     +    |      0|  0|   9|          12|          12|
    |tmp_i_fu_259_p2                                  |     -    |      0|  0|  15|           9|           9|
    |exitcond5_i_fu_211_p2                            |   icmp   |      0|  0|   9|           4|           3|
    |exitcond6_i_fu_223_p2                            |   icmp   |      0|  0|   9|           4|           3|
    |exitcond_i_fu_273_p2                             |   icmp   |      0|  0|   9|           3|           3|
    |tmp_fu_195_p2                                    |   icmp   |      0|  0|  13|          11|          11|
    |tmp_s_fu_336_p2                                  |   icmp   |      0|  0|  13|          11|          11|
    |pool_layer_2_2_1_28_28_6_relu1_output_data_V_d0  |  select  |      0|  0|  15|           1|           1|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                            |          |      0|  0| 178|         108|          81|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                         | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                              |  50|         11|    1|         11|
    |p_i0_0_i1_reg_171                                      |   9|          2|   11|         22|
    |p_i0_0_i_reg_116                                       |   9|          2|   11|         22|
    |p_x_assign_reg_127                                     |   9|          2|    4|          8|
    |p_y_assign_reg_138                                     |   9|          2|    4|          8|
    |p_z_assign_reg_149                                     |   9|          2|    3|          6|
    |phi_mul_reg_160                                        |   9|          2|   11|         22|
    |pool_layer_2_2_1_28_28_6_output_data_V_address0        |  21|          4|   11|         44|
    |pool_layer_2_2_1_28_28_6_output_data_V_ce0             |  15|          3|    1|          3|
    |pool_layer_2_2_1_28_28_6_output_data_V_d0              |  15|          3|   16|         48|
    |pool_layer_2_2_1_28_28_6_output_data_V_we0             |  15|          3|    1|          3|
    |pool_layer_2_2_1_28_28_6_relu1_input_data_V_address0   |  15|          3|   11|         33|
    |pool_layer_2_2_1_28_28_6_relu1_output_data_V_address0  |  15|          3|   11|         33|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                  | 200|         42|   96|        263|
    +-------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  10|   0|   10|          0|
    |grp_forward_pool_fu_182_ap_start_reg  |   1|   0|    1|          0|
    |ix_reg_379                            |   4|   0|    4|          0|
    |iy_reg_387                            |   4|   0|    4|          0|
    |iz_reg_400                            |   3|   0|    3|          0|
    |next_mul_reg_405                      |  11|   0|   11|          0|
    |p_i0_0_i1_cast2_reg_420               |  11|   0|   64|         53|
    |p_i0_0_i1_reg_171                     |  11|   0|   11|          0|
    |p_i0_0_i_cast6_reg_353                |  11|   0|   64|         53|
    |p_i0_0_i_reg_116                      |  11|   0|   11|          0|
    |p_i0_1_reg_428                        |  11|   0|   11|          0|
    |p_i0_reg_361                          |  11|   0|   11|          0|
    |p_x_assign_cast5_reg_371              |   4|   0|   12|          8|
    |p_x_assign_reg_127                    |   4|   0|    4|          0|
    |p_y_assign_reg_138                    |   4|   0|    4|          0|
    |p_z_assign_reg_149                    |   3|   0|    3|          0|
    |phi_mul_reg_160                       |  11|   0|   11|          0|
    |tmp_4_i_reg_410                       |  32|   0|   64|         32|
    |tmp_i_cast_reg_392                    |  11|   0|   12|          1|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 168|   0|  315|        147|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|                       RTL Ports                       | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                                                 |  in |    1| ap_ctrl_hs |                    forward                   | return value |
|ap_rst                                                 |  in |    1| ap_ctrl_hs |                    forward                   | return value |
|ap_start                                               |  in |    1| ap_ctrl_hs |                    forward                   | return value |
|ap_done                                                | out |    1| ap_ctrl_hs |                    forward                   | return value |
|ap_idle                                                | out |    1| ap_ctrl_hs |                    forward                   | return value |
|ap_ready                                               | out |    1| ap_ctrl_hs |                    forward                   | return value |
|pool_layer_2_2_1_28_28_6_input_data_V_address0         | out |   13|  ap_memory |     pool_layer_2_2_1_28_28_6_input_data_V    |     array    |
|pool_layer_2_2_1_28_28_6_input_data_V_ce0              | out |    1|  ap_memory |     pool_layer_2_2_1_28_28_6_input_data_V    |     array    |
|pool_layer_2_2_1_28_28_6_input_data_V_q0               |  in |   16|  ap_memory |     pool_layer_2_2_1_28_28_6_input_data_V    |     array    |
|pool_layer_2_2_1_28_28_6_output_data_V_address0        | out |   11|  ap_memory |    pool_layer_2_2_1_28_28_6_output_data_V    |     array    |
|pool_layer_2_2_1_28_28_6_output_data_V_ce0             | out |    1|  ap_memory |    pool_layer_2_2_1_28_28_6_output_data_V    |     array    |
|pool_layer_2_2_1_28_28_6_output_data_V_we0             | out |    1|  ap_memory |    pool_layer_2_2_1_28_28_6_output_data_V    |     array    |
|pool_layer_2_2_1_28_28_6_output_data_V_d0              | out |   16|  ap_memory |    pool_layer_2_2_1_28_28_6_output_data_V    |     array    |
|pool_layer_2_2_1_28_28_6_output_data_V_q0              |  in |   16|  ap_memory |    pool_layer_2_2_1_28_28_6_output_data_V    |     array    |
|pool_layer_2_2_1_28_28_6_relu1_input_data_V_address0   | out |   11|  ap_memory |  pool_layer_2_2_1_28_28_6_relu1_input_data_V |     array    |
|pool_layer_2_2_1_28_28_6_relu1_input_data_V_ce0        | out |    1|  ap_memory |  pool_layer_2_2_1_28_28_6_relu1_input_data_V |     array    |
|pool_layer_2_2_1_28_28_6_relu1_input_data_V_we0        | out |    1|  ap_memory |  pool_layer_2_2_1_28_28_6_relu1_input_data_V |     array    |
|pool_layer_2_2_1_28_28_6_relu1_input_data_V_d0         | out |   16|  ap_memory |  pool_layer_2_2_1_28_28_6_relu1_input_data_V |     array    |
|pool_layer_2_2_1_28_28_6_relu1_input_data_V_q0         |  in |   16|  ap_memory |  pool_layer_2_2_1_28_28_6_relu1_input_data_V |     array    |
|pool_layer_2_2_1_28_28_6_relu1_output_data_V_address0  | out |   11|  ap_memory | pool_layer_2_2_1_28_28_6_relu1_output_data_V |     array    |
|pool_layer_2_2_1_28_28_6_relu1_output_data_V_ce0       | out |    1|  ap_memory | pool_layer_2_2_1_28_28_6_relu1_output_data_V |     array    |
|pool_layer_2_2_1_28_28_6_relu1_output_data_V_we0       | out |    1|  ap_memory | pool_layer_2_2_1_28_28_6_relu1_output_data_V |     array    |
|pool_layer_2_2_1_28_28_6_relu1_output_data_V_d0        | out |   15|  ap_memory | pool_layer_2_2_1_28_28_6_relu1_output_data_V |     array    |
|pool_layer_2_2_1_28_28_6_relu1_output_data_V_q0        |  in |   15|  ap_memory | pool_layer_2_2_1_28_28_6_relu1_output_data_V |     array    |
+-------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

