Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jul  9 16:12:13 2025
| Host         : GiridharKING running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_pipeline_wrapper_control_sets_placed.rpt
| Design       : design_pipeline_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   154 |
|    Minimum number of control sets                        |   154 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   514 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   154 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    27 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |    24 |
| >= 14 to < 16      |     2 |
| >= 16              |    56 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             714 |          203 |
| No           | No                    | Yes                    |              55 |           20 |
| No           | Yes                   | No                     |             393 |          143 |
| Yes          | No                    | No                     |            5126 |         1140 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |             930 |          288 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                  Clock Signal                                  |                                                                                                                                               Enable Signal                                                                                                                                               |                                                                                                                         Set/Reset Signal                                                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/dout[0]          |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]_0                                                                                                                                                                        | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_ready_i_reg                                                                                                                                                             | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                          | design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                       |                2 |              4 |         2.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                      | design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                        | design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/E[0]                                                                                                                                                                    | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                          |                3 |              4 |         1.33 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                 | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                        |                2 |              4 |         2.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                     | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                               | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                              |                3 |              4 |         1.33 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                1 |              5 |         5.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                               | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                2 |              5 |         2.50 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                1 |              5 |         5.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                 | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                2 |              5 |         2.50 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                2 |              5 |         2.50 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                2 |              5 |         2.50 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                    |                2 |              6 |         3.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                    |                4 |              6 |         1.50 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk | design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                          | design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                           | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                3 |              7 |         2.33 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                3 |              7 |         2.33 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                                          | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                3 |              8 |         2.67 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                              | design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                       |                3 |              8 |         2.67 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                2 |              8 |         4.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                             |                3 |              8 |         2.67 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                          | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                3 |              8 |         2.67 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                          | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                2 |              8 |         4.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                          | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                3 |              8 |         2.67 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                                          | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                2 |              8 |         4.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                          | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                2 |              8 |         4.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                                          | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                2 |              8 |         4.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[63].bram_wrdata_int[63]_i_1_n_0                                                                                                                                                         | design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_1_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                            |                2 |              8 |         4.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                                          | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                2 |              8 |         4.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_6[0]                                                                                                  | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0 |                2 |              9 |         4.50 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_3[0]                                                                                                  | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0 |                2 |              9 |         4.50 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_5[0]                                                                                                  | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0 |                2 |              9 |         4.50 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_1[0]                                                                                                  | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0 |                2 |              9 |         4.50 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg[0]                                                                                                    | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0 |                3 |              9 |         3.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_0[0]                                                                                                  | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0 |                2 |              9 |         4.50 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                                         | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                4 |              9 |         2.25 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_2[0]                                                                                                  | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0 |                2 |              9 |         4.50 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                       | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                4 |              9 |         2.25 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/E[0]                                                                                                                                                                                               | design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]                                                                        |                6 |              9 |         1.50 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_4[0]                                                                                                  | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0 |                2 |              9 |         4.50 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[0]                                                                                                                                 |                3 |             10 |         3.33 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                2 |             10 |         5.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                4 |             10 |         2.50 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk | design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/gen_symbols_out_default.symbols_out_remaining[9]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]            |                2 |             10 |         5.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]            |                2 |             10 |         5.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                2 |             10 |         5.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                2 |             10 |         5.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                4 |             10 |         2.50 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                4 |             11 |         2.75 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]            |                4 |             12 |         3.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                6 |             12 |         2.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                              | design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                       |                5 |             12 |         2.40 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                              |                                                                                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                4 |             12 |         3.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk | design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/CE                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk | design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                8 |             12 |         1.50 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk | design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_5                                                                                                                                                                                        |                                                                                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk | design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_3                                                                                                                                                                                     |                                                                                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk | design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk | design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_4                                                                                                                                                                                        |                                                                                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk | design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_3                                                                                                                                                                                        |                                                                                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk | design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk | design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk | design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                                                                                         |                                                                                                                                                                                                                                                                  |                5 |             12 |         2.40 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                3 |             12 |         4.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                7 |             12 |         1.71 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                          | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                5 |             13 |         2.60 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                                         | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                4 |             13 |         3.25 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0                                                                                                                                                                             |                3 |             13 |         4.33 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                              | design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                       |                4 |             14 |         3.50 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                7 |             14 |         2.00 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk | design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_20                                                                                              |                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk | design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                      |                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                           |                7 |             16 |         2.29 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk | design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_10                                                                                              |                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                  |                9 |             22 |         2.44 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                  |               15 |             22 |         1.47 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                           |                6 |             22 |         3.67 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                           |                6 |             22 |         3.67 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                              |                                                                                                                                                                                                                                                                  |                7 |             24 |         3.43 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                  |                9 |             24 |         2.67 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                  |               10 |             24 |         2.40 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                  |                8 |             24 |         3.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |               14 |             25 |         1.79 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                8 |             26 |         3.25 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                                  |                5 |             26 |         5.20 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                  |               10 |             26 |         2.60 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                  |               12 |             26 |         2.17 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                  |                5 |             26 |         5.20 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                         | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                8 |             26 |         3.25 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                | design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                |                4 |             32 |         8.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                 | design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                |                7 |             32 |         4.57 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |               18 |             32 |         1.78 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                        |               11 |             32 |         2.91 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                        |                8 |             32 |         4.00 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                  |                8 |             33 |         4.12 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                  |                8 |             33 |         4.12 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                           |                9 |             34 |         3.78 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                  |                5 |             34 |         6.80 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                                                  |               11 |             37 |         3.36 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                                                  |               10 |             37 |         3.70 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |               24 |             43 |         1.79 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |               17 |             43 |         2.53 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                       |               24 |             46 |         1.92 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                |               19 |             49 |         2.58 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                  |               12 |             53 |         4.42 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                  |               11 |             53 |         4.82 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk | design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                7 |             55 |         7.86 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                     | design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                       |                9 |             64 |         7.11 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[63].bram_wrdata_int[63]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                  |               15 |             64 |         4.27 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                       | design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[63].axi_rdata_int[63]_i_1_n_0                                                         |               10 |             64 |         6.40 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0                                                                                                                                                                                      |               11 |             64 |         5.82 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_enc_reg[0]_1[0]                                                                                                                          |                                                                                                                                                                                                                                                                  |               16 |             65 |         4.06 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                  |               14 |             65 |         4.64 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                                                  | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |               19 |             66 |         3.47 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                  |               15 |             67 |         4.47 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                                                  |               18 |             67 |         3.72 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                  |               19 |             67 |         3.53 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            | design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]_0[0]                                                                                                                          |                                                                                                                                                                                                                                                                  |               18 |             67 |         3.72 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                                                                           | design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[0]                                                                                                                                                                                               |               20 |             81 |         4.05 |
|  design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                  |               99 |            316 |         3.19 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                  |              112 |            444 |         3.96 |
|  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk | design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                  |              820 |           4940 |         6.02 |
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


