Release 14.4 - xst P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: TBIRD.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TBIRD.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TBIRD"
Output Format                      : NGC
Target Device                      : xc3s500e-4-ft256

---- Source Options
Top Module Name                    : TBIRD
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/danrwhitcomb/Documents/Lab3/lab3.vhd" in Library work.
Entity <tbird> compiled.
Entity <tbird> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TBIRD> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TBIRD> in library <work> (Architecture <behavioral>).
Entity <TBIRD> analyzed. Unit <TBIRD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <TBIRD>.
    Related source file is "/home/danrwhitcomb/Documents/Lab3/lab3.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 42                                             |
    | Inputs             | 4                                              |
    | Outputs            | 12                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | state$not0000             (positive)           |
    | Power Up State     | l1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 6-bit latch for signal <ilights>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <clk_en>.
    Found 32-bit up counter for signal <clkdiv>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <TBIRD> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1
 1-bit register                                        : 1
# Latches                                              : 1
 6-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:12]> with one-hot encoding.
-------------------------
 State   | Encoding
-------------------------
 l1      | 000000000001
 l2      | 001000000000
 l3      | 000010000000
 r1      | 000000010000
 r2      | 100000000000
 r3      | 000001000000
 alloff  | 000000100000
 allon   | 000000000010
 brakel1 | 000000000100
 brakel2 | 000100000000
 braker1 | 000000001000
 braker2 | 010000000000
-------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Latches                                              : 1
 6-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TBIRD> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TBIRD, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 45
 Flip-Flops                                            : 45

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TBIRD.ngr
Top Level Output File Name         : TBIRD
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 185
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 8
#      LUT3                        : 12
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 48
#      LUT4_L                      : 2
#      MUXCY                       : 39
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 51
#      FDE                         : 13
#      FDR                         : 32
#      LD                          : 6
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 4
#      OBUF                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-4 

 Number of Slices:                       55  out of   4656     1%  
 Number of Slice Flip Flops:             51  out of   9312     0%  
 Number of 4 input LUTs:                105  out of   9312     1%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    190     5%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 45    |
clk_en                             | BUFG                   | 6     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.628ns (Maximum Frequency: 150.879MHz)
   Minimum input arrival time before clock: 10.148ns
   Maximum output required time after clock: 4.479ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.628ns (frequency: 150.879MHz)
  Total number of paths / destination ports: 2018 / 90
-------------------------------------------------------------------------
Delay:               6.628ns (Levels of Logic = 10)
  Source:            clkdiv_21 (FF)
  Destination:       state_FSM_FFd3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clkdiv_21 to state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  clkdiv_21 (clkdiv_21)
     LUT4:I0->O            1   0.704   0.000  state_not00011_wg_lut<0> (state_not00011_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  state_not00011_wg_cy<0> (state_not00011_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  state_not00011_wg_cy<1> (state_not00011_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  state_not00011_wg_cy<2> (state_not00011_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  state_not00011_wg_cy<3> (state_not00011_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  state_not00011_wg_cy<4> (state_not00011_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  state_not00011_wg_cy<5> (state_not00011_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  state_not00011_wg_cy<6> (state_not00011_wg_cy<6>)
     MUXCY:CI->O          34   0.331   1.342  state_not00011_wg_cy<7> (clkdiv_cmp_eq0000)
     LUT2:I1->O           12   0.704   0.961  state_not00011 (state_not0001)
     FDE:CE                    0.555          state_FSM_FFd3
    ----------------------------------------
    Total                      6.628ns (3.703ns logic, 2.925ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_en'
  Clock period: 4.417ns (frequency: 226.398MHz)
  Total number of paths / destination ports: 7 / 6
-------------------------------------------------------------------------
Delay:               4.417ns (Levels of Logic = 3)
  Source:            ilights_0 (LATCH)
  Destination:       ilights_0 (LATCH)
  Source Clock:      clk_en falling
  Destination Clock: clk_en falling

  Data Path: ilights_0 to ilights_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.676   0.622  ilights_0 (ilights_0)
     LUT4:I0->O            1   0.704   0.424  ilights_mux0014<5>17_SW0 (N65)
     LUT4_L:I3->LO         1   0.704   0.275  ilights_mux0014<5>17 (ilights_mux0014<5>17)
     LUT3:I0->O            1   0.704   0.000  ilights_mux0014<5>23 (ilights_mux0014<5>)
     LD:D                      0.308          ilights_0
    ----------------------------------------
    Total                      4.417ns (3.096ns logic, 1.321ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_en'
  Total number of paths / destination ports: 118 / 6
-------------------------------------------------------------------------
Offset:              10.148ns (Levels of Logic = 8)
  Source:            Hazard (PAD)
  Destination:       ilights_2 (LATCH)
  Destination Clock: clk_en falling

  Data Path: Hazard to ilights_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.218   1.120  Hazard_IBUF (Hazard_IBUF)
     LUT4:I2->O            4   0.704   0.762  ilights_mux0014<1>31 (N8)
     LUT4:I0->O            1   0.704   0.424  ilights_mux0014<2>2_SW0 (N51)
     LUT4:I3->O            3   0.704   0.706  ilights_mux0014<2>2 (N6)
     LUT3:I0->O            1   0.704   0.000  ilights_mux0014<4>1_G (N76)
     MUXF5:I1->O           3   0.321   0.610  ilights_mux0014<4>1 (N01)
     LUT4:I1->O            1   0.704   0.455  ilights_mux0014<3>35 (ilights_mux0014<3>35)
     LUT3:I2->O            1   0.704   0.000  ilights_mux0014<3>37 (ilights_mux0014<3>)
     LD:D                      0.308          ilights_2
    ----------------------------------------
    Total                     10.148ns (6.071ns logic, 4.077ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 55 / 12
-------------------------------------------------------------------------
Offset:              5.825ns (Levels of Logic = 4)
  Source:            LeftTurn (PAD)
  Destination:       state_FSM_FFd7 (FF)
  Destination Clock: clk rising

  Data Path: LeftTurn to state_FSM_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.218   1.339  LeftTurn_IBUF (LeftTurn_IBUF)
     LUT2:I0->O            1   0.704   0.424  state_FSM_FFd7-In51 (state_FSM_FFd7-In51)
     LUT4:I3->O            1   0.704   0.424  state_FSM_FFd7-In60 (state_FSM_FFd7-In60)
     LUT4:I3->O            1   0.704   0.000  state_FSM_FFd7-In75 (state_FSM_FFd7-In)
     FDE:D                     0.308          state_FSM_FFd7
    ----------------------------------------
    Total                      5.825ns (3.638ns logic, 2.187ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_en'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.479ns (Levels of Logic = 1)
  Source:            ilights_5 (LATCH)
  Destination:       LC (PAD)
  Source Clock:      clk_en falling

  Data Path: ilights_5 to LC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.676   0.531  ilights_5 (ilights_5)
     OBUF:I->O                 3.272          LC_OBUF (LC)
    ----------------------------------------
    Total                      4.479ns (3.948ns logic, 0.531ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.91 secs
 
--> 


Total memory usage is 536664 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

