$date
	Sun Oct 23 03:54:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#873643
b1000 !
1"
#873646
b1000 &
b1000 %
1$
#873647
0"
#873650
b100 &
b100 %
#873654
b10 &
b10 %
#873658
b1 &
b1 %
1#
#873662
b0 &
0#
b0 %
0$
#1881117
b1101 !
1"
#1881118
b1101 &
b1101 %
1$
#1881119
0"
#1881122
b101000 &
b101000 %
#1881126
b10100 &
b10100 %
#1881130
b1010 &
b1010 %
#1881134
b101 &
b101 %
#1881138
b10000 &
b10000 %
#1881142
b1000 &
b1000 %
#1881146
b100 &
b100 %
#1881150
b10 &
b10 %
#1881154
b1 &
b1 %
1#
#1881158
b0 &
0#
b0 %
0$
#2897836
b101 !
1"
#2897838
b101 &
b101 %
1$
#2897839
0"
#2897842
b10000 &
b10000 %
#2897846
b1000 &
b1000 %
#2897850
b100 &
b100 %
#2897854
b10 &
b10 %
#2897858
b1 &
b1 %
1#
#2897862
b0 &
0#
b0 %
0$
#4500012
