\hypertarget{group__uart__addresses}{}\doxysection{UART Addresses}
\label{group__uart__addresses}\index{UART Addresses@{UART Addresses}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__uart__addresses_gab4fe2cb41dcc9d652b033f2e0a89d44b}{USART1\+\_\+\+BASE\+\_\+\+ADDRESS}}~(0x40011000)
\item 
\#define \mbox{\hyperlink{group__uart__addresses_ga4845766e4b9aa8b3c91bbf4a71652106}{USART2\+\_\+\+BASE\+\_\+\+ADDRESS}}~(0x40004400)
\item 
\#define \mbox{\hyperlink{group__uart__addresses_ga9df7340f186b0dea97f421c10936f608}{USART6\+\_\+\+BASE\+\_\+\+ADDRESS}}~(0x40011400)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__uart__addresses_gab4fe2cb41dcc9d652b033f2e0a89d44b}\label{group__uart__addresses_gab4fe2cb41dcc9d652b033f2e0a89d44b}} 
\index{UART Addresses@{UART Addresses}!USART1\_BASE\_ADDRESS@{USART1\_BASE\_ADDRESS}}
\index{USART1\_BASE\_ADDRESS@{USART1\_BASE\_ADDRESS}!UART Addresses@{UART Addresses}}
\doxysubsubsection{\texorpdfstring{USART1\_BASE\_ADDRESS}{USART1\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define USART1\+\_\+\+BASE\+\_\+\+ADDRESS~(0x40011000)}



{\ttfamily \#include $<$\mbox{\hyperlink{_u_a_r_t__interface_8h}{COTS/\+MCAL/\+UART/\+UART\+\_\+interface.\+h}}$>$}

USART1 base address in the memory 

Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00026}{26}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__uart__addresses_ga4845766e4b9aa8b3c91bbf4a71652106}\label{group__uart__addresses_ga4845766e4b9aa8b3c91bbf4a71652106}} 
\index{UART Addresses@{UART Addresses}!USART2\_BASE\_ADDRESS@{USART2\_BASE\_ADDRESS}}
\index{USART2\_BASE\_ADDRESS@{USART2\_BASE\_ADDRESS}!UART Addresses@{UART Addresses}}
\doxysubsubsection{\texorpdfstring{USART2\_BASE\_ADDRESS}{USART2\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define USART2\+\_\+\+BASE\+\_\+\+ADDRESS~(0x40004400)}



{\ttfamily \#include $<$\mbox{\hyperlink{_u_a_r_t__interface_8h}{COTS/\+MCAL/\+UART/\+UART\+\_\+interface.\+h}}$>$}

USART2 base address in the memory 

Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00032}{32}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__uart__addresses_ga9df7340f186b0dea97f421c10936f608}\label{group__uart__addresses_ga9df7340f186b0dea97f421c10936f608}} 
\index{UART Addresses@{UART Addresses}!USART6\_BASE\_ADDRESS@{USART6\_BASE\_ADDRESS}}
\index{USART6\_BASE\_ADDRESS@{USART6\_BASE\_ADDRESS}!UART Addresses@{UART Addresses}}
\doxysubsubsection{\texorpdfstring{USART6\_BASE\_ADDRESS}{USART6\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define USART6\+\_\+\+BASE\+\_\+\+ADDRESS~(0x40011400)}



{\ttfamily \#include $<$\mbox{\hyperlink{_u_a_r_t__interface_8h}{COTS/\+MCAL/\+UART/\+UART\+\_\+interface.\+h}}$>$}

USART6 base address in the memory 

Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00038}{38}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

