# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
RDI_APPROOT=/tools/Xilinx/Vitis/2022.1
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
MAKE_TERMOUT=/dev/pts/7
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/tools/Xilinx/Vitis/2022.1/bin
LC_ADDRESS=it_IT.UTF-8
XILINX_VIVADO=/tools/Xilinx/Vivado/2022.1
LC_NAME=it_IT.UTF-8
RDI_OPT_EXT=.o
RDI_INSTALLVER=2022.1
RDI_INSTALLROOT=/tools/Xilinx
RDI_PATCHROOT=
LC_MONETARY=it_IT.UTF-8
XILINX_XRT=/opt/xilinx/xrt
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/tools/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.1/lib/lnx64.o
PWD=/home/marcod/VitisFF/kernels
LOGNAME=marcod
XDG_SESSION_TYPE=tty
_RDI_DONT_SET_XILINX_AS_PATH=True
RDI_PREPEND_PATH=/tools/Xilinx/Vitis/2022.1/bin
XILINX_DSP=
MOTD_SHOWN=pam
HOME=/home/marcod
SYNTH_COMMON=/tools/Xilinx/Vitis/2022.1/scripts/rt/data
LANG=en_US.UTF-8
LC_PAPER=it_IT.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
XILINX_HLS=/tools/Xilinx/Vitis_HLS/2022.1
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
RDI_PROG=/tools/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++
XCL_EMULATION_MODE=sw_emu
SSH_CONNECTION=131.114.3.57 57158 131.114.2.21 22
RT_TCL_PATH=/tools/Xilinx/Vitis/2022.1/scripts/rt/base_tcl/tcl
MFLAGS=
XILINX_SDK=/tools/Xilinx/Vitis/2022.1
LESSCLOSE=/usr/bin/lesspipe %s %s
MAKEFLAGS=
XDG_SESSION_CLASS=user
PYTHONPATH=/opt/xilinx/xrt/python:
TERM=xterm-256color
LC_IDENTIFICATION=it_IT.UTF-8
LESSOPEN=| /usr/bin/lesspipe %s
USER=marcod
MAKE_TERMERR=/dev/pts/7
XILINX_PLANAHEAD=/tools/Xilinx/Vitis/2022.1
RDI_BASEROOT=/tools/Xilinx/Vitis
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2022.1/tps/lnx64
RDI_JAVA_VERSION=11.0.11_9
RDI_DATADIR=/tools/Xilinx/Vitis/2022.1/data
SHLVL=3
MAKELEVEL=1
LC_TELEPHONE=it_IT.UTF-8
LC_MEASUREMENT=it_IT.UTF-8
XILINX_VIVADO_HLS=/tools/Xilinx/Vivado/2022.1
XIL_CHECK_TCL_DEBUG=False
XDG_SESSION_ID=25893
LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.1/lib/lnx64.o:/tools/Xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/lib/:/tools/Xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/lib//server:/tools/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.1/lib/lnx64.o:/usr/local/lib64:/opt/xilinx/xrt/lib::/tools/Xilinx/Vitis/2022.1/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/tools/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.1/lib/lnx64.o:/usr/local/lib64:/opt/xilinx/xrt/lib::/tools/Xilinx/Vitis/2022.1/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/1000
SSH_CLIENT=131.114.3.57 57158 22
LC_TIME=it_IT.UTF-8
TCL_LIBRARY=/tools/Xilinx/Vitis/2022.1/tps/tcl/tcl8.5
LC_ALL=en_US.UTF-8
XDG_DATA_DIRS=/usr/local/share:/usr/share:/var/lib/snapd/desktop
PATH=/tools/Xilinx/Vivado/2022.1/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/Vitis/2022.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2022.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/Vitis/2022.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin:/tools/Xilinx/Vivado/2022.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2022.1/bin:/tools/Xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/bin:/tools/Xilinx/Vivado/2022.1/bin:/home/marcod/bin:/usr/local/bin:/opt/xilinx/xrt/bin:/tools/Xilinx/Vitis_HLS/2022.1/bin:/tools/Xilinx/Model_Composer/2022.1/bin:/tools/Xilinx/Vitis/2022.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2022.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2022.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2022.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2022.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2022.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2022.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2022.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2022.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2022.1/aietools/bin:/usr/local/sbin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RT_LIBPATH=/tools/Xilinx/Vitis/2022.1/scripts/rt/data
HDI_APPROOT=/tools/Xilinx/Vitis/2022.1
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1000/bus
RDI_PLATFORM=lnx64
MYVIVADO=
SSH_TTY=/dev/pts/7
ISL_IOSTREAMS_RSA=/tools/Xilinx/Vitis/2022.1/tps/isl
LC_NUMERIC=it_IT.UTF-8
XILINX_VITIS=/tools/Xilinx/Vitis/2022.1
OLDPWD=/tools/Xilinx/Vitis/2022.1/bin
_=/tools/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=45159
XILINX_CD_SESSION=c711cbf5-ca61-4519-bf00-b462c731a35c
XILINX_RS_PORT=36717
XILINX_RS_SESSION=8b24066c-12b8-4ac2-9c2d-f29769888497


V++ command line:
------------------------------------------
/tools/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++ -t sw_emu --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --link krnl_vsub.xo -o krnl_vsub.xclbin --save-temps 

FINAL PROGRAM OPTIONS
--input_files krnl_vsub.xo
--link
--optimize 0
--output krnl_vsub.xclbin
--platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
--report_level 0
--save-temps
--target sw_emu

PARSED COMMAND LINE OPTIONS
-t sw_emu 
--platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm 
--link 
krnl_vsub.xo 
-o krnl_vsub.xclbin 
--save-temps 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 23 Jun 2022 17:19:33
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 23 Jun 2022 17:19:33
output: /home/marcod/VitisFF/kernels/_x/link/int/krnl_vsub.xml
------------------------------------------
V++ internal step: running regiongen
timestamp: 23 Jun 2022 17:19:33
launch dir: /home/marcod/VitisFF/kernels/_x/link/int
cmd: /tools/Xilinx/Vitis/2022.1/bin/../runtime/bin/regiongen_new -v -m /home/marcod/VitisFF/kernels/_x/link/int/krnl_vsub.xml -r /home/marcod/VitisFF/kernels/_x/link/int/krnl_vsub.rtd -t alg -o xcl_top
V++ internal step status: success
------------------------------------------
V++ internal step: running gcc to generate obj files for kernel source
timestamp: 23 Jun 2022 17:19:35
launch dir: /home/marcod/VitisFF/kernels/_x/link/int/krnl_vsub
cmd: /tools/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin/gcc -I . -I /tools/Xilinx/Vitis_HLS/2022.1/bin/../include -I /tools/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/tools/auto_cc/include -I /tools/Xilinx/Vitis_HLS/2022.1/bin/../common/technology/autopilot/opencl -I /tools/Xilinx/Vitis/2022.1/bin/../common/technology/autopilot/opencl -I /tools/Xilinx/Vitis/2022.1/bin/../data/emulation/include -I /usr/include/x86_64-linux-gnu -std=c++14 -fPIC -g -c -DHLS_STREAM_THREAD_SAFE -MD -MT obj/krnl_vsub.o -MP -MF obj/krnl_vsub.Cd /home/marcod/VitisFF/kernels/_x/link/int/xo/krnl_vsub/krnl_vsub/cpu_sources/krnl_vsub.cpp -o obj/krnl_vsub.o
V++ internal step status: success
------------------------------------------
V++ internal step: running ar to generate .csim_cu.a
timestamp: 23 Jun 2022 17:19:36
launch dir: /home/marcod/VitisFF/kernels/_x/link/int/krnl_vsub
cmd: /tools/Xilinx/Vivado/2022.1/tps/lnx64/binutils-2.26/bin/ar -cr /home/marcod/VitisFF/kernels/_x/link/int/krnl_vsub/krnl_vsub.csim_cu.a /home/marcod/VitisFF/kernels/_x/link/int/krnl_vsub/obj/krnl_vsub.o
V++ internal step status: success
------------------------------------------
V++ internal step: compiling xcl_top.cpp to obj/xcl_top.o
timestamp: 23 Jun 2022 17:19:36
launch dir: /home/marcod/VitisFF/kernels/_x/link/int
cmd: /tools/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin/g++ -I . -I /tools/Xilinx/Vitis_HLS/2022.1/bin/../include -I /tools/Xilinx/Vitis_HLS/2022.1/bin/../common/technology/autopilot/opencl -I /tools/Xilinx/Vitis/2022.1/bin/../common/technology/autopilot/opencl -I /tools/Xilinx/Vitis/2022.1/bin/../data/emulation/include -I /tools/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/tools/auto_cc/include -fPIC -g -DHLS_STREAM_THREAD_SAFE -std=c++14 -fpermissive -c -MD -MT obj/xcl_top.o -MP -MF obj/xcl_top.CXXd xcl_top.cpp -o obj/xcl_top.o
V++ internal step status: success
------------------------------------------
V++ internal step: running g++ to generate .so
timestamp: 23 Jun 2022 17:19:37
launch dir: /home/marcod/VitisFF/kernels/_x/link/int
cmd: /tools/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin/g++ -fPIC -DHLS_STREAM_THREAD_SAFE -std=c++14 -Wall -shared -Wl,--whole-archive,-soname,krnl_vsub.so -o krnl_vsub.so krnl_vsub/krnl_vsub.csim_cu.a obj/xcl_top.o -Wl,--no-whole-archive -Wl,--as-needed -L /tools/Xilinx/Vitis_HLS/2022.1/bin/../lib/lnx64.o -lhlsmathsim -L /tools/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/tools/fpo_v7_0 -lgmp -lmpfr -lIp_floating_point_v7_0_bitacc_cmodel -Wl,-rpath,/tools/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/tools/fpo_v7_0 -L /tools/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/tools/fft_v9_1 -lIp_xfft_v9_1_bitacc_cmodel -L /tools/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/tools/fir_v7_0 -lgmp -lIp_fir_compiler_v7_2_bitacc_cmodel -L /tools/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/lib/csim -lhlsmc++-GCC46 -L /tools/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin/../lib/gcc/x86_64-pc-linux-gnu/6.2.0/ -lgcov
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin
timestamp: 23 Jun 2022 17:19:38
launch dir: /home/marcod/VitisFF/kernels/_x/link/int
cmd: /tools/Xilinx/Vitis/2022.1/bin/xclbinutil --add-section BITSTREAM:RAW:/home/marcod/VitisFF/kernels/_x/link/int/krnl_vsub.so --force --target sw_emu --add-section :JSON:/home/marcod/VitisFF/kernels/_x/link/int/krnl_vsub.rtd --append-section :JSON:/home/marcod/VitisFF/kernels/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/marcod/VitisFF/kernels/_x/link/int/krnl_vsub_xml.rtd --add-section BUILD_METADATA:JSON:/home/marcod/VitisFF/kernels/_x/link/int/krnl_vsub_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/marcod/VitisFF/kernels/_x/link/int/krnl_vsub.xml --add-section SYSTEM_METADATA:RAW:/home/marcod/VitisFF/kernels/_x/link/int/systemDiagramModel.json --output /home/marcod/VitisFF/kernels/krnl_vsub.xclbin
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin info
timestamp: 23 Jun 2022 17:19:38
launch dir: /home/marcod/VitisFF/kernels/_x/link/int
cmd: /tools/Xilinx/Vitis/2022.1/bin/xclbinutil --quiet --info --input /home/marcod/VitisFF/kernels/krnl_vsub.xclbin
V++ internal step status: success
------------------------------------------
sw emulation completed
timestamp: 23 Jun 2022 17:19:38
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 23 Jun 2022 17:19:38
output: /home/marcod/VitisFF/kernels/_x/reports/link/system_estimate_krnl_vsub.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 23 Jun 2022 17:19:38
