-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "05/04/2021 09:08:18"

-- 
-- Device: Altera EP2C20F484C8 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	practica18 IS
    PORT (
	clk : IN std_logic;
	reset_n : IN std_logic;
	e_s : IN std_logic;
	display0 : OUT std_logic;
	display1 : OUT std_logic;
	display2 : OUT std_logic;
	display3 : OUT std_logic;
	display4 : OUT std_logic;
	display5 : OUT std_logic;
	display6 : OUT std_logic;
	display7 : OUT std_logic;
	s_p : OUT std_logic_vector(16 DOWNTO 0)
	);
END practica18;

-- Design Ports Information
-- display0	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- display1	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- display2	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- display3	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- display4	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- display5	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- display6	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- display7	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- s_p[0]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- s_p[1]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- s_p[2]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- s_p[3]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- s_p[4]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- s_p[5]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- s_p[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- s_p[7]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- s_p[8]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- s_p[9]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- s_p[10]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- s_p[11]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- s_p[12]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- s_p[13]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- s_p[14]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- s_p[15]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- s_p[16]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- clk	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reset_n	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- e_s	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF practica18 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_reset_n : std_logic;
SIGNAL ww_e_s : std_logic;
SIGNAL ww_display0 : std_logic;
SIGNAL ww_display1 : std_logic;
SIGNAL ww_display2 : std_logic;
SIGNAL ww_display3 : std_logic;
SIGNAL ww_display4 : std_logic;
SIGNAL ww_display5 : std_logic;
SIGNAL ww_display6 : std_logic;
SIGNAL ww_display7 : std_logic;
SIGNAL ww_s_p : std_logic_vector(16 DOWNTO 0);
SIGNAL \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RISC_V|we_en_psp~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Decodificador|i12|cnt[0]~17_combout\ : std_logic;
SIGNAL \Decodificador|i12|cnt[2]~21_combout\ : std_logic;
SIGNAL \Decodificador|i12|cnt[11]~39_combout\ : std_logic;
SIGNAL \Decodificador|i12|cnt[13]~43_combout\ : std_logic;
SIGNAL \Decodificador|i12|cnt[14]~45_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \Recept|i3|Add0~6_combout\ : std_logic;
SIGNAL \Recept|i3|Add0~10_combout\ : std_logic;
SIGNAL \Recept|i3|Add0~12_combout\ : std_logic;
SIGNAL \Recept|i3|Add0~19\ : std_logic;
SIGNAL \Recept|i3|Add0~20_combout\ : std_logic;
SIGNAL \Recept|i3|Add0~21\ : std_logic;
SIGNAL \Recept|i3|Add0~22_combout\ : std_logic;
SIGNAL \Recept|i7|Add0~4_combout\ : std_logic;
SIGNAL \Recept|i7|Add0~6_combout\ : std_logic;
SIGNAL \Recept|i7|Add0~10_combout\ : std_logic;
SIGNAL \Recept|i7|Add0~14_combout\ : std_logic;
SIGNAL \Recept|i2|Add0~2_combout\ : std_logic;
SIGNAL \Recept|i2|Add0~6_combout\ : std_logic;
SIGNAL \Recept|i2|Add0~8_combout\ : std_logic;
SIGNAL \Recept|i2|Add0~10_combout\ : std_logic;
SIGNAL \Recept|i2|Add0~14_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux5~0_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux5~1_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux4~2_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux3~0_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux1~2_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux1~3_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux0~0_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux0~2_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux0~3_combout\ : std_logic;
SIGNAL \Decodificador|i12|Equal0~0_combout\ : std_logic;
SIGNAL \Decodificador|i12|Equal0~1_combout\ : std_logic;
SIGNAL \Decodificador|i12|Equal0~2_combout\ : std_logic;
SIGNAL \Decodificador|i12|Equal0~3_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[17]~12_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[42]~15_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[50]~16_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[34]~17_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[58]~18_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[46]~45_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[22]~49_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[14]~50_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[30]~51_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[55]~53_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[39]~54_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[23]~56_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[15]~57_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[31]~58_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~26_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~27_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~31_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~32_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~44_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~45_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~46_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~47_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~48_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~55_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~66_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~67_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~83_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~87_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~88_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~91_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~92_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~101_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~102_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~107_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~108_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~109_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~110_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~111_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~112_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~113_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~114_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~115_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~116_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~117_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~118_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~120_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~139_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~140_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~141_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~142_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~143_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~144_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~145_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~146_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~147_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~148_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~152_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~157_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~158_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~181_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~182_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~183_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~184_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~185_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~186_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~187_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~188_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~189_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~190_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~192_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~193_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~194_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~195_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~199_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~213_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~214_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~215_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~216_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~217_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~218_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~219_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~220_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~221_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~222_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~223_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~225_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~226_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~236_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~237_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~238_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~239_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~240_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~244_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~245_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~248_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~249_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~269_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~270_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~272_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~276_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~277_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~280_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~281_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~286_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~288_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~289_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~296_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~297_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~304_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~305_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~307_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~308_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~309_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~310_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~311_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~312_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~313_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~314_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~315_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~316_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~318_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~319_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~330_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~332_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~333_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~335_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~339_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~340_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~349_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~350_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~351_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~352_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~359_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~362_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~363_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~364_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~365_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~366_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~370_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~371_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~372_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~373_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~374_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~375_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~376_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~377_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~378_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~379_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~381_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~382_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~385_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~386_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~393_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~395_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~398_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~399_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~402_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~404_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~414_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~415_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~416_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~417_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~418_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~419_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~435_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~437_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~438_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~440_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~441_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~443_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~458_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~461_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~462_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~469_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~472_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~473_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~477_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~479_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~480_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~482_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~483_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~490_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~491_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~493_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~494_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~498_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~499_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~500_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~501_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~502_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~503_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~506_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~507_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~508_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~509_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~510_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~511_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~512_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~513_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~514_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~515_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~516_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~519_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~528_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~529_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~530_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~531_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~532_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~533_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~534_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~535_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~536_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~537_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~538_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~539_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~540_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~541_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~542_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~545_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~563_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~569_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~580_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~581_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~584_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~585_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~603_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~604_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~608_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~609_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~616_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~619_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~620_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~633_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~634_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~637_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~638_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~645_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~666_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~667_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~668_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~669_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~670_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[27]~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[25]~22_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[18]~44_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[15]~52_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|GeneradorInm|Equal0~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[7]~75_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~2_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|half_out[14]~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Equal0~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Equal0~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Equal0~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Equal0~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|s_i~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Equal0~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Equal0~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Equal0~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Equal0~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|signal_xor[4]~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~23_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~22_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~35_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~36_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~37_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|s_i~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~36_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~43_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~53_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~50_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~59_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:7:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~62_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~67_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~69_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[18]~81_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[18]~82_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[17]~84_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[21]~96_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[21]~97_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[24]~102_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[24]~103_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[26]~26_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~9_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|we_ram_word~0_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|mem_ram_3~0_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|mem_ram_2~0_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|mem_ram_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|mem_ram_0~0_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|mem_ram_3~1_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|mem_ram_1~1_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[1]~34_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[4]~40_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[10]~98_combout\ : std_logic;
SIGNAL \Recept|i2|Equal0~1_combout\ : std_logic;
SIGNAL \Recept|i6|mal~0_combout\ : std_logic;
SIGNAL \Recept|i7|contador~0_combout\ : std_logic;
SIGNAL \Recept|i1|estado_act.error~regout\ : std_logic;
SIGNAL \Recept|i1|estado_act.bien~regout\ : std_logic;
SIGNAL \Recept|i1|estado_act.reposo~regout\ : std_logic;
SIGNAL \Recept|i1|Selector1~0_combout\ : std_logic;
SIGNAL \Recept|i2|contador~3_combout\ : std_logic;
SIGNAL \Recept|i1|Selector8~1_combout\ : std_logic;
SIGNAL \Recept|i4|i1|contador~0_combout\ : std_logic;
SIGNAL \Recept|i1|Selector4~6_combout\ : std_logic;
SIGNAL \Recept|i1|Selector4~7_combout\ : std_logic;
SIGNAL \Recept|i1|Selector5~0_combout\ : std_logic;
SIGNAL \Recept|i1|Selector0~0_combout\ : std_logic;
SIGNAL \Recept|i1|Selector0~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[0]~100_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[1]~101_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[0]~52_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[5]~60_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[6]~62_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~9_combout\ : std_logic;
SIGNAL \Decodificador|i2|registro[0]~0_combout\ : std_logic;
SIGNAL \Decodificador|i5|registro[1]~0_combout\ : std_logic;
SIGNAL \Decodificador|i5|registro[2]~1_combout\ : std_logic;
SIGNAL \Decodificador|i6|registro[2]~2_combout\ : std_logic;
SIGNAL \Decodificador|i4|registro[2]~1_combout\ : std_logic;
SIGNAL \Decodificador|i7|registro[2]~2_combout\ : std_logic;
SIGNAL \Decodificador|i1|registro[3]~1_combout\ : std_logic;
SIGNAL \Decodificador|i2|registro[5]~2_combout\ : std_logic;
SIGNAL \Decodificador|i5|registro[6]~4_combout\ : std_logic;
SIGNAL \Decodificador|i2|registro[6]~3_combout\ : std_logic;
SIGNAL \Decodificador|i1|registro[6]~3_combout\ : std_logic;
SIGNAL \Decodificador|i0|registro[6]~4_combout\ : std_logic;
SIGNAL \Decodificador|i3|registro[6]~2_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[6]~92_combout\ : std_logic;
SIGNAL \Decodificador|i2|registro[1]~feeder_combout\ : std_logic;
SIGNAL \Decodificador|i4|registro[7]~feeder_combout\ : std_logic;
SIGNAL \Decodificador|i2|registro[7]~feeder_combout\ : std_logic;
SIGNAL \Decodificador|i0|registro[7]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][7]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][7]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][7]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][1]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][0]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][0]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][0]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][3]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][4]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][2]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][2]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][5]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][5]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][6]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][6]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][6]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|PC|q[3]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][8]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][8]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][10]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][10]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][10]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][10]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][9]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][11]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][11]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][11]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][11]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][16]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][16]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][18]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][18]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][17]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][17]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][17]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][19]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][19]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][20]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][22]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][22]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][21]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][21]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][23]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][23]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][23]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][24]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][24]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][24]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][24]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][24]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][25]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][25]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][25]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][25]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][26]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][26]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][27]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][27]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][27]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][27]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][27]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][27]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][27]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][27]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][28]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][28]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][28]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][28]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][28]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][28]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][29]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][30]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][30]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][30]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][31]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][31]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][31]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][12]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][12]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][14]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][14]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][14]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][14]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][14]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][14]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][13]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][13]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][13]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][13]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][13]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][15]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][15]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][15]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][15]~feeder_combout\ : std_logic;
SIGNAL \Decodificador|i12|cnt[0]~18\ : std_logic;
SIGNAL \Decodificador|i12|cnt[1]~19_combout\ : std_logic;
SIGNAL \reset_n~combout\ : std_logic;
SIGNAL \Decodificador|i12|cnt[1]~20\ : std_logic;
SIGNAL \Decodificador|i12|cnt[2]~22\ : std_logic;
SIGNAL \Decodificador|i12|cnt[3]~23_combout\ : std_logic;
SIGNAL \Decodificador|i12|cnt[3]~24\ : std_logic;
SIGNAL \Decodificador|i12|cnt[4]~26\ : std_logic;
SIGNAL \Decodificador|i12|cnt[5]~27_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \Decodificador|i12|cnt[5]~28\ : std_logic;
SIGNAL \Decodificador|i12|cnt[6]~29_combout\ : std_logic;
SIGNAL \Decodificador|i12|cnt[6]~30\ : std_logic;
SIGNAL \Decodificador|i12|cnt[7]~31_combout\ : std_logic;
SIGNAL \Decodificador|i12|cnt[7]~32\ : std_logic;
SIGNAL \Decodificador|i12|cnt[8]~33_combout\ : std_logic;
SIGNAL \Decodificador|i12|cnt[8]~34\ : std_logic;
SIGNAL \Decodificador|i12|cnt[9]~35_combout\ : std_logic;
SIGNAL \Decodificador|i12|cnt[9]~36\ : std_logic;
SIGNAL \Decodificador|i12|cnt[10]~37_combout\ : std_logic;
SIGNAL \Decodificador|i12|cnt[10]~38\ : std_logic;
SIGNAL \Decodificador|i12|cnt[11]~40\ : std_logic;
SIGNAL \Decodificador|i12|cnt[12]~41_combout\ : std_logic;
SIGNAL \Decodificador|i12|cnt[12]~42\ : std_logic;
SIGNAL \Decodificador|i12|cnt[13]~44\ : std_logic;
SIGNAL \Decodificador|i12|cnt[14]~46\ : std_logic;
SIGNAL \Decodificador|i12|cnt[15]~47_combout\ : std_logic;
SIGNAL \Decodificador|i12|cnt[15]~48\ : std_logic;
SIGNAL \Decodificador|i12|cnt[16]~49_combout\ : std_logic;
SIGNAL \Decodificador|i12|cnt[4]~25_combout\ : std_logic;
SIGNAL \Decodificador|i12|Equal0~4_combout\ : std_logic;
SIGNAL \Decodificador|i12|Equal0~5_combout\ : std_logic;
SIGNAL \Decodificador|i12|t_bit~feeder_combout\ : std_logic;
SIGNAL \Decodificador|i12|t_bit~regout\ : std_logic;
SIGNAL \Decodificador|i11|contador[1]~2_combout\ : std_logic;
SIGNAL \Decodificador|i11|contador[0]~1_combout\ : std_logic;
SIGNAL \Decodificador|i11|contador[2]~0_combout\ : std_logic;
SIGNAL \Decodificador|i8|Equal0~0_combout\ : std_logic;
SIGNAL \Decodificador|i8|Equal0~1_combout\ : std_logic;
SIGNAL \Decodificador|i8|Equal0~2_combout\ : std_logic;
SIGNAL \Decodificador|i8|Equal0~3_combout\ : std_logic;
SIGNAL \Decodificador|i8|Equal0~4_combout\ : std_logic;
SIGNAL \Decodificador|i8|Equal0~5_combout\ : std_logic;
SIGNAL \Decodificador|i8|Equal0~6_combout\ : std_logic;
SIGNAL \Decodificador|i8|Equal0~7_combout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \clk~clkctrl_outclk\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector9~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|estado_sig~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector4~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector6~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector3~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector10~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector9~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[1]~9_combout\ : std_logic;
SIGNAL \e_s~combout\ : std_logic;
SIGNAL \Recept|i3|Add0~0_combout\ : std_logic;
SIGNAL \Recept|i2|Add0~0_combout\ : std_logic;
SIGNAL \Recept|i2|contador~0_combout\ : std_logic;
SIGNAL \Recept|i2|Equal0~3_combout\ : std_logic;
SIGNAL \Recept|i4|i1|contador[2]~3_combout\ : std_logic;
SIGNAL \Recept|i4|i1|contador~1_combout\ : std_logic;
SIGNAL \Recept|i4|i1|contador[1]~2_combout\ : std_logic;
SIGNAL \Recept|i4|i1|Equal0~0_combout\ : std_logic;
SIGNAL \Recept|i1|Selector4~1_combout\ : std_logic;
SIGNAL \Recept|i1|estado_act.compara~regout\ : std_logic;
SIGNAL \Recept|i1|Selector4~0_combout\ : std_logic;
SIGNAL \Recept|i1|Selector2~0_combout\ : std_logic;
SIGNAL \Recept|i1|estado_act.actualizarReg~regout\ : std_logic;
SIGNAL \Recept|i1|Selector4~2_combout\ : std_logic;
SIGNAL \Recept|i6|mal~1_combout\ : std_logic;
SIGNAL \Recept|i6|mal~2_combout\ : std_logic;
SIGNAL \Recept|i7|Add0~0_combout\ : std_logic;
SIGNAL \Recept|i7|Add0~1\ : std_logic;
SIGNAL \Recept|i7|Add0~2_combout\ : std_logic;
SIGNAL \Recept|i7|Add0~3\ : std_logic;
SIGNAL \Recept|i7|Add0~5\ : std_logic;
SIGNAL \Recept|i7|Add0~7\ : std_logic;
SIGNAL \Recept|i7|Add0~9\ : std_logic;
SIGNAL \Recept|i7|Add0~11\ : std_logic;
SIGNAL \Recept|i7|Add0~12_combout\ : std_logic;
SIGNAL \Recept|i7|Add0~13\ : std_logic;
SIGNAL \Recept|i7|Add0~15\ : std_logic;
SIGNAL \Recept|i7|Add0~16_combout\ : std_logic;
SIGNAL \Recept|i7|Add0~17\ : std_logic;
SIGNAL \Recept|i7|Add0~18_combout\ : std_logic;
SIGNAL \Recept|i7|contador~3_combout\ : std_logic;
SIGNAL \Recept|i7|Add0~19\ : std_logic;
SIGNAL \Recept|i7|Add0~20_combout\ : std_logic;
SIGNAL \Recept|i7|Add0~21\ : std_logic;
SIGNAL \Recept|i7|Add0~22_combout\ : std_logic;
SIGNAL \Recept|i7|contador~4_combout\ : std_logic;
SIGNAL \Recept|i7|Equal0~2_combout\ : std_logic;
SIGNAL \Recept|i7|contador~1_combout\ : std_logic;
SIGNAL \Recept|i7|Equal0~0_combout\ : std_logic;
SIGNAL \Recept|i7|contador~2_combout\ : std_logic;
SIGNAL \Recept|i7|Add0~8_combout\ : std_logic;
SIGNAL \Recept|i7|Equal0~1_combout\ : std_logic;
SIGNAL \Recept|i1|estado_sig~10_combout\ : std_logic;
SIGNAL \Recept|i1|Selector7~0_combout\ : std_logic;
SIGNAL \Recept|i1|Selector4~3_combout\ : std_logic;
SIGNAL \Recept|i1|i1|estado_act.Esp0~feeder_combout\ : std_logic;
SIGNAL \Recept|i1|i1|estado_act.Esp0~regout\ : std_logic;
SIGNAL \Recept|i1|i1|Selector1~0_combout\ : std_logic;
SIGNAL \Recept|i1|i1|estado_act.Pulso~regout\ : std_logic;
SIGNAL \Recept|i1|Selector4~4_combout\ : std_logic;
SIGNAL \Recept|i1|Selector4~5_combout\ : std_logic;
SIGNAL \Recept|i1|Selector7~1_combout\ : std_logic;
SIGNAL \Recept|i1|estado_act.esperabit3~regout\ : std_logic;
SIGNAL \Recept|i1|Selector9~0_combout\ : std_logic;
SIGNAL \Recept|i1|estado_act.bien2~regout\ : std_logic;
SIGNAL \Recept|i1|Selector8~0_combout\ : std_logic;
SIGNAL \Recept|i1|Selector1~1_combout\ : std_logic;
SIGNAL \Recept|i1|estado_act.medioBit~regout\ : std_logic;
SIGNAL \Recept|i2|Equal0~0_combout\ : std_logic;
SIGNAL \Recept|i2|contador~2_combout\ : std_logic;
SIGNAL \Recept|i2|Add0~1\ : std_logic;
SIGNAL \Recept|i2|Add0~3\ : std_logic;
SIGNAL \Recept|i2|Add0~4_combout\ : std_logic;
SIGNAL \Recept|i2|contador~1_combout\ : std_logic;
SIGNAL \Recept|i2|Add0~5\ : std_logic;
SIGNAL \Recept|i2|Add0~7\ : std_logic;
SIGNAL \Recept|i2|Add0~9\ : std_logic;
SIGNAL \Recept|i2|Add0~11\ : std_logic;
SIGNAL \Recept|i2|Add0~12_combout\ : std_logic;
SIGNAL \Recept|i2|Add0~13\ : std_logic;
SIGNAL \Recept|i2|Add0~15\ : std_logic;
SIGNAL \Recept|i2|Add0~16_combout\ : std_logic;
SIGNAL \Recept|i2|contador~4_combout\ : std_logic;
SIGNAL \Recept|i2|Add0~17\ : std_logic;
SIGNAL \Recept|i2|Add0~18_combout\ : std_logic;
SIGNAL \Recept|i2|Add0~19\ : std_logic;
SIGNAL \Recept|i2|Add0~20_combout\ : std_logic;
SIGNAL \Recept|i2|contador~5_combout\ : std_logic;
SIGNAL \Recept|i2|Equal0~2_combout\ : std_logic;
SIGNAL \Recept|i1|Selector6~0_combout\ : std_logic;
SIGNAL \Recept|i3|Equal0~3_combout\ : std_logic;
SIGNAL \Recept|i1|Selector6~1_combout\ : std_logic;
SIGNAL \Recept|i1|estado_act.esperabit~regout\ : std_logic;
SIGNAL \Recept|i3|Add0~1\ : std_logic;
SIGNAL \Recept|i3|Add0~2_combout\ : std_logic;
SIGNAL \Recept|i3|Add0~3\ : std_logic;
SIGNAL \Recept|i3|Add0~4_combout\ : std_logic;
SIGNAL \Recept|i3|contador~3_combout\ : std_logic;
SIGNAL \Recept|i3|Equal0~0_combout\ : std_logic;
SIGNAL \Recept|i3|contador~4_combout\ : std_logic;
SIGNAL \Recept|i3|contador~2_combout\ : std_logic;
SIGNAL \Recept|i3|Add0~5\ : std_logic;
SIGNAL \Recept|i3|Add0~7\ : std_logic;
SIGNAL \Recept|i3|Add0~8_combout\ : std_logic;
SIGNAL \Recept|i3|Add0~9\ : std_logic;
SIGNAL \Recept|i3|Add0~11\ : std_logic;
SIGNAL \Recept|i3|Add0~13\ : std_logic;
SIGNAL \Recept|i3|Add0~14_combout\ : std_logic;
SIGNAL \Recept|i3|Equal0~1_combout\ : std_logic;
SIGNAL \Recept|i3|contador~6_combout\ : std_logic;
SIGNAL \Recept|i3|Add0~15\ : std_logic;
SIGNAL \Recept|i3|Add0~16_combout\ : std_logic;
SIGNAL \Recept|i3|Add0~17\ : std_logic;
SIGNAL \Recept|i3|Add0~18_combout\ : std_logic;
SIGNAL \Recept|i3|contador~5_combout\ : std_logic;
SIGNAL \Recept|i3|Equal0~2_combout\ : std_logic;
SIGNAL \Recept|i3|t_bit~0_combout\ : std_logic;
SIGNAL \Recept|i4|registro[7]~feeder_combout\ : std_logic;
SIGNAL \Recept|i4|registro[5]~feeder_combout\ : std_logic;
SIGNAL \Recept|i4|registro[3]~feeder_combout\ : std_logic;
SIGNAL \Guardar_valor_e_p|q[0]~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \Guardar_valor_e_p|q[2]~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[1]~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector5~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector7~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector4~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector4~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|estado_act.lwsw3~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector2~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Equal1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector4~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector2~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|WideOr9~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector5~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|estado_act.auipc3~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|IRC|q[1]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Equal2~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector17~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[4]~99_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|GeneradorInm|inmediato~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[2]~85_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~23_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|WideOr5~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|estado_act.Arit4~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|WideOr14~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~20_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][2]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][2]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][2]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[2]~9_combout\ : std_logic;
SIGNAL \Guardar_valor_e_p|q[1]~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|shamt[2]~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|PC|q[4]~feeder_combout\ : std_logic;
SIGNAL \Guardar_valor_e_p|q[4]~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Equal1~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector12~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|estado_act.sw4~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|WideOr15~combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_2[0]~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[9]~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~21_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~233_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[12]~49_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[21]~34_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[30]~76_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[21]~98_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][21]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~465_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~466_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~467_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~468_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~470_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~471_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~474_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~478_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~481_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~475_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~476_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~484_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[31]~31_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~674_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][0]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][0]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][0]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~19_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[0]~36_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|Equal0~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][8]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][8]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|WideOr12~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[24]~26_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[24]~104_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][24]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][24]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~9_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[0]~53_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[0]~37_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[11]~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[25]~23_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[29]~77_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[0]~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~65_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][0]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~56_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][0]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~62_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~63_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][0]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~59_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~60_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~57_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~58_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~61_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~64_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][0]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][0]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~52_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~53_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][0]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~49_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~50_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~51_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[0]~54_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector15~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[29]~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[29]~117_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][26]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~553_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~554_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~551_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~552_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~555_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][26]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~556_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~557_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][26]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~549_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~550_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~558_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][26]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~561_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~562_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][26]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~564_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~565_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][26]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][26]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~559_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~560_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][26]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][26]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~566_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~567_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[26]~568_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][26]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[26]~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[26]~21_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|s_i~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][24]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][24]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][24]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][24]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][24]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][24]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][24]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][24]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[24]~25_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[24]~27_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[28]~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[28]~114_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[28]~115_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[28]~116_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][28]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][28]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[28]~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[28]~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|s_i~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[27]~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[27]~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|s_i~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[27]~27_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~590_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][27]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~577_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~578_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][27]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][27]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~570_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~571_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~572_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~573_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][27]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~574_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~575_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~576_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~579_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][27]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~587_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~588_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][27]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~582_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~583_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~586_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[27]~589_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[28]~28_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~611_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~605_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~606_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~607_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~601_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~602_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~610_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][28]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~591_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~592_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][28]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~593_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][28]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~594_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~595_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~596_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~597_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][28]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~598_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~599_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[28]~600_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~29_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~30_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~31_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~58_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~51_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][23]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~504_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~496_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~497_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~505_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~486_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~487_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][23]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][23]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~488_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][23]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~489_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~492_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[23]~495_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|s_i~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[10]~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~212_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~23_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~61_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~52_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|s_i~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[24]~24_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~527_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~524_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~525_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~517_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][24]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][24]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~518_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~520_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~521_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~522_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~523_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[24]~526_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~54_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~254_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~251_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~252_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][11]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][11]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~246_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~247_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~250_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~253_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~241_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~242_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~234_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][11]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~235_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[11]~243_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~45_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|PC|q[5]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~149_combout\ : std_logic;
SIGNAL \Guardar_valor_e_p|q[5]~7_combout\ : std_logic;
SIGNAL \RISC_V|PEP_C1|q[5]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_2[2]~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][4]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][4]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][4]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][4]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][4]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~20_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~275_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][12]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][12]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~262_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][12]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~263_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][12]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][12]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~255_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~256_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~259_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~260_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~257_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~258_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~261_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~264_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~273_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][12]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~265_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~266_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][12]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~267_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~268_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~271_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[12]~274_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[8]~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~191_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~175_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~176_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~173_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~174_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~177_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~178_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~179_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~171_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~172_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[8]~180_combout\ : std_logic;
SIGNAL \Guardar_valor_e_p|q[6]~8_combout\ : std_logic;
SIGNAL \RISC_V|PEP_C1|q[6]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[1]~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[1]~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][5]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][5]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][5]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][5]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~20_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][21]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][21]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[21]~35_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_2[5]~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][22]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][22]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][22]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][22]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][22]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[22]~32_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][6]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][6]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][6]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~20_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_2[6]~7_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[1]~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[6]~44_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[6]~45_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[6]~46_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[6]~47_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[6]~48_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~119_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~125_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~126_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][6]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][6]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~122_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~123_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][6]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][6]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][6]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~121_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~124_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~127_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[6]~128_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[18]~83_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~360_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~361_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~367_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][18]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][18]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~368_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~369_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[18]~43_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[17]~46_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][17]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[17]~47_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[16]~49_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][16]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][16]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][16]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[16]~50_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~34_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][19]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][19]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[19]~41_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[19]~40_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~55_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[14]~55_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][14]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][14]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[14]~56_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[10]~69_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[10]~68_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][9]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][9]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[9]~71_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[6]~77_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[4]~81_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\ : std_logic;
SIGNAL \Guardar_valor_e_p|q[3]~4_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_2[1]~1_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_2[3]~3_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \RISC_V|RAM_c|Mux36~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_ram_alu[7]~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_ram_alu[7]~1_combout\ : std_logic;
SIGNAL \Guardar_valor_e_p|q[7]~0_combout\ : std_logic;
SIGNAL \RISC_V|PEP_C1|q[7]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_ram_alu[7]~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_ram_alu[7]~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[7]~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][7]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][7]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][7]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][7]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~20_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_2[7]~0_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[3]~24_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[3]~25_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[3]~26_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[3]~27_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[3]~28_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][3]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][3]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~38_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~39_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][3]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][3]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~36_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~37_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~40_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~41_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~42_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~34_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~35_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~43_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][3]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][3]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~24_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~25_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][3]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~28_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~29_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~30_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[3]~33_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][1]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~76_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~77_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~84_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][1]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~80_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~81_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][1]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~78_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~79_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~82_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~85_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[1]~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~86_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~68_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~69_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~70_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~71_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~72_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][1]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][1]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~73_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~74_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[1]~75_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[0]~88_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[0]~89_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[0]~87_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:0:i_1|c_i_mas_1~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:0:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:2:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:3:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:4:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:5:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:6:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:7:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:9:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:11:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:13:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:14:i_1|s_i~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~57_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[14]~13_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|Mux4~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|l_u~0_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|byte_sign_ext[8]~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[12]~50_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[12]~51_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[14]~67_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[14]~68_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[14]~69_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[14]~127_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][14]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][14]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~278_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~279_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~282_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][14]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][14]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~283_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~284_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~285_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][14]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~293_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~294_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~287_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][14]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][14]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~290_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~291_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~292_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[14]~295_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|s_i~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[19]~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[19]~87_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[19]~88_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[19]~89_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~412_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~413_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~420_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~421_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~422_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~403_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~409_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][19]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~410_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][19]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~405_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][19]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~406_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~407_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~408_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[19]~411_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~25_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~20_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~21_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~70_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[9]~96_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_1[1]~1_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_1[3]~3_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_1[7]~0_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \RISC_V|RAM_c|Mux4~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[15]~73_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[15]~74_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[15]~75_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[15]~129_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][15]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][15]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[15]~53_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:14:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:15:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~45_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][4]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][4]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~89_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~90_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~93_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][4]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~94_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~95_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~96_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~99_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~100_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~103_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~97_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~98_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~104_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~105_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[4]~106_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[16]~78_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[16]~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[16]~79_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[16]~80_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][16]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][16]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~346_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~347_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][16]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~343_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~344_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~341_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~342_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~345_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~348_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~356_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][16]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][16]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~357_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][16]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~353_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~354_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~355_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[16]~358_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~20_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|s_i~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[18]~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[18]~380_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][20]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~430_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~431_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~425_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~426_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~427_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~428_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~429_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][20]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][20]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~423_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~424_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~432_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][20]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~436_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~439_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][20]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~433_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~434_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[20]~442_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[20]~37_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~26_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~51_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|s_i~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~52_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~44_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[20]~20_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[20]~90_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[20]~91_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[20]~92_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][20]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][20]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][20]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[20]~38_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_2[4]~4_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_1[2]~5_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_1[4]~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[13]~70_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[13]~71_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[13]~72_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[13]~128_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][13]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][13]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][13]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][13]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[13]~59_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_1[5]~6_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_1[6]~7_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \RISC_V|RAM_c|half_out[13]~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[5]~39_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[5]~40_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[5]~41_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[5]~42_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[5]~43_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~136_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~137_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~129_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~130_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~133_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~134_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][5]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~131_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][5]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][5]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~132_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~135_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[5]~138_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~54_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[22]~31_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|s_i~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~46_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~47_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[22]~21_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[22]~93_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[22]~94_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[22]~95_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][22]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~451_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~452_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][22]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~448_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~449_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~446_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][22]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~447_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~450_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~444_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][22]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~445_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~453_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~464_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][22]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~454_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~455_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~459_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][22]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][22]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~456_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~457_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~460_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[22]~463_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~24_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~43_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~39_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~44_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~57_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~68_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[13]~58_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~58_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:13:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[13]~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~317_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~299_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~300_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~301_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~302_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~303_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][13]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][13]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~298_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[13]~306_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[25]~24_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|s_i~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~47_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~64_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[25]~25_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~548_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~546_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~543_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~544_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[25]~547_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[12]~61_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][12]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][12]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[12]~62_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~56_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[12]~12_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][29]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][29]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~9_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[5]~61_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[5]~44_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[5]~45_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[6]~46_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[30]~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[30]~120_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[30]~121_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[30]~122_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][30]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~9_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[6]~63_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[6]~47_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \RISC_V|RAM_c|half_out[12]~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[12]~64_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[12]~65_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[12]~66_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[12]~126_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][12]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][12]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~9_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[4]~57_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[4]~56_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[4]~41_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \RISC_V|RAM_c|half_out[10]~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[10]~55_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[10]~56_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[10]~57_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~200_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][10]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~196_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~197_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~198_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~201_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~209_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~210_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~204_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~205_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][10]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~206_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~207_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~208_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][10]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~202_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~203_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[10]~211_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[23]~23_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[23]~99_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[23]~100_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[23]~101_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][23]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[23]~29_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[23]~28_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[26]~108_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[26]~109_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[26]~20_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[26]~110_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][26]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][26]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][26]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~19_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[2]~58_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][2]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][2]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][2]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~19_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[2]~42_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[2]~59_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[2]~43_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[29]~118_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[29]~119_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][29]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][29]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][29]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][29]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][29]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][29]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[29]~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[29]~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|s_i~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[29]~29_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~632_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~622_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~623_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][29]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~629_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~630_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~626_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~627_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][29]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~624_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~625_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~628_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~631_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~612_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~613_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~617_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~614_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][29]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~615_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~618_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[29]~621_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:30:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[30]~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[30]~30_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~653_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~635_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~636_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~639_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~640_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][30]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~641_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~642_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][30]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][30]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~646_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~647_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~648_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~649_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~643_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~644_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][30]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][30]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][30]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~650_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~651_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[30]~652_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[8]~73_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[5]~79_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~1_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~3_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~5_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~7_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~9_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~11_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~13_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~15_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~17_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~19_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~21_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~23_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~25_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~27_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~29_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~31_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~33_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~35_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~37_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~39_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~41_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~43_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~45_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~47_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~49_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~51_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~53_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~55_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~57_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~59_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~61_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~62_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][31]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][31]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][31]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][31]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][31]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[31]~92_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[31]~93_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~1_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~3_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~5_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~7_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~9_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~11_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~13_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~15_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~17_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~19_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~21_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~23_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~25_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~27_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~29_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~31_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~33_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~35_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~37_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~39_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~41_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~43_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~45_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~47_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~49_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~51_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~53_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~55_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~57_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~59_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~61_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan0~62_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~27_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~28_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~29_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~22_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~31_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~32_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~38_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Equal0~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~8_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|Mux4~2_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|Mux12~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[27]~111_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[27]~112_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[27]~113_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][27]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~19_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[3]~54_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][3]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][3]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][3]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][3]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][3]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][3]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][3]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][3]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][3]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~9_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[3]~38_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][11]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~9_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[3]~55_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[3]~39_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[7]~32_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[7]~48_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[7]~49_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[7]~33_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[25]~105_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[25]~106_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[25]~107_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][25]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][25]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][25]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~9_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[1]~51_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][25]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][25]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][25]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][25]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~19_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[1]~50_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_3[1]~35_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \RISC_V|RAM_c|half_out[11]~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[11]~61_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[11]~62_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[11]~63_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][11]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][11]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[11]~66_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[11]~64_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[11]~65_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~65_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~66_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~55_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:11:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~4_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[31]~123_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[31]~124_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[31]~125_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~661_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~662_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][31]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~654_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~655_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][31]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~658_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][31]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~659_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~656_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~657_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~660_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~663_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][31]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~671_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~672_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~664_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][31]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][31]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~665_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[31]~673_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|s_i~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~48_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~56_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~48_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~49_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[21]~22_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[21]~485_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~53_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|s_i~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~63_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~6_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \RISC_V|RAM_c|half_out[8]~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[8]~52_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[8]~53_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[8]~54_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][8]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][8]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][8]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[8]~97_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|din_1[0]~2_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \RISC_V|RAM_c|half_out[9]~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[9]~58_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[9]~59_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[9]~60_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][9]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][9]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~224_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~227_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~228_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~229_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][9]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][9]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~230_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~231_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[9]~232_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~30_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~42_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:9:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~4_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[17]~85_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[17]~86_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~383_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~384_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~387_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~388_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~389_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~390_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~39_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~40_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~41_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~42_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~46_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~49_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|s_i~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[17]~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~401_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~391_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~392_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][17]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~396_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~394_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~397_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[17]~400_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~26_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~32_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~33_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~60_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:15:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[15]~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~338_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][15]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~322_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~323_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~320_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~321_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~324_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~325_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~326_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~327_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~328_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~329_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][15]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~336_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~331_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~334_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[15]~337_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~33_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~27_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~34_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~25_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~6_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[4]~29_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[4]~30_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[4]~31_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[4]~32_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[4]~33_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][4]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][4]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|shamt[4]~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~24_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~37_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~38_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~35_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[1]~90_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[1]~91_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[1]~94_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~50_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~7_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[1]~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[1]~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[1]~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[1]~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[1]~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][1]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][1]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][1]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][1]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~17_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~18_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~11_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][1]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][1]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|shamt[1]~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:2:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALUR|q[2]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[2]~34_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[2]~35_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[2]~36_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[2]~37_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[2]~38_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][2]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][2]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~20_combout\ : std_logic;
SIGNAL \RegistroDisplays|Equal1~0_combout\ : std_logic;
SIGNAL \Guardar_valor_e_p|q[7]~1_combout\ : std_logic;
SIGNAL \RISC_V|PEP_C1|q[0]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[0]~19_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[0]~20_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[0]~21_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[0]~22_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|d_in[0]~23_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][0]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][0]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][0]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~20_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|shamt[0]~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:6:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[6]~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~28_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[7]~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~170_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~167_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~168_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~162_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][7]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~163_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~164_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~165_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~166_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][7]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~160_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~161_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~169_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][7]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~153_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][7]~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~154_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~155_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~156_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~150_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~151_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a[7]~159_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~40_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~21_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~41_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:5:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALUR|q[5]~feeder_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[5]~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|shamt[3]~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:4:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[4]~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[3]~83_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:3:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~5_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~4_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[3]~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector8~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|pc_in[2]~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|estado_sig~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector11~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|estado_act.lw4~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|WideOr1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|en_pc~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Equal0~14_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Equal0~15_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|s_i~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Equal0~12_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Equal0~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Equal0~13_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Equal0~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Equal0~16_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_b[0]~95_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~1_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~3_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~5_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~7_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~9_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~11_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~13_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~15_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~17_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~19_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~21_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~23_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~25_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~27_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~29_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~31_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~33_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~35_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~37_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~39_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~41_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~43_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~45_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~47_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~49_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~51_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~53_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~55_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~57_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~59_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~61_cout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|LessThan1~62_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|en_pc~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|en_pc~2_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|en_pc~3_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector6~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|estado_act.Arit3~regout\ : std_logic;
SIGNAL \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:30:i_1|c_i_mas_1~0_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i~combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~6_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~8_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~9_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~7_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~10_combout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~11_combout\ : std_logic;
SIGNAL \RISC_V|we_en_psp~combout\ : std_logic;
SIGNAL \RISC_V|we_en_psp~clkctrl_outclk\ : std_logic;
SIGNAL \RegistroDisplays|Reg~0_combout\ : std_logic;
SIGNAL \RegistroDisplays|Reg~1_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[48]~2_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[29]~1_combout\ : std_logic;
SIGNAL \Decodificador|i6|registro[0]~0_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[16]~5_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[24]~7_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[32]~3_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux7~0_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[40]~0_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[56]~4_combout\ : std_logic;
SIGNAL \Decodificador|i7|registro[0]~0_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux7~1_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[0]~62_combout\ : std_logic;
SIGNAL \Decodificador|i0|registro[0]~0_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[8]~6_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux7~2_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux7~3_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux7~4_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[9]~13_combout\ : std_logic;
SIGNAL \Decodificador|i1|registro[1]~feeder_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux6~2_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[25]~14_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux6~3_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[33]~10_combout\ : std_logic;
SIGNAL \Decodificador|i4|registro[1]~0_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[41]~8_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[49]~9_combout\ : std_logic;
SIGNAL \Decodificador|i6|registro[1]~1_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux6~0_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[57]~11_combout\ : std_logic;
SIGNAL \Decodificador|i7|registro[1]~1_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux6~1_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux6~4_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[2]~21_combout\ : std_logic;
SIGNAL \Decodificador|i0|registro[2]~1_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[10]~20_combout\ : std_logic;
SIGNAL \Decodificador|i1|registro[2]~0_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux5~2_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[18]~19_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[26]~22_combout\ : std_logic;
SIGNAL \Decodificador|i3|registro[2]~feeder_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux5~3_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux5~4_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[43]~23_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[51]~24_combout\ : std_logic;
SIGNAL \Decodificador|i6|registro[3]~3_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[35]~25_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux4~0_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[59]~26_combout\ : std_logic;
SIGNAL \Decodificador|i5|registro[3]~2_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux4~1_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[11]~28_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[19]~27_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[27]~29_combout\ : std_logic;
SIGNAL \Decodificador|i2|registro[3]~1_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux4~3_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux4~4_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[28]~36_combout\ : std_logic;
SIGNAL \Decodificador|i3|registro[4]~0_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[20]~34_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[4]~77_combout\ : std_logic;
SIGNAL \Decodificador|i0|registro[4]~2_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[12]~35_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux3~2_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux3~3_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[36]~32_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[44]~30_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[52]~31_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[60]~33_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux3~1_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux3~4_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[37]~39_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[45]~37_combout\ : std_logic;
SIGNAL \Decodificador|i5|registro[5]~3_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[61]~40_combout\ : std_logic;
SIGNAL \Decodificador|i7|registro[5]~3_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[53]~38_combout\ : std_logic;
SIGNAL \Decodificador|i6|registro[5]~4_combout\ : std_logic;
SIGNAL \Decodificador|i4|registro[5]~2_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux2~0_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux2~1_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[5]~43_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[13]~42_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[21]~41_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[29]~44_combout\ : std_logic;
SIGNAL \Decodificador|i3|registro[5]~1_combout\ : std_logic;
SIGNAL \Decodificador|i0|registro[5]~3_combout\ : std_logic;
SIGNAL \Decodificador|i1|registro[5]~2_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux2~2_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux2~3_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux2~4_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[54]~46_combout\ : std_logic;
SIGNAL \Decodificador|i6|registro[6]~5_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[38]~47_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux1~0_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[62]~48_combout\ : std_logic;
SIGNAL \Decodificador|i7|registro[6]~4_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux1~1_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux1~4_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[47]~52_combout\ : std_logic;
SIGNAL \Decodificador|i5|registro[7]~feeder_combout\ : std_logic;
SIGNAL \RegistroDisplays|registro[63]~55_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux0~1_combout\ : std_logic;
SIGNAL \Decodificador|i9|Mux0~4_combout\ : std_logic;
SIGNAL \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \RISC_V|RISCV|Processor|PC_IRC|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RISC_V|RISCV|Processor|IRC|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RISC_V|RISCV|Processor|ALUR|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RISC_V|PEP_C2|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Recept|i7|contador\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Decodificador|i1|registro\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Decodificador|i2|registro\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Decodificador|i3|registro\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Decodificador|i4|registro\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Decodificador|i5|registro\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Decodificador|i6|registro\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Decodificador|i7|registro\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \RISC_V|RISCV|Processor|entrada_alu_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RISC_V|RISCV|Processor|PC|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Multiplexor|signal_and\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|b_s\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RISC_V|PSP_C|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \RISC_V|PEP_C1|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Recept|i2|contador\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Recept|i3|contador\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Recept|i4|registro\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Recept|i4|i1|contador\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Guardar_valor_e_p|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Decodificador|i0|registro\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Decodificador|i11|contador\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Decodificador|i12|cnt\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \RegistroDisplays|registro\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Decodificador|i8|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \Decodificador|i8|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \Decodificador|i8|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \Decodificador|i8|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \Decodificador|i8|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \Decodificador|i8|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \Decodificador|i8|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \Decodificador|i8|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_clk~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_reset_n~combout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_reset_n <= reset_n;
ww_e_s <= e_s;
display0 <= ww_display0;
display1 <= ww_display1;
display2 <= ww_display2;
display3 <= ww_display3;
display4 <= ww_display4;
display5 <= ww_display5;
display6 <= ww_display6;
display7 <= ww_display7;
s_p <= ww_s_p;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Decodificador|i9|Mux0~4_combout\ & \Decodificador|i9|Mux1~4_combout\ & \Decodificador|i9|Mux2~4_combout\ & \Decodificador|i9|Mux3~4_combout\ & 
\Decodificador|i9|Mux4~4_combout\ & \Decodificador|i9|Mux5~4_combout\ & \Decodificador|i9|Mux6~4_combout\ & \Decodificador|i9|Mux7~4_combout\);

\Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a1\ <= \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a2\ <= \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a3\ <= \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a4\ <= \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a5\ <= \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a6\ <= \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a7\ <= \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a8\ <= \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a9\ <= \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a10\ <= \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a11\ <= \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a12\ <= \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a13\ <= \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a14\ <= \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a15\ <= \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a16\ <= \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~20_combout\ & \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\ & 
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20_combout\ & \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~20_combout\);

\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\RISC_V|RISCV|Processor|ALUR|q\(11) & \RISC_V|RISCV|Processor|ALUR|q\(10) & \RISC_V|RISCV|Processor|ALUR|q\(9) & \RISC_V|RISCV|Processor|ALUR|q\(8) & 
\RISC_V|RISCV|Processor|ALUR|q\(7) & \RISC_V|RISCV|Processor|ALUR|q\(6) & \RISC_V|RISCV|Processor|ALUR|q\(5) & \RISC_V|RISCV|Processor|ALUR|q\(4) & \RISC_V|RISCV|Processor|ALUR|q\(3) & \RISC_V|RISCV|Processor|ALUR|q\(2));

\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\RISC_V|RISCV|Processor|ALUR|q\(11) & \RISC_V|RISCV|Processor|ALUR|q\(10) & \RISC_V|RISCV|Processor|ALUR|q\(9) & \RISC_V|RISCV|Processor|ALUR|q\(8) & 
\RISC_V|RISCV|Processor|ALUR|q\(7) & \RISC_V|RISCV|Processor|ALUR|q\(6) & \RISC_V|RISCV|Processor|ALUR|q\(5) & \RISC_V|RISCV|Processor|ALUR|q\(4) & \RISC_V|RISCV|Processor|ALUR|q\(3) & \RISC_V|RISCV|Processor|ALUR|q\(2));

\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a1\ <= \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a3\ <= \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a7\ <= \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\RISC_V|RAM_c|din_3[7]~33_combout\ & \RISC_V|RAM_c|din_3[3]~39_combout\ & \RISC_V|RAM_c|din_3[1]~35_combout\ & \RISC_V|RAM_c|din_3[0]~37_combout\);

\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\RISC_V|RISCV|Processor|ALUR|q\(11) & \RISC_V|RISCV|Processor|ALUR|q\(10) & \RISC_V|RISCV|Processor|ALUR|q\(9) & \RISC_V|RISCV|Processor|ALUR|q\(8) & 
\RISC_V|RISCV|Processor|ALUR|q\(7) & \RISC_V|RISCV|Processor|ALUR|q\(6) & \RISC_V|RISCV|Processor|ALUR|q\(5) & \RISC_V|RISCV|Processor|ALUR|q\(4) & \RISC_V|RISCV|Processor|ALUR|q\(3) & \RISC_V|RISCV|Processor|ALUR|q\(2));

\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\RISC_V|RISCV|Processor|ALUR|q\(11) & \RISC_V|RISCV|Processor|ALUR|q\(10) & \RISC_V|RISCV|Processor|ALUR|q\(9) & \RISC_V|RISCV|Processor|ALUR|q\(8) & 
\RISC_V|RISCV|Processor|ALUR|q\(7) & \RISC_V|RISCV|Processor|ALUR|q\(6) & \RISC_V|RISCV|Processor|ALUR|q\(5) & \RISC_V|RISCV|Processor|ALUR|q\(4) & \RISC_V|RISCV|Processor|ALUR|q\(3) & \RISC_V|RISCV|Processor|ALUR|q\(2));

\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a1\ <= \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a3\ <= \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a7\ <= \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\RISC_V|RAM_c|din_1[7]~0_combout\ & \RISC_V|RAM_c|din_1[3]~3_combout\ & \RISC_V|RAM_c|din_1[1]~1_combout\ & \RISC_V|RAM_c|din_1[0]~2_combout\);

\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\RISC_V|RISCV|Processor|ALUR|q\(11) & \RISC_V|RISCV|Processor|ALUR|q\(10) & \RISC_V|RISCV|Processor|ALUR|q\(9) & \RISC_V|RISCV|Processor|ALUR|q\(8) & 
\RISC_V|RISCV|Processor|ALUR|q\(7) & \RISC_V|RISCV|Processor|ALUR|q\(6) & \RISC_V|RISCV|Processor|ALUR|q\(5) & \RISC_V|RISCV|Processor|ALUR|q\(4) & \RISC_V|RISCV|Processor|ALUR|q\(3) & \RISC_V|RISCV|Processor|ALUR|q\(2));

\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\RISC_V|RISCV|Processor|ALUR|q\(11) & \RISC_V|RISCV|Processor|ALUR|q\(10) & \RISC_V|RISCV|Processor|ALUR|q\(9) & \RISC_V|RISCV|Processor|ALUR|q\(8) & 
\RISC_V|RISCV|Processor|ALUR|q\(7) & \RISC_V|RISCV|Processor|ALUR|q\(6) & \RISC_V|RISCV|Processor|ALUR|q\(5) & \RISC_V|RISCV|Processor|ALUR|q\(4) & \RISC_V|RISCV|Processor|ALUR|q\(3) & \RISC_V|RISCV|Processor|ALUR|q\(2));

\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a1\ <= \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a3\ <= \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a7\ <= \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\RISC_V|RAM_c|din_2[7]~0_combout\ & \RISC_V|RAM_c|din_2[3]~3_combout\ & \RISC_V|RAM_c|din_2[1]~1_combout\ & \RISC_V|RAM_c|din_2[0]~2_combout\);

\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\RISC_V|RISCV|Processor|ALUR|q\(11) & \RISC_V|RISCV|Processor|ALUR|q\(10) & \RISC_V|RISCV|Processor|ALUR|q\(9) & \RISC_V|RISCV|Processor|ALUR|q\(8) & 
\RISC_V|RISCV|Processor|ALUR|q\(7) & \RISC_V|RISCV|Processor|ALUR|q\(6) & \RISC_V|RISCV|Processor|ALUR|q\(5) & \RISC_V|RISCV|Processor|ALUR|q\(4) & \RISC_V|RISCV|Processor|ALUR|q\(3) & \RISC_V|RISCV|Processor|ALUR|q\(2));

\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\RISC_V|RISCV|Processor|ALUR|q\(11) & \RISC_V|RISCV|Processor|ALUR|q\(10) & \RISC_V|RISCV|Processor|ALUR|q\(9) & \RISC_V|RISCV|Processor|ALUR|q\(8) & 
\RISC_V|RISCV|Processor|ALUR|q\(7) & \RISC_V|RISCV|Processor|ALUR|q\(6) & \RISC_V|RISCV|Processor|ALUR|q\(5) & \RISC_V|RISCV|Processor|ALUR|q\(4) & \RISC_V|RISCV|Processor|ALUR|q\(3) & \RISC_V|RISCV|Processor|ALUR|q\(2));

\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a1\ <= \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a3\ <= \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a7\ <= \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\RISC_V|RAM_c|din_3[6]~47_combout\ & \RISC_V|RAM_c|din_3[5]~45_combout\ & \RISC_V|RAM_c|din_3[4]~41_combout\ & \RISC_V|RAM_c|din_3[2]~43_combout\);

\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\RISC_V|RISCV|Processor|ALUR|q\(11) & \RISC_V|RISCV|Processor|ALUR|q\(10) & \RISC_V|RISCV|Processor|ALUR|q\(9) & \RISC_V|RISCV|Processor|ALUR|q\(8) & 
\RISC_V|RISCV|Processor|ALUR|q\(7) & \RISC_V|RISCV|Processor|ALUR|q\(6) & \RISC_V|RISCV|Processor|ALUR|q\(5) & \RISC_V|RISCV|Processor|ALUR|q\(4) & \RISC_V|RISCV|Processor|ALUR|q\(3) & \RISC_V|RISCV|Processor|ALUR|q\(2));

\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\RISC_V|RISCV|Processor|ALUR|q\(11) & \RISC_V|RISCV|Processor|ALUR|q\(10) & \RISC_V|RISCV|Processor|ALUR|q\(9) & \RISC_V|RISCV|Processor|ALUR|q\(8) & 
\RISC_V|RISCV|Processor|ALUR|q\(7) & \RISC_V|RISCV|Processor|ALUR|q\(6) & \RISC_V|RISCV|Processor|ALUR|q\(5) & \RISC_V|RISCV|Processor|ALUR|q\(4) & \RISC_V|RISCV|Processor|ALUR|q\(3) & \RISC_V|RISCV|Processor|ALUR|q\(2));

\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a4\ <= \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a5\ <= \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);
\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a6\ <= \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(3);

\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\RISC_V|RAM_c|din_1[6]~7_combout\ & \RISC_V|RAM_c|din_1[5]~6_combout\ & \RISC_V|RAM_c|din_1[4]~4_combout\ & \RISC_V|RAM_c|din_1[2]~5_combout\);

\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\RISC_V|RISCV|Processor|ALUR|q\(11) & \RISC_V|RISCV|Processor|ALUR|q\(10) & \RISC_V|RISCV|Processor|ALUR|q\(9) & \RISC_V|RISCV|Processor|ALUR|q\(8) & 
\RISC_V|RISCV|Processor|ALUR|q\(7) & \RISC_V|RISCV|Processor|ALUR|q\(6) & \RISC_V|RISCV|Processor|ALUR|q\(5) & \RISC_V|RISCV|Processor|ALUR|q\(4) & \RISC_V|RISCV|Processor|ALUR|q\(3) & \RISC_V|RISCV|Processor|ALUR|q\(2));

\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\RISC_V|RISCV|Processor|ALUR|q\(11) & \RISC_V|RISCV|Processor|ALUR|q\(10) & \RISC_V|RISCV|Processor|ALUR|q\(9) & \RISC_V|RISCV|Processor|ALUR|q\(8) & 
\RISC_V|RISCV|Processor|ALUR|q\(7) & \RISC_V|RISCV|Processor|ALUR|q\(6) & \RISC_V|RISCV|Processor|ALUR|q\(5) & \RISC_V|RISCV|Processor|ALUR|q\(4) & \RISC_V|RISCV|Processor|ALUR|q\(3) & \RISC_V|RISCV|Processor|ALUR|q\(2));

\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a4\ <= \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a5\ <= \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);
\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a6\ <= \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(3);

\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~20_combout\ & \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~20_combout\ & 
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~20_combout\ & \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~20_combout\);

\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\RISC_V|RISCV|Processor|ALUR|q\(11) & \RISC_V|RISCV|Processor|ALUR|q\(10) & \RISC_V|RISCV|Processor|ALUR|q\(9) & \RISC_V|RISCV|Processor|ALUR|q\(8) & 
\RISC_V|RISCV|Processor|ALUR|q\(7) & \RISC_V|RISCV|Processor|ALUR|q\(6) & \RISC_V|RISCV|Processor|ALUR|q\(5) & \RISC_V|RISCV|Processor|ALUR|q\(4) & \RISC_V|RISCV|Processor|ALUR|q\(3) & \RISC_V|RISCV|Processor|ALUR|q\(2));

\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\RISC_V|RISCV|Processor|ALUR|q\(11) & \RISC_V|RISCV|Processor|ALUR|q\(10) & \RISC_V|RISCV|Processor|ALUR|q\(9) & \RISC_V|RISCV|Processor|ALUR|q\(8) & 
\RISC_V|RISCV|Processor|ALUR|q\(7) & \RISC_V|RISCV|Processor|ALUR|q\(6) & \RISC_V|RISCV|Processor|ALUR|q\(5) & \RISC_V|RISCV|Processor|ALUR|q\(4) & \RISC_V|RISCV|Processor|ALUR|q\(3) & \RISC_V|RISCV|Processor|ALUR|q\(2));

\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a4\ <= \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a5\ <= \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);
\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a6\ <= \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(3);

\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\RISC_V|RAM_c|din_2[6]~7_combout\ & \RISC_V|RAM_c|din_2[5]~6_combout\ & \RISC_V|RAM_c|din_2[4]~4_combout\ & \RISC_V|RAM_c|din_2[2]~5_combout\);

\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\RISC_V|RISCV|Processor|ALUR|q\(11) & \RISC_V|RISCV|Processor|ALUR|q\(10) & \RISC_V|RISCV|Processor|ALUR|q\(9) & \RISC_V|RISCV|Processor|ALUR|q\(8) & 
\RISC_V|RISCV|Processor|ALUR|q\(7) & \RISC_V|RISCV|Processor|ALUR|q\(6) & \RISC_V|RISCV|Processor|ALUR|q\(5) & \RISC_V|RISCV|Processor|ALUR|q\(4) & \RISC_V|RISCV|Processor|ALUR|q\(3) & \RISC_V|RISCV|Processor|ALUR|q\(2));

\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\RISC_V|RISCV|Processor|ALUR|q\(11) & \RISC_V|RISCV|Processor|ALUR|q\(10) & \RISC_V|RISCV|Processor|ALUR|q\(9) & \RISC_V|RISCV|Processor|ALUR|q\(8) & 
\RISC_V|RISCV|Processor|ALUR|q\(7) & \RISC_V|RISCV|Processor|ALUR|q\(6) & \RISC_V|RISCV|Processor|ALUR|q\(5) & \RISC_V|RISCV|Processor|ALUR|q\(4) & \RISC_V|RISCV|Processor|ALUR|q\(3) & \RISC_V|RISCV|Processor|ALUR|q\(2));

\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a4\ <= \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a5\ <= \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);
\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a6\ <= \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(3);

\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\RISC_V|RISCV|Processor|pc_in[6]~5_combout\ & \RISC_V|RISCV|Processor|pc_in[5]~6_combout\ & \RISC_V|RISCV|Processor|pc_in[4]~4_combout\ & 
\RISC_V|RISCV|Processor|pc_in[3]~1_combout\ & \RISC_V|RISCV|Processor|pc_in[2]~0_combout\);

\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a1\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a2\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a3\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a4\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a5\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a6\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a7\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a8\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a9\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a10\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a11\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a12\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a13\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a14\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a15\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a16\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a17\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a18\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a19\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a20\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a21\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a22\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a23\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a24\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a25\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(25);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a26\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(26);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a27\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(27);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a28\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(28);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a29\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(29);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a30\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(30);
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a31\ <= \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(31);

\RISC_V|we_en_psp~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \RISC_V|we_en_psp~combout\);

\clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk~combout\);
\Decodificador|i8|ALT_INV_Equal0~7_combout\ <= NOT \Decodificador|i8|Equal0~7_combout\;
\Decodificador|i8|ALT_INV_Equal0~6_combout\ <= NOT \Decodificador|i8|Equal0~6_combout\;
\Decodificador|i8|ALT_INV_Equal0~5_combout\ <= NOT \Decodificador|i8|Equal0~5_combout\;
\Decodificador|i8|ALT_INV_Equal0~4_combout\ <= NOT \Decodificador|i8|Equal0~4_combout\;
\Decodificador|i8|ALT_INV_Equal0~3_combout\ <= NOT \Decodificador|i8|Equal0~3_combout\;
\Decodificador|i8|ALT_INV_Equal0~2_combout\ <= NOT \Decodificador|i8|Equal0~2_combout\;
\Decodificador|i8|ALT_INV_Equal0~1_combout\ <= NOT \Decodificador|i8|Equal0~1_combout\;
\Decodificador|i8|ALT_INV_Equal0~0_combout\ <= NOT \Decodificador|i8|Equal0~0_combout\;
\ALT_INV_clk~clkctrl_outclk\ <= NOT \clk~clkctrl_outclk\;
\ALT_INV_reset_n~combout\ <= NOT \reset_n~combout\;

-- Location: LCFF_X34_Y15_N17
\Decodificador|i12|cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i12|cnt[0]~17_combout\,
	sdata => VCC,
	aclr => \ALT_INV_reset_n~combout\,
	sload => \Decodificador|i12|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i12|cnt\(0));

-- Location: LCFF_X34_Y15_N21
\Decodificador|i12|cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i12|cnt[2]~21_combout\,
	sdata => VCC,
	aclr => \ALT_INV_reset_n~combout\,
	sload => \Decodificador|i12|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i12|cnt\(2));

-- Location: LCFF_X34_Y14_N7
\Decodificador|i12|cnt[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i12|cnt[11]~39_combout\,
	sdata => \~GND~combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => \Decodificador|i12|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i12|cnt\(11));

-- Location: LCFF_X34_Y14_N11
\Decodificador|i12|cnt[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i12|cnt[13]~43_combout\,
	sdata => \~GND~combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => \Decodificador|i12|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i12|cnt\(13));

-- Location: LCFF_X34_Y14_N13
\Decodificador|i12|cnt[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i12|cnt[14]~45_combout\,
	sdata => \~GND~combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => \Decodificador|i12|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i12|cnt\(14));

-- Location: LCCOMB_X34_Y15_N16
\Decodificador|i12|cnt[0]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|cnt[0]~17_combout\ = \Decodificador|i12|cnt\(0) $ (VCC)
-- \Decodificador|i12|cnt[0]~18\ = CARRY(\Decodificador|i12|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i12|cnt\(0),
	datad => VCC,
	combout => \Decodificador|i12|cnt[0]~17_combout\,
	cout => \Decodificador|i12|cnt[0]~18\);

-- Location: LCCOMB_X34_Y15_N20
\Decodificador|i12|cnt[2]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|cnt[2]~21_combout\ = (\Decodificador|i12|cnt\(2) & ((GND) # (!\Decodificador|i12|cnt[1]~20\))) # (!\Decodificador|i12|cnt\(2) & (\Decodificador|i12|cnt[1]~20\ $ (GND)))
-- \Decodificador|i12|cnt[2]~22\ = CARRY((\Decodificador|i12|cnt\(2)) # (!\Decodificador|i12|cnt[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i12|cnt\(2),
	datad => VCC,
	cin => \Decodificador|i12|cnt[1]~20\,
	combout => \Decodificador|i12|cnt[2]~21_combout\,
	cout => \Decodificador|i12|cnt[2]~22\);

-- Location: LCCOMB_X34_Y14_N6
\Decodificador|i12|cnt[11]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|cnt[11]~39_combout\ = (\Decodificador|i12|cnt\(11) & (\Decodificador|i12|cnt[10]~38\ & VCC)) # (!\Decodificador|i12|cnt\(11) & (!\Decodificador|i12|cnt[10]~38\))
-- \Decodificador|i12|cnt[11]~40\ = CARRY((!\Decodificador|i12|cnt\(11) & !\Decodificador|i12|cnt[10]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i12|cnt\(11),
	datad => VCC,
	cin => \Decodificador|i12|cnt[10]~38\,
	combout => \Decodificador|i12|cnt[11]~39_combout\,
	cout => \Decodificador|i12|cnt[11]~40\);

-- Location: LCCOMB_X34_Y14_N10
\Decodificador|i12|cnt[13]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|cnt[13]~43_combout\ = (\Decodificador|i12|cnt\(13) & (\Decodificador|i12|cnt[12]~42\ & VCC)) # (!\Decodificador|i12|cnt\(13) & (!\Decodificador|i12|cnt[12]~42\))
-- \Decodificador|i12|cnt[13]~44\ = CARRY((!\Decodificador|i12|cnt\(13) & !\Decodificador|i12|cnt[12]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i12|cnt\(13),
	datad => VCC,
	cin => \Decodificador|i12|cnt[12]~42\,
	combout => \Decodificador|i12|cnt[13]~43_combout\,
	cout => \Decodificador|i12|cnt[13]~44\);

-- Location: LCCOMB_X34_Y14_N12
\Decodificador|i12|cnt[14]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|cnt[14]~45_combout\ = (\Decodificador|i12|cnt\(14) & ((GND) # (!\Decodificador|i12|cnt[13]~44\))) # (!\Decodificador|i12|cnt\(14) & (\Decodificador|i12|cnt[13]~44\ $ (GND)))
-- \Decodificador|i12|cnt[14]~46\ = CARRY((\Decodificador|i12|cnt\(14)) # (!\Decodificador|i12|cnt[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i12|cnt\(14),
	datad => VCC,
	cin => \Decodificador|i12|cnt[13]~44\,
	combout => \Decodificador|i12|cnt[14]~45_combout\,
	cout => \Decodificador|i12|cnt[14]~46\);

-- Location: M4K_X17_Y15
\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Practica17:RISC_V|RAMJD:RAM_c|altsyncram:ram_0_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \RISC_V|RAM_c|mem_ram_0~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X17_Y14
\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Practica17:RISC_V|RAMJD:RAM_c|altsyncram:ram_3_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \RISC_V|RAM_c|mem_ram_3~1_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X17_Y18
\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Practica17:RISC_V|RAMJD:RAM_c|altsyncram:ram_3_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \RISC_V|RAM_c|mem_ram_3~1_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M4K_X17_Y16
\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Practica17:RISC_V|RAMJD:RAM_c|altsyncram:ram_1_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \RISC_V|RAM_c|mem_ram_1~1_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M4K_X17_Y17
\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Practica17:RISC_V|RAMJD:RAM_c|altsyncram:ram_0_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \RISC_V|RAM_c|mem_ram_0~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y9_N6
\Recept|i3|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|Add0~6_combout\ = (\Recept|i3|contador\(3) & (!\Recept|i3|Add0~5\)) # (!\Recept|i3|contador\(3) & ((\Recept|i3|Add0~5\) # (GND)))
-- \Recept|i3|Add0~7\ = CARRY((!\Recept|i3|Add0~5\) # (!\Recept|i3|contador\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i3|contador\(3),
	datad => VCC,
	cin => \Recept|i3|Add0~5\,
	combout => \Recept|i3|Add0~6_combout\,
	cout => \Recept|i3|Add0~7\);

-- Location: LCCOMB_X25_Y9_N10
\Recept|i3|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|Add0~10_combout\ = (\Recept|i3|contador\(5) & (!\Recept|i3|Add0~9\)) # (!\Recept|i3|contador\(5) & ((\Recept|i3|Add0~9\) # (GND)))
-- \Recept|i3|Add0~11\ = CARRY((!\Recept|i3|Add0~9\) # (!\Recept|i3|contador\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i3|contador\(5),
	datad => VCC,
	cin => \Recept|i3|Add0~9\,
	combout => \Recept|i3|Add0~10_combout\,
	cout => \Recept|i3|Add0~11\);

-- Location: LCCOMB_X25_Y9_N12
\Recept|i3|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|Add0~12_combout\ = (\Recept|i3|contador\(6) & (\Recept|i3|Add0~11\ $ (GND))) # (!\Recept|i3|contador\(6) & (!\Recept|i3|Add0~11\ & VCC))
-- \Recept|i3|Add0~13\ = CARRY((\Recept|i3|contador\(6) & !\Recept|i3|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i3|contador\(6),
	datad => VCC,
	cin => \Recept|i3|Add0~11\,
	combout => \Recept|i3|Add0~12_combout\,
	cout => \Recept|i3|Add0~13\);

-- Location: LCCOMB_X25_Y9_N18
\Recept|i3|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|Add0~18_combout\ = (\Recept|i3|contador\(9) & (!\Recept|i3|Add0~17\)) # (!\Recept|i3|contador\(9) & ((\Recept|i3|Add0~17\) # (GND)))
-- \Recept|i3|Add0~19\ = CARRY((!\Recept|i3|Add0~17\) # (!\Recept|i3|contador\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i3|contador\(9),
	datad => VCC,
	cin => \Recept|i3|Add0~17\,
	combout => \Recept|i3|Add0~18_combout\,
	cout => \Recept|i3|Add0~19\);

-- Location: LCCOMB_X25_Y9_N20
\Recept|i3|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|Add0~20_combout\ = (\Recept|i3|contador\(10) & (\Recept|i3|Add0~19\ $ (GND))) # (!\Recept|i3|contador\(10) & (!\Recept|i3|Add0~19\ & VCC))
-- \Recept|i3|Add0~21\ = CARRY((\Recept|i3|contador\(10) & !\Recept|i3|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i3|contador\(10),
	datad => VCC,
	cin => \Recept|i3|Add0~19\,
	combout => \Recept|i3|Add0~20_combout\,
	cout => \Recept|i3|Add0~21\);

-- Location: LCCOMB_X25_Y9_N22
\Recept|i3|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|Add0~22_combout\ = \Recept|i3|contador\(11) $ (\Recept|i3|Add0~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i3|contador\(11),
	cin => \Recept|i3|Add0~21\,
	combout => \Recept|i3|Add0~22_combout\);

-- Location: LCCOMB_X30_Y10_N6
\Recept|i7|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i7|Add0~4_combout\ = (\Recept|i7|contador\(2) & (\Recept|i7|Add0~3\ $ (GND))) # (!\Recept|i7|contador\(2) & (!\Recept|i7|Add0~3\ & VCC))
-- \Recept|i7|Add0~5\ = CARRY((\Recept|i7|contador\(2) & !\Recept|i7|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i7|contador\(2),
	datad => VCC,
	cin => \Recept|i7|Add0~3\,
	combout => \Recept|i7|Add0~4_combout\,
	cout => \Recept|i7|Add0~5\);

-- Location: LCCOMB_X30_Y10_N8
\Recept|i7|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i7|Add0~6_combout\ = (\Recept|i7|contador\(3) & (!\Recept|i7|Add0~5\)) # (!\Recept|i7|contador\(3) & ((\Recept|i7|Add0~5\) # (GND)))
-- \Recept|i7|Add0~7\ = CARRY((!\Recept|i7|Add0~5\) # (!\Recept|i7|contador\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i7|contador\(3),
	datad => VCC,
	cin => \Recept|i7|Add0~5\,
	combout => \Recept|i7|Add0~6_combout\,
	cout => \Recept|i7|Add0~7\);

-- Location: LCCOMB_X30_Y10_N12
\Recept|i7|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i7|Add0~10_combout\ = (\Recept|i7|contador\(5) & (!\Recept|i7|Add0~9\)) # (!\Recept|i7|contador\(5) & ((\Recept|i7|Add0~9\) # (GND)))
-- \Recept|i7|Add0~11\ = CARRY((!\Recept|i7|Add0~9\) # (!\Recept|i7|contador\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i7|contador\(5),
	datad => VCC,
	cin => \Recept|i7|Add0~9\,
	combout => \Recept|i7|Add0~10_combout\,
	cout => \Recept|i7|Add0~11\);

-- Location: LCCOMB_X30_Y10_N16
\Recept|i7|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i7|Add0~14_combout\ = (\Recept|i7|contador\(7) & (!\Recept|i7|Add0~13\)) # (!\Recept|i7|contador\(7) & ((\Recept|i7|Add0~13\) # (GND)))
-- \Recept|i7|Add0~15\ = CARRY((!\Recept|i7|Add0~13\) # (!\Recept|i7|contador\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i7|contador\(7),
	datad => VCC,
	cin => \Recept|i7|Add0~13\,
	combout => \Recept|i7|Add0~14_combout\,
	cout => \Recept|i7|Add0~15\);

-- Location: LCCOMB_X26_Y10_N12
\Recept|i2|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|Add0~2_combout\ = (\Recept|i2|contador\(1) & (!\Recept|i2|Add0~1\)) # (!\Recept|i2|contador\(1) & ((\Recept|i2|Add0~1\) # (GND)))
-- \Recept|i2|Add0~3\ = CARRY((!\Recept|i2|Add0~1\) # (!\Recept|i2|contador\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i2|contador\(1),
	datad => VCC,
	cin => \Recept|i2|Add0~1\,
	combout => \Recept|i2|Add0~2_combout\,
	cout => \Recept|i2|Add0~3\);

-- Location: LCCOMB_X26_Y10_N16
\Recept|i2|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|Add0~6_combout\ = (\Recept|i2|contador\(3) & (!\Recept|i2|Add0~5\)) # (!\Recept|i2|contador\(3) & ((\Recept|i2|Add0~5\) # (GND)))
-- \Recept|i2|Add0~7\ = CARRY((!\Recept|i2|Add0~5\) # (!\Recept|i2|contador\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i2|contador\(3),
	datad => VCC,
	cin => \Recept|i2|Add0~5\,
	combout => \Recept|i2|Add0~6_combout\,
	cout => \Recept|i2|Add0~7\);

-- Location: LCCOMB_X26_Y10_N18
\Recept|i2|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|Add0~8_combout\ = (\Recept|i2|contador\(4) & (\Recept|i2|Add0~7\ $ (GND))) # (!\Recept|i2|contador\(4) & (!\Recept|i2|Add0~7\ & VCC))
-- \Recept|i2|Add0~9\ = CARRY((\Recept|i2|contador\(4) & !\Recept|i2|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i2|contador\(4),
	datad => VCC,
	cin => \Recept|i2|Add0~7\,
	combout => \Recept|i2|Add0~8_combout\,
	cout => \Recept|i2|Add0~9\);

-- Location: LCCOMB_X26_Y10_N20
\Recept|i2|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|Add0~10_combout\ = (\Recept|i2|contador\(5) & (!\Recept|i2|Add0~9\)) # (!\Recept|i2|contador\(5) & ((\Recept|i2|Add0~9\) # (GND)))
-- \Recept|i2|Add0~11\ = CARRY((!\Recept|i2|Add0~9\) # (!\Recept|i2|contador\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i2|contador\(5),
	datad => VCC,
	cin => \Recept|i2|Add0~9\,
	combout => \Recept|i2|Add0~10_combout\,
	cout => \Recept|i2|Add0~11\);

-- Location: LCCOMB_X26_Y10_N24
\Recept|i2|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|Add0~14_combout\ = (\Recept|i2|contador\(7) & (!\Recept|i2|Add0~13\)) # (!\Recept|i2|contador\(7) & ((\Recept|i2|Add0~13\) # (GND)))
-- \Recept|i2|Add0~15\ = CARRY((!\Recept|i2|Add0~13\) # (!\Recept|i2|contador\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i2|contador\(7),
	datad => VCC,
	cin => \Recept|i2|Add0~13\,
	combout => \Recept|i2|Add0~14_combout\,
	cout => \Recept|i2|Add0~15\);

-- Location: LCFF_X25_Y11_N13
\Decodificador|i2|registro[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i2|registro[0]~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i2|registro\(0));

-- Location: LCFF_X32_Y12_N13
\Decodificador|i5|registro[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i5|registro[1]~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i5|registro\(1));

-- Location: LCFF_X24_Y10_N25
\Decodificador|i2|registro[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i2|registro[1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i2|registro\(1));

-- Location: LCFF_X24_Y10_N13
\Decodificador|i5|registro[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i5|registro[2]~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i5|registro\(2));

-- Location: LCFF_X24_Y10_N15
\Decodificador|i6|registro[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i6|registro[2]~2_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i6|registro\(2));

-- Location: LCFF_X24_Y10_N9
\Decodificador|i4|registro[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i4|registro[2]~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i4|registro\(2));

-- Location: LCCOMB_X24_Y10_N30
\Decodificador|i9|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux5~0_combout\ = (\Decodificador|i11|contador\(1) & (((\Decodificador|i6|registro\(2)) # (\Decodificador|i11|contador\(0))))) # (!\Decodificador|i11|contador\(1) & (\Decodificador|i4|registro\(2) & ((!\Decodificador|i11|contador\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datab => \Decodificador|i4|registro\(2),
	datac => \Decodificador|i6|registro\(2),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i9|Mux5~0_combout\);

-- Location: LCFF_X24_Y10_N21
\Decodificador|i7|registro[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i7|registro[2]~2_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i7|registro\(2));

-- Location: LCCOMB_X24_Y10_N10
\Decodificador|i9|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux5~1_combout\ = (\Decodificador|i9|Mux5~0_combout\ & (((\Decodificador|i7|registro\(2)) # (!\Decodificador|i11|contador\(0))))) # (!\Decodificador|i9|Mux5~0_combout\ & (\Decodificador|i5|registro\(2) & 
-- ((\Decodificador|i11|contador\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i5|registro\(2),
	datab => \Decodificador|i9|Mux5~0_combout\,
	datac => \Decodificador|i7|registro\(2),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i9|Mux5~1_combout\);

-- Location: LCFF_X20_Y10_N3
\Decodificador|i1|registro[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i1|registro[3]~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i1|registro\(3));

-- Location: LCFF_X20_Y10_N17
\Decodificador|i0|registro[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(3),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i0|registro\(3));

-- Location: LCCOMB_X20_Y10_N16
\Decodificador|i9|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux4~2_combout\ = (\Decodificador|i11|contador\(0) & ((\Decodificador|i11|contador\(1)) # ((\Decodificador|i1|registro\(3))))) # (!\Decodificador|i11|contador\(0) & (!\Decodificador|i11|contador\(1) & (\Decodificador|i0|registro\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(0),
	datab => \Decodificador|i11|contador\(1),
	datac => \Decodificador|i0|registro\(3),
	datad => \Decodificador|i1|registro\(3),
	combout => \Decodificador|i9|Mux4~2_combout\);

-- Location: LCFF_X21_Y9_N7
\Decodificador|i6|registro[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(52),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i6|registro\(4));

-- Location: LCFF_X21_Y9_N27
\Decodificador|i4|registro[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(36),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i4|registro\(4));

-- Location: LCCOMB_X21_Y9_N6
\Decodificador|i9|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux3~0_combout\ = (\Decodificador|i11|contador\(1) & (((\Decodificador|i6|registro\(4)) # (\Decodificador|i11|contador\(0))))) # (!\Decodificador|i11|contador\(1) & (\Decodificador|i4|registro\(4) & ((!\Decodificador|i11|contador\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datab => \Decodificador|i4|registro\(4),
	datac => \Decodificador|i6|registro\(4),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i9|Mux3~0_combout\);

-- Location: LCFF_X19_Y10_N13
\Decodificador|i2|registro[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i2|registro[5]~2_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i2|registro\(5));

-- Location: LCFF_X18_Y10_N1
\Decodificador|i5|registro[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i5|registro[6]~4_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i5|registro\(6));

-- Location: LCFF_X20_Y10_N25
\Decodificador|i2|registro[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i2|registro[6]~3_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i2|registro\(6));

-- Location: LCFF_X19_Y10_N25
\Decodificador|i1|registro[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i1|registro[6]~3_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i1|registro\(6));

-- Location: LCFF_X20_Y10_N27
\Decodificador|i0|registro[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i0|registro[6]~4_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i0|registro\(6));

-- Location: LCCOMB_X20_Y10_N0
\Decodificador|i9|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux1~2_combout\ = (\Decodificador|i11|contador\(0) & (((\Decodificador|i11|contador\(1)) # (\Decodificador|i1|registro\(6))))) # (!\Decodificador|i11|contador\(0) & (\Decodificador|i0|registro\(6) & (!\Decodificador|i11|contador\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(0),
	datab => \Decodificador|i0|registro\(6),
	datac => \Decodificador|i11|contador\(1),
	datad => \Decodificador|i1|registro\(6),
	combout => \Decodificador|i9|Mux1~2_combout\);

-- Location: LCFF_X20_Y10_N23
\Decodificador|i3|registro[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i3|registro[6]~2_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i3|registro\(6));

-- Location: LCCOMB_X20_Y10_N20
\Decodificador|i9|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux1~3_combout\ = (\Decodificador|i11|contador\(1) & ((\Decodificador|i9|Mux1~2_combout\ & ((\Decodificador|i3|registro\(6)))) # (!\Decodificador|i9|Mux1~2_combout\ & (\Decodificador|i2|registro\(6))))) # 
-- (!\Decodificador|i11|contador\(1) & (((\Decodificador|i9|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i2|registro\(6),
	datab => \Decodificador|i3|registro\(6),
	datac => \Decodificador|i11|contador\(1),
	datad => \Decodificador|i9|Mux1~2_combout\,
	combout => \Decodificador|i9|Mux1~3_combout\);

-- Location: LCFF_X20_Y9_N7
\Decodificador|i6|registro[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(55),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i6|registro\(7));

-- Location: LCFF_X20_Y9_N1
\Decodificador|i4|registro[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i4|registro[7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i4|registro\(7));

-- Location: LCCOMB_X20_Y9_N6
\Decodificador|i9|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux0~0_combout\ = (\Decodificador|i11|contador\(1) & (((\Decodificador|i6|registro\(7)) # (\Decodificador|i11|contador\(0))))) # (!\Decodificador|i11|contador\(1) & (\Decodificador|i4|registro\(7) & ((!\Decodificador|i11|contador\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i4|registro\(7),
	datab => \Decodificador|i11|contador\(1),
	datac => \Decodificador|i6|registro\(7),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i9|Mux0~0_combout\);

-- Location: LCFF_X20_Y9_N11
\Decodificador|i2|registro[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i2|registro[7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i2|registro\(7));

-- Location: LCFF_X20_Y9_N27
\Decodificador|i1|registro[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(15),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i1|registro\(7));

-- Location: LCFF_X20_Y9_N17
\Decodificador|i0|registro[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i0|registro[7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i0|registro\(7));

-- Location: LCCOMB_X20_Y9_N26
\Decodificador|i9|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux0~2_combout\ = (\Decodificador|i11|contador\(1) & (((\Decodificador|i11|contador\(0))))) # (!\Decodificador|i11|contador\(1) & ((\Decodificador|i11|contador\(0) & ((\Decodificador|i1|registro\(7)))) # (!\Decodificador|i11|contador\(0) 
-- & (\Decodificador|i0|registro\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i0|registro\(7),
	datab => \Decodificador|i11|contador\(1),
	datac => \Decodificador|i1|registro\(7),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i9|Mux0~2_combout\);

-- Location: LCFF_X20_Y9_N31
\Decodificador|i3|registro[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(31),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i3|registro\(7));

-- Location: LCCOMB_X20_Y9_N30
\Decodificador|i9|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux0~3_combout\ = (\Decodificador|i11|contador\(1) & ((\Decodificador|i9|Mux0~2_combout\ & ((\Decodificador|i3|registro\(7)))) # (!\Decodificador|i9|Mux0~2_combout\ & (\Decodificador|i2|registro\(7))))) # 
-- (!\Decodificador|i11|contador\(1) & (((\Decodificador|i9|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i2|registro\(7),
	datab => \Decodificador|i11|contador\(1),
	datac => \Decodificador|i3|registro\(7),
	datad => \Decodificador|i9|Mux0~2_combout\,
	combout => \Decodificador|i9|Mux0~3_combout\);

-- Location: LCCOMB_X34_Y15_N6
\Decodificador|i12|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|Equal0~0_combout\ = (!\Decodificador|i12|cnt\(2) & (!\Decodificador|i12|cnt\(3) & (!\Decodificador|i12|cnt\(0) & !\Decodificador|i12|cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i12|cnt\(2),
	datab => \Decodificador|i12|cnt\(3),
	datac => \Decodificador|i12|cnt\(0),
	datad => \Decodificador|i12|cnt\(1),
	combout => \Decodificador|i12|Equal0~0_combout\);

-- Location: LCCOMB_X34_Y14_N30
\Decodificador|i12|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|Equal0~1_combout\ = (!\Decodificador|i12|cnt\(10) & !\Decodificador|i12|cnt\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decodificador|i12|cnt\(10),
	datad => \Decodificador|i12|cnt\(11),
	combout => \Decodificador|i12|Equal0~1_combout\);

-- Location: LCCOMB_X34_Y14_N20
\Decodificador|i12|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|Equal0~2_combout\ = (!\Decodificador|i12|cnt\(14) & (!\Decodificador|i12|cnt\(15) & (!\Decodificador|i12|cnt\(12) & !\Decodificador|i12|cnt\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i12|cnt\(14),
	datab => \Decodificador|i12|cnt\(15),
	datac => \Decodificador|i12|cnt\(12),
	datad => \Decodificador|i12|cnt\(13),
	combout => \Decodificador|i12|Equal0~2_combout\);

-- Location: LCCOMB_X34_Y14_N22
\Decodificador|i12|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|Equal0~3_combout\ = (\Decodificador|i12|Equal0~1_combout\ & (!\Decodificador|i12|cnt\(9) & (\Decodificador|i12|Equal0~2_combout\ & !\Decodificador|i12|cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i12|Equal0~1_combout\,
	datab => \Decodificador|i12|cnt\(9),
	datac => \Decodificador|i12|Equal0~2_combout\,
	datad => \Decodificador|i12|cnt\(8),
	combout => \Decodificador|i12|Equal0~3_combout\);

-- Location: LCFF_X20_Y10_N31
\RegistroDisplays|registro[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[17]~12_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(17));

-- Location: LCFF_X24_Y10_N23
\RegistroDisplays|registro[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[42]~15_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(42));

-- Location: LCFF_X24_Y10_N29
\RegistroDisplays|registro[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[50]~16_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(50));

-- Location: LCFF_X24_Y11_N13
\RegistroDisplays|registro[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[34]~17_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(34));

-- Location: LCFF_X24_Y10_N19
\RegistroDisplays|registro[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[58]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(58));

-- Location: LCFF_X19_Y10_N5
\RegistroDisplays|registro[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[46]~45_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(46));

-- Location: LCFF_X20_Y12_N31
\RegistroDisplays|registro[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[22]~49_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(22));

-- Location: LCFF_X19_Y10_N23
\RegistroDisplays|registro[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[14]~50_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(14));

-- Location: LCFF_X20_Y10_N9
\RegistroDisplays|registro[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[6]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(6));

-- Location: LCFF_X20_Y10_N7
\RegistroDisplays|registro[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[30]~51_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(30));

-- Location: LCFF_X20_Y9_N25
\RegistroDisplays|registro[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[55]~53_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(55));

-- Location: LCFF_X20_Y9_N23
\RegistroDisplays|registro[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[39]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(39));

-- Location: LCFF_X20_Y9_N13
\RegistroDisplays|registro[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[23]~56_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(23));

-- Location: LCFF_X20_Y9_N21
\RegistroDisplays|registro[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[15]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(15));

-- Location: LCFF_X16_Y18_N17
\RegistroDisplays|registro[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|PSP_C|q\(7),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(7));

-- Location: LCFF_X20_Y9_N5
\RegistroDisplays|registro[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[31]~58_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(31));

-- Location: LCCOMB_X20_Y10_N30
\RegistroDisplays|registro[17]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[17]~12_combout\ = (\RegistroDisplays|registro\(9) & ((\RISC_V|PSP_C|q\(7)) # ((!\RegistroDisplays|Reg~1_combout\) # (!\RegistroDisplays|Reg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(7),
	datab => \RegistroDisplays|registro\(9),
	datac => \RegistroDisplays|Reg~0_combout\,
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[17]~12_combout\);

-- Location: LCCOMB_X24_Y10_N22
\RegistroDisplays|registro[42]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[42]~15_combout\ = (\RegistroDisplays|registro\(34)) # ((!\RISC_V|PSP_C|q\(7) & (\RegistroDisplays|Reg~0_combout\ & \RegistroDisplays|Reg~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(7),
	datab => \RegistroDisplays|registro\(34),
	datac => \RegistroDisplays|Reg~0_combout\,
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[42]~15_combout\);

-- Location: LCCOMB_X24_Y10_N28
\RegistroDisplays|registro[50]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[50]~16_combout\ = (\RegistroDisplays|registro\(42)) # ((!\RISC_V|PSP_C|q\(7) & (\RegistroDisplays|Reg~0_combout\ & \RegistroDisplays|Reg~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(7),
	datab => \RegistroDisplays|registro\(42),
	datac => \RegistroDisplays|Reg~0_combout\,
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[50]~16_combout\);

-- Location: LCCOMB_X24_Y11_N12
\RegistroDisplays|registro[34]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[34]~17_combout\ = ((!\RISC_V|PSP_C|q\(7) & (\RegistroDisplays|Reg~0_combout\ & \RegistroDisplays|Reg~1_combout\))) # (!\RegistroDisplays|registro\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(7),
	datab => \RegistroDisplays|registro\(26),
	datac => \RegistroDisplays|Reg~0_combout\,
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[34]~17_combout\);

-- Location: LCCOMB_X24_Y10_N18
\RegistroDisplays|registro[58]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[58]~18_combout\ = (\RegistroDisplays|registro\(50)) # ((!\RISC_V|PSP_C|q\(7) & (\RegistroDisplays|Reg~0_combout\ & \RegistroDisplays|Reg~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(7),
	datab => \RegistroDisplays|registro\(50),
	datac => \RegistroDisplays|Reg~0_combout\,
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[58]~18_combout\);

-- Location: LCCOMB_X19_Y10_N4
\RegistroDisplays|registro[46]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[46]~45_combout\ = ((\RegistroDisplays|Reg~0_combout\ & (\RegistroDisplays|Reg~1_combout\ & !\RISC_V|PSP_C|q\(7)))) # (!\RegistroDisplays|registro\(38))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|Reg~0_combout\,
	datab => \RegistroDisplays|registro\(38),
	datac => \RegistroDisplays|Reg~1_combout\,
	datad => \RISC_V|PSP_C|q\(7),
	combout => \RegistroDisplays|registro[46]~45_combout\);

-- Location: LCCOMB_X20_Y12_N30
\RegistroDisplays|registro[22]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[22]~49_combout\ = (\RegistroDisplays|registro\(14)) # ((!\RISC_V|PSP_C|q\(7) & (\RegistroDisplays|Reg~1_combout\ & \RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(7),
	datab => \RegistroDisplays|registro\(14),
	datac => \RegistroDisplays|Reg~1_combout\,
	datad => \RegistroDisplays|Reg~0_combout\,
	combout => \RegistroDisplays|registro[22]~49_combout\);

-- Location: LCCOMB_X19_Y10_N22
\RegistroDisplays|registro[14]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[14]~50_combout\ = (\RegistroDisplays|registro\(6)) # ((\RegistroDisplays|Reg~0_combout\ & (\RegistroDisplays|Reg~1_combout\ & !\RISC_V|PSP_C|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|Reg~0_combout\,
	datab => \RegistroDisplays|registro\(6),
	datac => \RegistroDisplays|Reg~1_combout\,
	datad => \RISC_V|PSP_C|q\(7),
	combout => \RegistroDisplays|registro[14]~50_combout\);

-- Location: LCCOMB_X20_Y10_N6
\RegistroDisplays|registro[30]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[30]~51_combout\ = (\RegistroDisplays|registro\(22)) # ((!\RISC_V|PSP_C|q\(7) & (\RegistroDisplays|Reg~0_combout\ & \RegistroDisplays|Reg~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(7),
	datab => \RegistroDisplays|registro\(22),
	datac => \RegistroDisplays|Reg~0_combout\,
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[30]~51_combout\);

-- Location: LCCOMB_X20_Y9_N24
\RegistroDisplays|registro[55]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[55]~53_combout\ = (\RegistroDisplays|registro\(47) & (((\RISC_V|PSP_C|q\(7)) # (!\RegistroDisplays|Reg~1_combout\)) # (!\RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|registro\(47),
	datab => \RegistroDisplays|Reg~0_combout\,
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[55]~53_combout\);

-- Location: LCCOMB_X20_Y9_N22
\RegistroDisplays|registro[39]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[39]~54_combout\ = (\RegistroDisplays|registro\(31) & ((\RISC_V|PSP_C|q\(7)) # ((!\RegistroDisplays|Reg~1_combout\) # (!\RegistroDisplays|Reg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(7),
	datab => \RegistroDisplays|Reg~0_combout\,
	datac => \RegistroDisplays|registro\(31),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[39]~54_combout\);

-- Location: LCCOMB_X20_Y9_N12
\RegistroDisplays|registro[23]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[23]~56_combout\ = (\RegistroDisplays|registro\(15) & ((\RISC_V|PSP_C|q\(7)) # ((!\RegistroDisplays|Reg~1_combout\) # (!\RegistroDisplays|Reg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|registro\(15),
	datab => \RISC_V|PSP_C|q\(7),
	datac => \RegistroDisplays|Reg~0_combout\,
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[23]~56_combout\);

-- Location: LCCOMB_X20_Y9_N20
\RegistroDisplays|registro[15]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[15]~57_combout\ = (\RegistroDisplays|registro\(7) & ((\RISC_V|PSP_C|q\(7)) # ((!\RegistroDisplays|Reg~1_combout\) # (!\RegistroDisplays|Reg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(7),
	datab => \RegistroDisplays|registro\(7),
	datac => \RegistroDisplays|Reg~0_combout\,
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[15]~57_combout\);

-- Location: LCCOMB_X20_Y9_N4
\RegistroDisplays|registro[31]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[31]~58_combout\ = (\RegistroDisplays|registro\(23) & ((\RISC_V|PSP_C|q\(7)) # ((!\RegistroDisplays|Reg~1_combout\) # (!\RegistroDisplays|Reg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|registro\(23),
	datab => \RISC_V|PSP_C|q\(7),
	datac => \RegistroDisplays|Reg~0_combout\,
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[31]~58_combout\);

-- Location: LCFF_X15_Y18_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][7]~regout\);

-- Location: LCFF_X20_Y11_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][7]~regout\);

-- Location: LCFF_X15_Y20_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][7]~regout\);

-- Location: LCFF_X15_Y19_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][7]~regout\);

-- Location: LCCOMB_X15_Y19_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][7]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][7]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][7]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~12_combout\);

-- Location: LCFF_X24_Y19_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][7]~regout\);

-- Location: LCCOMB_X23_Y19_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][7]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][7]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][7]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~17_combout\);

-- Location: LCFF_X23_Y19_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][7]~regout\);

-- Location: LCCOMB_X23_Y19_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][7]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][7]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][7]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][7]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~17_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~18_combout\);

-- Location: LCFF_X22_Y15_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][1]~regout\);

-- Location: LCCOMB_X18_Y15_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][1]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][1]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][1]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][1]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~0_combout\);

-- Location: LCFF_X21_Y16_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][1]~regout\);

-- Location: LCFF_X22_Y13_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][0]~regout\);

-- Location: LCFF_X20_Y11_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][0]~regout\);

-- Location: LCCOMB_X20_Y11_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|IRC|q\(23))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][0]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][0]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][0]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~0_combout\);

-- Location: LCFF_X21_Y11_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][0]~regout\);

-- Location: LCCOMB_X21_Y11_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~1_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~0_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][0]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(20))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][0]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][0]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][0]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~0_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~1_combout\);

-- Location: LCFF_X22_Y14_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][0]~regout\);

-- Location: LCFF_X20_Y13_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][0]~regout\);

-- Location: LCFF_X19_Y13_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][0]~regout\);

-- Location: LCFF_X24_Y15_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][0]~regout\);

-- Location: LCFF_X24_Y17_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][0]~regout\);

-- Location: LCFF_X20_Y13_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][3]~regout\);

-- Location: LCFF_X19_Y13_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][3]~regout\);

-- Location: LCCOMB_X19_Y13_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][3]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][3]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][3]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~7_combout\);

-- Location: LCFF_X19_Y18_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][4]~regout\);

-- Location: LCFF_X18_Y18_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][4]~regout\);

-- Location: LCFF_X20_Y18_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][4]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][4]~regout\);

-- Location: LCCOMB_X18_Y18_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][4]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][4]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][4]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][4]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~0_combout\);

-- Location: LCFF_X18_Y18_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][4]~regout\);

-- Location: LCCOMB_X19_Y18_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][4]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][4]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][4]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][4]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~0_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~1_combout\);

-- Location: LCFF_X23_Y18_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][4]~regout\);

-- Location: LCFF_X19_Y18_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][2]~regout\);

-- Location: LCFF_X19_Y19_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][2]~regout\);

-- Location: LCFF_X23_Y14_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][2]~regout\);

-- Location: LCFF_X22_Y12_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][2]~regout\);

-- Location: LCCOMB_X24_Y17_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][2]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][2]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][2]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][2]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~17_combout\);

-- Location: LCCOMB_X23_Y19_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][2]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][2]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][2]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][2]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~17_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~18_combout\);

-- Location: LCCOMB_X19_Y21_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][5]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][5]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][5]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~0_combout\);

-- Location: LCCOMB_X18_Y13_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~1_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][5]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(23))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~0_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][5]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][5]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][5]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~0_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~1_combout\);

-- Location: LCFF_X22_Y14_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][5]~regout\);

-- Location: LCCOMB_X22_Y14_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][5]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][5]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][5]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~2_combout\);

-- Location: LCCOMB_X22_Y14_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][5]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][5]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][5]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][5]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~3_combout\);

-- Location: LCFF_X18_Y20_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][5]~regout\);

-- Location: LCFF_X25_Y17_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][5]~regout\);

-- Location: LCFF_X26_Y17_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][5]~regout\);

-- Location: LCFF_X23_Y20_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][5]~regout\);

-- Location: LCCOMB_X26_Y17_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][5]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][5]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][5]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][5]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~10_combout\);

-- Location: LCFF_X21_Y17_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][5]~regout\);

-- Location: LCCOMB_X25_Y17_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][5]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][5]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][5]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][5]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~11_combout\);

-- Location: LCFF_X22_Y20_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][5]~regout\);

-- Location: LCFF_X24_Y15_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][5]~regout\);

-- Location: LCFF_X24_Y17_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][5]~regout\);

-- Location: LCCOMB_X24_Y17_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][5]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][5]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][5]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~17_combout\);

-- Location: LCFF_X21_Y14_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][6]~regout\);

-- Location: LCFF_X22_Y14_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][6]~regout\);

-- Location: LCFF_X22_Y14_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][6]~regout\);

-- Location: LCCOMB_X22_Y14_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][6]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][6]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][6]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][6]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~2_combout\);

-- Location: LCFF_X21_Y14_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][6]~regout\);

-- Location: LCCOMB_X21_Y14_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][6]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][6]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][6]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][6]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~3_combout\);

-- Location: LCFF_X18_Y20_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][6]~regout\);

-- Location: LCFF_X18_Y17_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][6]~regout\);

-- Location: LCFF_X26_Y18_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][6]~regout\);

-- Location: LCFF_X20_Y19_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][6]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][6]~regout\);

-- Location: LCFF_X21_Y21_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][6]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][6]~regout\);

-- Location: LCCOMB_X20_Y19_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][6]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][6]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][6]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~10_combout\);

-- Location: LCCOMB_X20_Y20_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][6]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][6]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][6]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][6]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~11_combout\);

-- Location: LCFF_X23_Y17_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][6]~regout\);

-- Location: LCCOMB_X23_Y17_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][6]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][6]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][6]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][6]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~12_combout\);

-- Location: LCFF_X24_Y20_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][6]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][6]~regout\);

-- Location: LCCOMB_X24_Y20_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][6]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][6]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][6]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~17_combout\);

-- Location: LCCOMB_X23_Y15_N0
\RISC_V|RISCV|Processor|entrada_alu_a[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][2]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][2]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][2]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~7_combout\);

-- Location: LCCOMB_X23_Y13_N0
\RISC_V|RISCV|Processor|entrada_alu_a[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~8_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[2]~7_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][2]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(16))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[2]~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][2]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][2]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][2]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[2]~7_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~8_combout\);

-- Location: LCCOMB_X18_Y15_N10
\RISC_V|RISCV|Processor|entrada_alu_a[3]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~26_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][3]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][3]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][3]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][3]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~26_combout\);

-- Location: LCCOMB_X18_Y13_N0
\RISC_V|RISCV|Processor|entrada_alu_a[3]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~27_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[3]~26_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][3]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[3]~26_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][3]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[3]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][3]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][3]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[3]~26_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~27_combout\);

-- Location: LCCOMB_X23_Y15_N30
\RISC_V|RISCV|Processor|entrada_alu_a[3]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~31_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][3]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][3]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][3]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~31_combout\);

-- Location: LCCOMB_X23_Y13_N22
\RISC_V|RISCV|Processor|entrada_alu_a[3]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~32_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[3]~31_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][3]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[3]~31_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][3]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[3]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][3]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][3]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[3]~31_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~32_combout\);

-- Location: LCFF_X15_Y11_N21
\RISC_V|RISCV|Processor|PC|q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|PC|q[3]~feeder_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(3));

-- Location: LCFF_X15_Y11_N7
\RISC_V|RISCV|Processor|PC_IRC|q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(3),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(3));

-- Location: LCCOMB_X15_Y11_N6
\RISC_V|RISCV|Processor|entrada_alu_a[3]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~44_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(3) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (((\RISC_V|RISCV|Processor|PC_IRC|q\(3)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(3),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(3),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~44_combout\);

-- Location: LCCOMB_X22_Y13_N22
\RISC_V|RISCV|Processor|entrada_alu_a[0]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~45_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][0]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][0]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][0]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~45_combout\);

-- Location: LCCOMB_X22_Y13_N12
\RISC_V|RISCV|Processor|entrada_alu_a[0]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~46_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[0]~45_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][0]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[0]~45_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][0]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[0]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][0]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][0]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[0]~45_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~46_combout\);

-- Location: LCCOMB_X22_Y13_N30
\RISC_V|RISCV|Processor|entrada_alu_a[0]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~47_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15)) # (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][0]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][0]~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][0]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][0]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~47_combout\);

-- Location: LCCOMB_X19_Y13_N24
\RISC_V|RISCV|Processor|entrada_alu_a[0]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~48_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[0]~47_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][0]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[0]~47_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][0]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[0]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][0]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][0]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[0]~47_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~48_combout\);

-- Location: LCCOMB_X21_Y17_N24
\RISC_V|RISCV|Processor|entrada_alu_a[0]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~55_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17)) # (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][0]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][0]~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][0]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][0]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~55_combout\);

-- Location: LCCOMB_X19_Y19_N12
\RISC_V|RISCV|Processor|entrada_alu_a[1]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~66_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][1]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(16) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][1]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][1]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~66_combout\);

-- Location: LCCOMB_X19_Y19_N18
\RISC_V|RISCV|Processor|entrada_alu_a[1]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~67_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[1]~66_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][1]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[1]~66_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][1]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[1]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][1]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][1]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[1]~66_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~67_combout\);

-- Location: LCCOMB_X22_Y18_N10
\RISC_V|RISCV|Processor|entrada_alu_a[1]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~83_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][1]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][1]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][1]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][1]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~83_combout\);

-- Location: LCCOMB_X21_Y14_N26
\RISC_V|RISCV|Processor|entrada_alu_a[4]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~87_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][4]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][4]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][4]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~87_combout\);

-- Location: LCCOMB_X18_Y18_N26
\RISC_V|RISCV|Processor|entrada_alu_a[4]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~88_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[4]~87_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][4]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[4]~87_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][4]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[4]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][4]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][4]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[4]~87_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~88_combout\);

-- Location: LCCOMB_X21_Y15_N16
\RISC_V|RISCV|Processor|entrada_alu_a[4]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~91_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][4]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][4]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][4]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][4]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~91_combout\);

-- Location: LCCOMB_X21_Y15_N0
\RISC_V|RISCV|Processor|entrada_alu_a[4]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~92_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[4]~91_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][4]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(16))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[4]~91_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][4]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][4]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][4]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[4]~91_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~92_combout\);

-- Location: LCCOMB_X22_Y19_N6
\RISC_V|RISCV|Processor|entrada_alu_a[4]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~101_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][4]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][4]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][4]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][4]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~101_combout\);

-- Location: LCCOMB_X22_Y19_N28
\RISC_V|RISCV|Processor|entrada_alu_a[4]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~102_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[4]~101_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][4]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[4]~101_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][4]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[4]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][4]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][4]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[4]~101_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~102_combout\);

-- Location: LCFF_X15_Y11_N29
\RISC_V|RISCV|Processor|PC_IRC|q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(4),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(4));

-- Location: LCCOMB_X15_Y11_N28
\RISC_V|RISCV|Processor|entrada_alu_a[4]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~107_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & ((\RISC_V|RISCV|Processor|PC|q\(4)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC_IRC|q\(4))))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(4),
	datad => \RISC_V|RISCV|Processor|PC|q\(4),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~107_combout\);

-- Location: LCCOMB_X22_Y14_N10
\RISC_V|RISCV|Processor|entrada_alu_a[6]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~108_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][6]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][6]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][6]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~108_combout\);

-- Location: LCCOMB_X26_Y18_N6
\RISC_V|RISCV|Processor|entrada_alu_a[6]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~109_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[6]~108_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][6]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[6]~108_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[6]~108_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][6]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][6]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~109_combout\);

-- Location: LCCOMB_X18_Y20_N24
\RISC_V|RISCV|Processor|entrada_alu_a[6]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~110_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][6]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][6]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][6]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][6]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~110_combout\);

-- Location: LCCOMB_X18_Y17_N0
\RISC_V|RISCV|Processor|entrada_alu_a[6]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~111_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[6]~110_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][6]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[6]~110_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][6]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[6]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][6]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][6]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[6]~110_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~111_combout\);

-- Location: LCCOMB_X19_Y18_N28
\RISC_V|RISCV|Processor|entrada_alu_a[6]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~112_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|IRC|q\(16))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][6]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][6]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][6]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~112_combout\);

-- Location: LCCOMB_X19_Y18_N4
\RISC_V|RISCV|Processor|entrada_alu_a[6]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~113_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[6]~112_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][6]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[6]~112_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][6]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[6]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][6]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][6]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[6]~112_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~113_combout\);

-- Location: LCCOMB_X22_Y18_N28
\RISC_V|RISCV|Processor|entrada_alu_a[6]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~114_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[6]~111_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (((\RISC_V|RISCV|Processor|entrada_alu_a[6]~113_combout\ & !\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[6]~111_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[6]~113_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~114_combout\);

-- Location: LCCOMB_X21_Y14_N12
\RISC_V|RISCV|Processor|entrada_alu_a[6]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~115_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][6]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][6]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][6]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~115_combout\);

-- Location: LCCOMB_X22_Y18_N30
\RISC_V|RISCV|Processor|entrada_alu_a[6]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~116_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[6]~115_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][6]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[6]~115_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][6]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[6]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][6]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][6]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[6]~115_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~116_combout\);

-- Location: LCCOMB_X22_Y18_N20
\RISC_V|RISCV|Processor|entrada_alu_a[6]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~117_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[6]~114_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[6]~116_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[6]~114_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[6]~109_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[6]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[6]~116_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[6]~109_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[6]~114_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~117_combout\);

-- Location: LCCOMB_X23_Y17_N30
\RISC_V|RISCV|Processor|entrada_alu_a[6]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~118_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][6]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][6]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][6]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~118_combout\);

-- Location: LCCOMB_X21_Y20_N20
\RISC_V|RISCV|Processor|entrada_alu_a[6]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~120_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][6]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][6]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][6]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~120_combout\);

-- Location: LCCOMB_X12_Y19_N6
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~11_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(4))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(4),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(6),
	datad => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X23_Y20_N14
\RISC_V|RISCV|Processor|entrada_alu_a[5]~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~139_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][5]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][5]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][5]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~139_combout\);

-- Location: LCCOMB_X24_Y17_N28
\RISC_V|RISCV|Processor|entrada_alu_a[5]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~140_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[5]~139_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][5]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[5]~139_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][5]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[5]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][5]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][5]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[5]~139_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~140_combout\);

-- Location: LCCOMB_X21_Y17_N28
\RISC_V|RISCV|Processor|entrada_alu_a[5]~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~141_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][5]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][5]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][5]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~141_combout\);

-- Location: LCCOMB_X22_Y20_N22
\RISC_V|RISCV|Processor|entrada_alu_a[5]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~142_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[5]~141_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][5]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[5]~141_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][5]~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][5]~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[5]~141_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][5]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~142_combout\);

-- Location: LCCOMB_X21_Y19_N18
\RISC_V|RISCV|Processor|entrada_alu_a[5]~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~143_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][5]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][5]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][5]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~143_combout\);

-- Location: LCCOMB_X22_Y20_N0
\RISC_V|RISCV|Processor|entrada_alu_a[5]~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~144_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[5]~143_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][5]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[5]~143_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][5]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[5]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][5]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][5]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[5]~143_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~144_combout\);

-- Location: LCCOMB_X23_Y17_N20
\RISC_V|RISCV|Processor|entrada_alu_a[5]~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~145_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15)) # ((\RISC_V|RISCV|Processor|entrada_alu_a[5]~142_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[5]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[5]~142_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[5]~144_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~145_combout\);

-- Location: LCCOMB_X24_Y15_N30
\RISC_V|RISCV|Processor|entrada_alu_a[5]~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~146_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][5]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][5]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][5]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][5]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~146_combout\);

-- Location: LCCOMB_X24_Y15_N12
\RISC_V|RISCV|Processor|entrada_alu_a[5]~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~147_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[5]~146_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][5]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[5]~146_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][5]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[5]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][5]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][5]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[5]~146_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~147_combout\);

-- Location: LCCOMB_X23_Y17_N10
\RISC_V|RISCV|Processor|entrada_alu_a[5]~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~148_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[5]~145_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[5]~147_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[5]~145_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[5]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[5]~145_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[5]~147_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[5]~140_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~148_combout\);

-- Location: LCCOMB_X19_Y12_N6
\RISC_V|RISCV|Processor|entrada_alu_a[7]~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~152_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][7]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][7]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][7]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][7]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~152_combout\);

-- Location: LCCOMB_X16_Y15_N0
\RISC_V|RISCV|Processor|entrada_alu_a[7]~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~157_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][7]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][7]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][7]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~157_combout\);

-- Location: LCCOMB_X16_Y15_N16
\RISC_V|RISCV|Processor|entrada_alu_a[7]~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~158_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[7]~157_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][7]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[7]~157_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][7]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[7]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][7]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][7]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[7]~157_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~158_combout\);

-- Location: LCCOMB_X9_Y16_N16
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~14_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~10_combout\)) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~10_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~13_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~14_combout\);

-- Location: LCFF_X23_Y13_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][8]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][8]~regout\);

-- Location: LCFF_X23_Y20_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][8]~regout\);

-- Location: LCCOMB_X23_Y20_N24
\RISC_V|RISCV|Processor|entrada_alu_a[8]~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~181_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][8]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][8]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][8]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~181_combout\);

-- Location: LCFF_X24_Y17_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][8]~regout\);

-- Location: LCCOMB_X23_Y13_N16
\RISC_V|RISCV|Processor|entrada_alu_a[8]~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~182_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[8]~181_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][8]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[8]~181_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][8]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[8]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][8]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][8]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[8]~181_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~182_combout\);

-- Location: LCFF_X23_Y16_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][8]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][8]~regout\);

-- Location: LCFF_X26_Y20_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][8]~regout\);

-- Location: LCFF_X21_Y20_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][8]~regout\);

-- Location: LCCOMB_X21_Y20_N22
\RISC_V|RISCV|Processor|entrada_alu_a[8]~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~183_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][8]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][8]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][8]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~183_combout\);

-- Location: LCCOMB_X22_Y20_N24
\RISC_V|RISCV|Processor|entrada_alu_a[8]~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~184_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[8]~183_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][8]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[8]~183_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][8]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[8]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][8]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][8]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[8]~183_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~184_combout\);

-- Location: LCCOMB_X24_Y19_N14
\RISC_V|RISCV|Processor|entrada_alu_a[8]~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~185_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][8]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][8]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][8]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~185_combout\);

-- Location: LCCOMB_X22_Y19_N26
\RISC_V|RISCV|Processor|entrada_alu_a[8]~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~186_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[8]~185_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][8]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[8]~185_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][8]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[8]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][8]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][8]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[8]~185_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~186_combout\);

-- Location: LCCOMB_X21_Y16_N20
\RISC_V|RISCV|Processor|entrada_alu_a[8]~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~187_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[8]~184_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[8]~186_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[8]~184_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[8]~186_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~187_combout\);

-- Location: LCCOMB_X24_Y13_N2
\RISC_V|RISCV|Processor|entrada_alu_a[8]~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~188_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][8]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][8]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][8]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~188_combout\);

-- Location: LCFF_X24_Y13_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][8]~regout\);

-- Location: LCCOMB_X24_Y13_N30
\RISC_V|RISCV|Processor|entrada_alu_a[8]~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~189_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[8]~188_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][8]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(17))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[8]~188_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(17) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][8]~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[8]~188_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][8]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~189_combout\);

-- Location: LCCOMB_X20_Y13_N24
\RISC_V|RISCV|Processor|entrada_alu_a[8]~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~190_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[8]~187_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[8]~189_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[8]~187_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[8]~182_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[8]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[8]~189_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[8]~182_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[8]~187_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~190_combout\);

-- Location: LCCOMB_X19_Y12_N18
\RISC_V|RISCV|Processor|entrada_alu_a[10]~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~192_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][10]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][10]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][10]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~192_combout\);

-- Location: LCCOMB_X19_Y12_N12
\RISC_V|RISCV|Processor|entrada_alu_a[10]~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~193_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[10]~192_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][10]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[10]~192_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[10]~192_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][10]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][10]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~193_combout\);

-- Location: LCFF_X22_Y11_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][10]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][10]~regout\);

-- Location: LCFF_X22_Y11_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][10]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][10]~regout\);

-- Location: LCCOMB_X22_Y11_N28
\RISC_V|RISCV|Processor|entrada_alu_a[10]~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~194_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][10]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][10]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][10]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~194_combout\);

-- Location: LCFF_X18_Y13_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][10]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][10]~regout\);

-- Location: LCCOMB_X18_Y17_N8
\RISC_V|RISCV|Processor|entrada_alu_a[10]~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~195_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[10]~194_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][10]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[10]~194_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][10]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[10]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][10]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][10]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[10]~194_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~195_combout\);

-- Location: LCFF_X18_Y12_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][10]~regout\);

-- Location: LCCOMB_X21_Y14_N4
\RISC_V|RISCV|Processor|entrada_alu_a[10]~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~199_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|IRC|q\(15))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][10]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][10]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][10]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~199_combout\);

-- Location: LCFF_X22_Y21_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][10]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][10]~regout\);

-- Location: LCFF_X22_Y19_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][10]~regout\);

-- Location: LCFF_X27_Y17_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][10]~regout\);

-- Location: LCFF_X16_Y12_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][9]~regout\);

-- Location: LCCOMB_X23_Y11_N0
\RISC_V|RISCV|Processor|entrada_alu_a[9]~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~213_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][9]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][9]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][9]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~213_combout\);

-- Location: LCCOMB_X16_Y12_N12
\RISC_V|RISCV|Processor|entrada_alu_a[9]~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~214_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[9]~213_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][9]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[9]~213_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][9]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[9]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][9]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][9]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[9]~213_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~214_combout\);

-- Location: LCFF_X16_Y17_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][9]~regout\);

-- Location: LCCOMB_X22_Y13_N0
\RISC_V|RISCV|Processor|entrada_alu_a[9]~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~215_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][9]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][9]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][9]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~215_combout\);

-- Location: LCFF_X16_Y17_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][9]~regout\);

-- Location: LCCOMB_X22_Y13_N2
\RISC_V|RISCV|Processor|entrada_alu_a[9]~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~216_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[9]~215_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][9]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[9]~215_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][9]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[9]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][9]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][9]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[9]~215_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~216_combout\);

-- Location: LCCOMB_X22_Y22_N28
\RISC_V|RISCV|Processor|entrada_alu_a[9]~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~217_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][9]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][9]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][9]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~217_combout\);

-- Location: LCCOMB_X23_Y22_N6
\RISC_V|RISCV|Processor|entrada_alu_a[9]~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~218_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[9]~217_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][9]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[9]~217_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][9]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|entrada_alu_a[9]~217_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[9]~217_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][9]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][9]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~218_combout\);

-- Location: LCCOMB_X22_Y17_N10
\RISC_V|RISCV|Processor|entrada_alu_a[9]~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~219_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[9]~216_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[9]~218_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[9]~216_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[9]~218_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~219_combout\);

-- Location: LCFF_X15_Y21_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][9]~regout\);

-- Location: LCCOMB_X22_Y21_N0
\RISC_V|RISCV|Processor|entrada_alu_a[9]~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~220_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][9]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][9]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][9]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~220_combout\);

-- Location: LCFF_X23_Y21_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][9]~regout\);

-- Location: LCCOMB_X22_Y21_N10
\RISC_V|RISCV|Processor|entrada_alu_a[9]~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~221_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[9]~220_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][9]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[9]~220_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][9]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[9]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][9]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][9]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[9]~220_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~221_combout\);

-- Location: LCCOMB_X22_Y17_N20
\RISC_V|RISCV|Processor|entrada_alu_a[9]~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~222_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[9]~219_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[9]~221_combout\) # (!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[9]~219_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[9]~214_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[9]~219_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[9]~214_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[9]~221_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~222_combout\);

-- Location: LCCOMB_X21_Y17_N14
\RISC_V|RISCV|Processor|entrada_alu_a[9]~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~223_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][9]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][9]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][9]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~223_combout\);

-- Location: LCFF_X24_Y18_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][9]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][9]~regout\);

-- Location: LCCOMB_X23_Y20_N28
\RISC_V|RISCV|Processor|entrada_alu_a[9]~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~225_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][9]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][9]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][9]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~225_combout\);

-- Location: LCCOMB_X22_Y17_N24
\RISC_V|RISCV|Processor|entrada_alu_a[9]~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~226_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[9]~225_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][9]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[9]~225_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][9]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[9]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][9]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][9]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[9]~225_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~226_combout\);

-- Location: LCFF_X21_Y12_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][11]~regout\);

-- Location: LCFF_X19_Y12_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][11]~regout\);

-- Location: LCCOMB_X19_Y12_N22
\RISC_V|RISCV|Processor|entrada_alu_a[11]~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~236_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][11]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][11]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][11]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][11]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~236_combout\);

-- Location: LCFF_X19_Y13_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][11]~regout\);

-- Location: LCCOMB_X21_Y12_N4
\RISC_V|RISCV|Processor|entrada_alu_a[11]~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~237_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[11]~236_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][11]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[11]~236_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][11]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[11]~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][11]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][11]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[11]~236_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~237_combout\);

-- Location: LCFF_X21_Y11_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][11]~regout\);

-- Location: LCFF_X18_Y12_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][11]~regout\);

-- Location: LCCOMB_X18_Y12_N16
\RISC_V|RISCV|Processor|entrada_alu_a[11]~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~238_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][11]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][11]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][11]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][11]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~238_combout\);

-- Location: LCCOMB_X18_Y12_N18
\RISC_V|RISCV|Processor|entrada_alu_a[11]~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~239_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[11]~238_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][11]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[11]~238_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[11]~238_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][11]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][11]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~239_combout\);

-- Location: LCCOMB_X21_Y12_N10
\RISC_V|RISCV|Processor|entrada_alu_a[11]~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~240_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18)) # ((\RISC_V|RISCV|Processor|entrada_alu_a[11]~237_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[11]~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[11]~237_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[11]~239_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~240_combout\);

-- Location: LCCOMB_X30_Y16_N4
\RISC_V|RISCV|Processor|entrada_alu_a[11]~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~244_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][11]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][11]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][11]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~244_combout\);

-- Location: LCCOMB_X29_Y16_N6
\RISC_V|RISCV|Processor|entrada_alu_a[11]~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~245_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[11]~244_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][11]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[11]~244_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][11]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[11]~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][11]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][11]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[11]~244_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~245_combout\);

-- Location: LCFF_X24_Y18_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][11]~regout\);

-- Location: LCFF_X24_Y16_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][11]~regout\);

-- Location: LCCOMB_X30_Y15_N26
\RISC_V|RISCV|Processor|entrada_alu_a[11]~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~248_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|IRC|q\(18))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][11]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][11]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][11]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~248_combout\);

-- Location: LCFF_X29_Y16_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][11]~regout\);

-- Location: LCCOMB_X24_Y16_N20
\RISC_V|RISCV|Processor|entrada_alu_a[11]~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~249_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[11]~248_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][11]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[11]~248_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][11]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[11]~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][11]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][11]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[11]~248_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~249_combout\);

-- Location: LCFF_X18_Y19_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][11]~regout\);

-- Location: LCFF_X16_Y17_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][12]~regout\);

-- Location: LCFF_X23_Y21_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][12]~regout\);

-- Location: LCFF_X30_Y15_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][12]~regout\);

-- Location: LCCOMB_X29_Y16_N26
\RISC_V|RISCV|Processor|entrada_alu_a[12]~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~269_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][12]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][12]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][12]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~269_combout\);

-- Location: LCCOMB_X29_Y16_N10
\RISC_V|RISCV|Processor|entrada_alu_a[12]~270\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~270_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[12]~269_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][12]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[12]~269_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][12]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[12]~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][12]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][12]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[12]~269_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~270_combout\);

-- Location: LCCOMB_X19_Y20_N14
\RISC_V|RISCV|Processor|entrada_alu_a[12]~272\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~272_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][12]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][12]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][12]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][12]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~272_combout\);

-- Location: LCFF_X16_Y20_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][14]~regout\);

-- Location: LCFF_X24_Y21_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][14]~regout\);

-- Location: LCCOMB_X16_Y20_N16
\RISC_V|RISCV|Processor|entrada_alu_a[14]~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~276_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][14]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][14]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][14]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][14]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~276_combout\);

-- Location: LCCOMB_X16_Y20_N10
\RISC_V|RISCV|Processor|entrada_alu_a[14]~277\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~277_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[14]~276_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][14]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(16))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[14]~276_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][14]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][14]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][14]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[14]~276_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~277_combout\);

-- Location: LCFF_X15_Y20_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][14]~regout\);

-- Location: LCFF_X15_Y12_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][14]~regout\);

-- Location: LCCOMB_X15_Y12_N8
\RISC_V|RISCV|Processor|entrada_alu_a[14]~280\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~280_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|IRC|q\(16))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][14]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][14]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][14]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~280_combout\);

-- Location: LCFF_X15_Y12_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][14]~regout\);

-- Location: LCCOMB_X15_Y20_N12
\RISC_V|RISCV|Processor|entrada_alu_a[14]~281\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~281_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[14]~280_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][14]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[14]~280_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][14]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[14]~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][14]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][14]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[14]~280_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~281_combout\);

-- Location: LCFF_X16_Y21_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][14]~regout\);

-- Location: LCCOMB_X21_Y13_N8
\RISC_V|RISCV|Processor|entrada_alu_a[14]~286\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~286_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][14]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][14]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][14]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][14]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~286_combout\);

-- Location: LCFF_X14_Y19_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][14]~regout\);

-- Location: LCFF_X24_Y19_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][14]~regout\);

-- Location: LCCOMB_X22_Y21_N28
\RISC_V|RISCV|Processor|entrada_alu_a[14]~288\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~288_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18)) # (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][14]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][14]~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][14]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][14]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~288_combout\);

-- Location: LCFF_X14_Y19_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][14]~regout\);

-- Location: LCCOMB_X14_Y19_N20
\RISC_V|RISCV|Processor|entrada_alu_a[14]~289\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~289_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[14]~288_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][14]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[14]~288_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][14]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][14]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][14]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[14]~288_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~289_combout\);

-- Location: LCFF_X13_Y19_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][14]~regout\);

-- Location: LCFF_X29_Y19_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][14]~regout\);

-- Location: LCFF_X15_Y14_N7
\RISC_V|RISCV|Processor|PC_IRC|q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(14),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(14));

-- Location: LCCOMB_X15_Y14_N6
\RISC_V|RISCV|Processor|entrada_alu_a[14]~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~296_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(14) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (((\RISC_V|RISCV|Processor|PC_IRC|q\(14)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(14),
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(14),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~296_combout\);

-- Location: LCCOMB_X15_Y20_N30
\RISC_V|RISCV|Processor|entrada_alu_a[13]~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~297_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][13]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][13]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][13]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~297_combout\);

-- Location: LCFF_X25_Y16_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][13]~regout\);

-- Location: LCFF_X27_Y16_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][13]~regout\);

-- Location: LCFF_X25_Y13_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][13]~regout\);

-- Location: LCCOMB_X25_Y13_N28
\RISC_V|RISCV|Processor|entrada_alu_a[13]~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~304_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|IRC|q\(16))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][13]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][13]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][13]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~304_combout\);

-- Location: LCFF_X27_Y13_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][13]~regout\);

-- Location: LCCOMB_X27_Y13_N12
\RISC_V|RISCV|Processor|entrada_alu_a[13]~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~305_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[13]~304_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][13]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[13]~304_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][13]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[13]~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][13]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[13]~304_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][13]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~305_combout\);

-- Location: LCCOMB_X31_Y16_N4
\RISC_V|RISCV|Processor|entrada_alu_a[13]~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~307_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][13]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][13]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][13]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][13]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~307_combout\);

-- Location: LCCOMB_X29_Y16_N14
\RISC_V|RISCV|Processor|entrada_alu_a[13]~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~308_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[13]~307_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][13]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[13]~307_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][13]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[13]~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][13]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][13]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[13]~307_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~308_combout\);

-- Location: LCFF_X31_Y13_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][13]~regout\);

-- Location: LCCOMB_X30_Y17_N16
\RISC_V|RISCV|Processor|entrada_alu_a[13]~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~309_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][13]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][13]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][13]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~309_combout\);

-- Location: LCFF_X31_Y13_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][13]~regout\);

-- Location: LCCOMB_X31_Y13_N20
\RISC_V|RISCV|Processor|entrada_alu_a[13]~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~310_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[13]~309_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][13]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[13]~309_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][13]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[13]~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][13]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][13]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[13]~309_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~310_combout\);

-- Location: LCFF_X24_Y16_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][13]~regout\);

-- Location: LCCOMB_X30_Y16_N8
\RISC_V|RISCV|Processor|entrada_alu_a[13]~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~311_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][13]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][13]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][13]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~311_combout\);

-- Location: LCFF_X29_Y16_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][13]~regout\);

-- Location: LCCOMB_X30_Y16_N18
\RISC_V|RISCV|Processor|entrada_alu_a[13]~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~312_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[13]~311_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][13]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[13]~311_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][13]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[13]~311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][13]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[13]~311_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][13]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~312_combout\);

-- Location: LCCOMB_X31_Y13_N30
\RISC_V|RISCV|Processor|entrada_alu_a[13]~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~313_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16)) # ((\RISC_V|RISCV|Processor|entrada_alu_a[13]~310_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[13]~312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[13]~310_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[13]~312_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~313_combout\);

-- Location: LCFF_X32_Y13_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][13]~regout\);

-- Location: LCFF_X29_Y15_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][13]~regout\);

-- Location: LCCOMB_X29_Y15_N20
\RISC_V|RISCV|Processor|entrada_alu_a[13]~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~314_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][13]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][13]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][13]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][13]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~314_combout\);

-- Location: LCFF_X29_Y13_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][13]~regout\);

-- Location: LCCOMB_X30_Y13_N4
\RISC_V|RISCV|Processor|entrada_alu_a[13]~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~315_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[13]~314_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][13]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[13]~314_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(18) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[13]~314_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][13]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][13]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~315_combout\);

-- Location: LCCOMB_X30_Y13_N14
\RISC_V|RISCV|Processor|entrada_alu_a[13]~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~316_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[13]~313_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[13]~315_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[13]~313_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[13]~308_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|entrada_alu_a[13]~313_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[13]~313_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[13]~315_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[13]~308_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~316_combout\);

-- Location: LCFF_X15_Y18_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][15]~regout\);

-- Location: LCFF_X15_Y21_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][15]~regout\);

-- Location: LCFF_X16_Y21_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][15]~regout\);

-- Location: LCCOMB_X16_Y21_N22
\RISC_V|RISCV|Processor|entrada_alu_a[15]~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~318_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][15]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(16) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][15]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][15]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~318_combout\);

-- Location: LCFF_X15_Y18_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][15]~regout\);

-- Location: LCCOMB_X15_Y18_N26
\RISC_V|RISCV|Processor|entrada_alu_a[15]~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~319_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[15]~318_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][15]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[15]~318_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][15]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[15]~318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][15]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][15]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[15]~318_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~319_combout\);

-- Location: LCFF_X25_Y19_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][15]~regout\);

-- Location: LCFF_X25_Y16_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][15]~regout\);

-- Location: LCFF_X22_Y22_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][15]~regout\);

-- Location: LCFF_X27_Y19_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][15]~regout\);

-- Location: LCFF_X26_Y19_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][15]~regout\);

-- Location: LCFF_X24_Y16_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][15]~regout\);

-- Location: LCFF_X30_Y17_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][15]~regout\);

-- Location: LCFF_X30_Y17_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][15]~regout\);

-- Location: LCCOMB_X30_Y17_N28
\RISC_V|RISCV|Processor|entrada_alu_a[15]~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~330_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][15]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][15]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][15]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][15]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~330_combout\);

-- Location: LCFF_X24_Y19_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][15]~regout\);

-- Location: LCFF_X30_Y16_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][15]~regout\);

-- Location: LCFF_X31_Y16_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][15]~regout\);

-- Location: LCCOMB_X30_Y16_N0
\RISC_V|RISCV|Processor|entrada_alu_a[15]~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~332_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][15]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][15]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][15]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~332_combout\);

-- Location: LCFF_X29_Y16_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][15]~regout\);

-- Location: LCCOMB_X29_Y16_N2
\RISC_V|RISCV|Processor|entrada_alu_a[15]~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~333_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[15]~332_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][15]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(17))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[15]~332_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][15]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][15]~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[15]~332_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][15]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~333_combout\);

-- Location: LCCOMB_X18_Y19_N2
\RISC_V|RISCV|Processor|entrada_alu_a[15]~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~335_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][15]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][15]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][15]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~335_combout\);

-- Location: LCCOMB_X9_Y16_N4
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~22_combout\ = (\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~14_combout\))) # (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~21_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~14_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~22_combout\);

-- Location: LCFF_X27_Y16_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][16]~regout\);

-- Location: LCFF_X25_Y16_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][16]~regout\);

-- Location: LCCOMB_X25_Y16_N10
\RISC_V|RISCV|Processor|entrada_alu_a[16]~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~339_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|IRC|q\(15))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][16]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][16]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][16]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~339_combout\);

-- Location: LCCOMB_X25_Y16_N4
\RISC_V|RISCV|Processor|entrada_alu_a[16]~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~340_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[16]~339_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][16]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[16]~339_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[16]~339_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][16]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][16]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~340_combout\);

-- Location: LCFF_X18_Y20_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][16]~regout\);

-- Location: LCFF_X32_Y17_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][16]~regout\);

-- Location: LCCOMB_X31_Y17_N24
\RISC_V|RISCV|Processor|entrada_alu_a[16]~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~349_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][16]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][16]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][16]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][16]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~349_combout\);

-- Location: LCCOMB_X31_Y17_N2
\RISC_V|RISCV|Processor|entrada_alu_a[16]~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~350_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[16]~349_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][16]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(17))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[16]~349_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][16]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[16]~349_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][16]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][16]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~350_combout\);

-- Location: LCFF_X32_Y18_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][16]~regout\);

-- Location: LCFF_X31_Y16_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][16]~regout\);

-- Location: LCCOMB_X29_Y16_N0
\RISC_V|RISCV|Processor|entrada_alu_a[16]~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~351_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][16]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(18) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][16]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][16]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~351_combout\);

-- Location: LCFF_X33_Y18_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][16]~regout\);

-- Location: LCCOMB_X32_Y18_N16
\RISC_V|RISCV|Processor|entrada_alu_a[16]~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~352_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[16]~351_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][16]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[16]~351_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][16]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[16]~351_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][16]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][16]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~352_combout\);

-- Location: LCFF_X26_Y15_N13
\RISC_V|RISCV|Processor|PC_IRC|q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(16),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(16));

-- Location: LCCOMB_X26_Y15_N12
\RISC_V|RISCV|Processor|entrada_alu_a[16]~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~359_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (((\RISC_V|RISCV|Processor|PC_IRC|q\(16)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(16),
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~359_combout\);

-- Location: LCFF_X25_Y21_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][18]~regout\);

-- Location: LCFF_X18_Y18_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][18]~regout\);

-- Location: LCFF_X25_Y21_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][18]~regout\);

-- Location: LCCOMB_X18_Y18_N12
\RISC_V|RISCV|Processor|entrada_alu_a[18]~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~362_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][18]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][18]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][18]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][18]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~362_combout\);

-- Location: LCFF_X18_Y18_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][18]~regout\);

-- Location: LCCOMB_X25_Y21_N0
\RISC_V|RISCV|Processor|entrada_alu_a[18]~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~363_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[18]~362_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][18]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[18]~362_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][18]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[18]~362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][18]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][18]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[18]~362_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~363_combout\);

-- Location: LCFF_X18_Y21_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][18]~regout\);

-- Location: LCFF_X19_Y21_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][18]~regout\);

-- Location: LCFF_X18_Y21_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][18]~regout\);

-- Location: LCCOMB_X18_Y21_N0
\RISC_V|RISCV|Processor|entrada_alu_a[18]~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~364_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][18]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][18]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][18]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~364_combout\);

-- Location: LCFF_X19_Y21_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][18]~regout\);

-- Location: LCCOMB_X18_Y21_N14
\RISC_V|RISCV|Processor|entrada_alu_a[18]~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~365_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[18]~364_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][18]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(15))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[18]~364_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(15) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[18]~364_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][18]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][18]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~365_combout\);

-- Location: LCCOMB_X25_Y21_N8
\RISC_V|RISCV|Processor|entrada_alu_a[18]~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~366_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[18]~363_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(17) & \RISC_V|RISCV|Processor|entrada_alu_a[18]~365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[18]~363_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[18]~365_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~366_combout\);

-- Location: LCFF_X26_Y19_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][18]~regout\);

-- Location: LCFF_X30_Y17_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][18]~regout\);

-- Location: LCFF_X31_Y17_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][18]~regout\);

-- Location: LCFF_X30_Y17_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][18]~regout\);

-- Location: LCCOMB_X30_Y17_N4
\RISC_V|RISCV|Processor|entrada_alu_a[18]~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~370_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][18]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][18]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][18]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~370_combout\);

-- Location: LCFF_X31_Y18_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][18]~regout\);

-- Location: LCCOMB_X30_Y17_N6
\RISC_V|RISCV|Processor|entrada_alu_a[18]~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~371_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[18]~370_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][18]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(17))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[18]~370_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][18]~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][18]~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[18]~370_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][18]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~371_combout\);

-- Location: LCFF_X32_Y18_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][18]~regout\);

-- Location: LCFF_X32_Y16_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][18]~regout\);

-- Location: LCFF_X31_Y16_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][18]~regout\);

-- Location: LCCOMB_X31_Y16_N28
\RISC_V|RISCV|Processor|entrada_alu_a[18]~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~372_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][18]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][18]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][18]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][18]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~372_combout\);

-- Location: LCFF_X33_Y18_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][18]~regout\);

-- Location: LCCOMB_X32_Y18_N8
\RISC_V|RISCV|Processor|entrada_alu_a[18]~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~373_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[18]~372_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][18]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[18]~372_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][18]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[18]~372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][18]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][18]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[18]~372_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~373_combout\);

-- Location: LCFF_X32_Y18_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][18]~regout\);

-- Location: LCFF_X32_Y16_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][18]~regout\);

-- Location: LCFF_X31_Y16_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][18]~regout\);

-- Location: LCCOMB_X32_Y16_N18
\RISC_V|RISCV|Processor|entrada_alu_a[18]~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~374_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|IRC|q\(17))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][18]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][18]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][18]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~374_combout\);

-- Location: LCFF_X33_Y18_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][18]~regout\);

-- Location: LCCOMB_X33_Y18_N18
\RISC_V|RISCV|Processor|entrada_alu_a[18]~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~375_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[18]~374_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][18]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[18]~374_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][18]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][18]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][18]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[18]~374_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~375_combout\);

-- Location: LCCOMB_X32_Y20_N20
\RISC_V|RISCV|Processor|entrada_alu_a[18]~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~376_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[18]~373_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(15) & \RISC_V|RISCV|Processor|entrada_alu_a[18]~375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[18]~373_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[18]~375_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~376_combout\);

-- Location: LCFF_X25_Y20_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][18]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][18]~regout\);

-- Location: LCFF_X25_Y20_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][18]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][18]~regout\);

-- Location: LCFF_X25_Y17_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][18]~regout\);

-- Location: LCCOMB_X25_Y20_N4
\RISC_V|RISCV|Processor|entrada_alu_a[18]~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~377_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][18]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(17) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][18]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][18]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~377_combout\);

-- Location: LCFF_X27_Y17_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][18]~regout\);

-- Location: LCCOMB_X25_Y20_N14
\RISC_V|RISCV|Processor|entrada_alu_a[18]~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~378_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[18]~377_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][18]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[18]~377_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][18]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[18]~377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][18]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[18]~377_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][18]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~378_combout\);

-- Location: LCCOMB_X25_Y20_N16
\RISC_V|RISCV|Processor|entrada_alu_a[18]~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~379_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[18]~376_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[18]~378_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[18]~376_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[18]~371_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[18]~376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[18]~371_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[18]~378_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[18]~376_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~379_combout\);

-- Location: LCFF_X15_Y18_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][17]~regout\);

-- Location: LCFF_X20_Y21_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][17]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][17]~regout\);

-- Location: LCFF_X16_Y21_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][17]~regout\);

-- Location: LCCOMB_X20_Y21_N14
\RISC_V|RISCV|Processor|entrada_alu_a[17]~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~381_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][17]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][17]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][17]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~381_combout\);

-- Location: LCFF_X15_Y18_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][17]~regout\);

-- Location: LCCOMB_X15_Y18_N28
\RISC_V|RISCV|Processor|entrada_alu_a[17]~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~382_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[17]~381_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][17]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(16))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[17]~381_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][17]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][17]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][17]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[17]~381_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~382_combout\);

-- Location: LCFF_X20_Y11_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][17]~regout\);

-- Location: LCCOMB_X19_Y21_N30
\RISC_V|RISCV|Processor|entrada_alu_a[17]~385\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~385_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][17]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][17]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][17]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~385_combout\);

-- Location: LCFF_X20_Y11_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][17]~regout\);

-- Location: LCCOMB_X20_Y21_N2
\RISC_V|RISCV|Processor|entrada_alu_a[17]~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~386_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[17]~385_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][17]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(16))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[17]~385_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][17]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][17]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][17]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[17]~385_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~386_combout\);

-- Location: LCFF_X30_Y17_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][17]~regout\);

-- Location: LCCOMB_X30_Y17_N12
\RISC_V|RISCV|Processor|entrada_alu_a[17]~393\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~393_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][17]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][17]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][17]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][17]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~393_combout\);

-- Location: LCFF_X30_Y16_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][17]~regout\);

-- Location: LCCOMB_X31_Y16_N0
\RISC_V|RISCV|Processor|entrada_alu_a[17]~395\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~395_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][17]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][17]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][17]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~395_combout\);

-- Location: LCFF_X27_Y17_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][17]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][17]~regout\);

-- Location: LCCOMB_X27_Y17_N4
\RISC_V|RISCV|Processor|entrada_alu_a[17]~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~398_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18)) # (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][17]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][17]~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][17]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][17]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~398_combout\);

-- Location: LCFF_X27_Y17_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][17]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][17]~regout\);

-- Location: LCCOMB_X27_Y17_N16
\RISC_V|RISCV|Processor|entrada_alu_a[17]~399\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~399_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[17]~398_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][17]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[17]~398_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][17]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|entrada_alu_a[17]~398_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[17]~398_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][17]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][17]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~399_combout\);

-- Location: LCFF_X20_Y21_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][19]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][19]~regout\);

-- Location: LCCOMB_X20_Y21_N30
\RISC_V|RISCV|Processor|entrada_alu_a[19]~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~402_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][19]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][19]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][19]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~402_combout\);

-- Location: LCFF_X26_Y18_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][19]~regout\);

-- Location: LCCOMB_X26_Y18_N24
\RISC_V|RISCV|Processor|entrada_alu_a[19]~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~404_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][19]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][19]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][19]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~404_combout\);

-- Location: LCFF_X27_Y21_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][19]~regout\);

-- Location: LCFF_X31_Y20_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][19]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][19]~regout\);

-- Location: LCFF_X29_Y19_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][19]~regout\);

-- Location: LCFF_X30_Y18_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][19]~regout\);

-- Location: LCCOMB_X30_Y18_N16
\RISC_V|RISCV|Processor|entrada_alu_a[19]~414\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~414_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][19]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][19]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][19]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][19]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~414_combout\);

-- Location: LCFF_X31_Y18_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][19]~regout\);

-- Location: LCCOMB_X29_Y19_N4
\RISC_V|RISCV|Processor|entrada_alu_a[19]~415\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~415_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[19]~414_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][19]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[19]~414_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][19]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[19]~414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][19]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][19]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[19]~414_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~415_combout\);

-- Location: LCFF_X29_Y19_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][19]~regout\);

-- Location: LCCOMB_X30_Y16_N20
\RISC_V|RISCV|Processor|entrada_alu_a[19]~416\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~416_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][19]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][19]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][19]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~416_combout\);

-- Location: LCCOMB_X31_Y20_N24
\RISC_V|RISCV|Processor|entrada_alu_a[19]~417\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~417_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[19]~416_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][19]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[19]~416_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][19]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[19]~416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][19]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[19]~416_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][19]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~417_combout\);

-- Location: LCCOMB_X30_Y20_N12
\RISC_V|RISCV|Processor|entrada_alu_a[19]~418\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~418_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16)) # ((\RISC_V|RISCV|Processor|entrada_alu_a[19]~415_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[19]~417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[19]~415_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[19]~417_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~418_combout\);

-- Location: LCFF_X29_Y15_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][19]~regout\);

-- Location: LCCOMB_X29_Y15_N26
\RISC_V|RISCV|Processor|entrada_alu_a[19]~419\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~419_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][19]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][19]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][19]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~419_combout\);

-- Location: LCFF_X23_Y12_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][20]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][20]~regout\);

-- Location: LCFF_X20_Y21_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][20]~regout\);

-- Location: LCFF_X18_Y20_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][20]~regout\);

-- Location: LCFF_X26_Y13_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][20]~regout\);

-- Location: LCFF_X27_Y21_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][20]~regout\);

-- Location: LCFF_X32_Y16_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][20]~regout\);

-- Location: LCFF_X31_Y16_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][20]~regout\);

-- Location: LCCOMB_X31_Y16_N26
\RISC_V|RISCV|Processor|entrada_alu_a[20]~435\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~435_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][20]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][20]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][20]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][20]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~435_combout\);

-- Location: LCFF_X32_Y18_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][20]~regout\);

-- Location: LCFF_X32_Y16_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][20]~regout\);

-- Location: LCFF_X31_Y16_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][20]~regout\);

-- Location: LCCOMB_X32_Y16_N22
\RISC_V|RISCV|Processor|entrada_alu_a[20]~437\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~437_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|IRC|q\(17))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][20]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][20]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][20]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~437_combout\);

-- Location: LCFF_X31_Y18_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][20]~regout\);

-- Location: LCCOMB_X31_Y18_N14
\RISC_V|RISCV|Processor|entrada_alu_a[20]~438\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~438_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[20]~437_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][20]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[20]~437_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][20]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[20]~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][20]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][20]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[20]~437_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~438_combout\);

-- Location: LCCOMB_X31_Y14_N8
\RISC_V|RISCV|Processor|entrada_alu_a[20]~440\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~440_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][20]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][20]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][20]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][20]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~440_combout\);

-- Location: LCFF_X29_Y13_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][20]~regout\);

-- Location: LCCOMB_X30_Y14_N26
\RISC_V|RISCV|Processor|entrada_alu_a[20]~441\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~441_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[20]~440_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][20]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[20]~440_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][20]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|entrada_alu_a[20]~440_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[20]~440_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][20]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][20]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~441_combout\);

-- Location: LCFF_X26_Y14_N17
\RISC_V|RISCV|Processor|PC_IRC|q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(20),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(20));

-- Location: LCCOMB_X26_Y14_N16
\RISC_V|RISCV|Processor|entrada_alu_a[20]~443\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~443_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(20))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & ((\RISC_V|RISCV|Processor|PC_IRC|q\(20)))))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(20),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~443_combout\);

-- Location: LCFF_X25_Y10_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][22]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][22]~regout\);

-- Location: LCFF_X25_Y21_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][22]~regout\);

-- Location: LCFF_X25_Y18_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][22]~regout\);

-- Location: LCFF_X24_Y16_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][22]~regout\);

-- Location: LCCOMB_X24_Y19_N2
\RISC_V|RISCV|Processor|entrada_alu_a[22]~458\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~458_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|IRC|q\(17))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][22]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][22]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][22]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~458_combout\);

-- Location: LCFF_X25_Y17_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][22]~regout\);

-- Location: LCCOMB_X30_Y14_N18
\RISC_V|RISCV|Processor|entrada_alu_a[22]~461\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~461_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][22]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(17) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][22]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][22]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~461_combout\);

-- Location: LCFF_X32_Y15_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][22]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][22]~regout\);

-- Location: LCCOMB_X30_Y14_N16
\RISC_V|RISCV|Processor|entrada_alu_a[22]~462\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~462_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~461_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][22]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~461_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][22]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|entrada_alu_a[22]~461_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~461_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][22]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][22]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~462_combout\);

-- Location: LCFF_X26_Y18_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][21]~regout\);

-- Location: LCFF_X25_Y22_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][21]~regout\);

-- Location: LCFF_X19_Y22_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][21]~regout\);

-- Location: LCFF_X18_Y22_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][21]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][21]~regout\);

-- Location: LCCOMB_X19_Y22_N22
\RISC_V|RISCV|Processor|entrada_alu_a[21]~469\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~469_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][21]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][21]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][21]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~469_combout\);

-- Location: LCFF_X29_Y20_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][21]~regout\);

-- Location: LCFF_X27_Y21_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][21]~regout\);

-- Location: LCFF_X29_Y20_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][21]~regout\);

-- Location: LCCOMB_X29_Y20_N12
\RISC_V|RISCV|Processor|entrada_alu_a[21]~472\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~472_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][21]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][21]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][21]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~472_combout\);

-- Location: LCFF_X26_Y19_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][21]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][21]~regout\);

-- Location: LCCOMB_X29_Y20_N10
\RISC_V|RISCV|Processor|entrada_alu_a[21]~473\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~473_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[21]~472_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][21]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(15))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[21]~472_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(15) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[21]~472_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][21]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][21]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~473_combout\);

-- Location: LCFF_X29_Y18_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][21]~regout\);

-- Location: LCFF_X29_Y21_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][21]~regout\);

-- Location: LCCOMB_X30_Y18_N8
\RISC_V|RISCV|Processor|entrada_alu_a[21]~477\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~477_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][21]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][21]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][21]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][21]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~477_combout\);

-- Location: LCFF_X30_Y19_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][21]~regout\);

-- Location: LCFF_X29_Y18_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][21]~regout\);

-- Location: LCFF_X29_Y19_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][21]~regout\);

-- Location: LCCOMB_X29_Y19_N16
\RISC_V|RISCV|Processor|entrada_alu_a[21]~479\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~479_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|IRC|q\(18))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][21]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][21]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][21]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~479_combout\);

-- Location: LCFF_X31_Y18_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][21]~regout\);

-- Location: LCCOMB_X29_Y19_N30
\RISC_V|RISCV|Processor|entrada_alu_a[21]~480\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~480_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[21]~479_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][21]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(17))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[21]~479_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][21]~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[21]~479_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][21]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][21]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~480_combout\);

-- Location: LCFF_X30_Y14_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][21]~regout\);

-- Location: LCFF_X25_Y17_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][21]~regout\);

-- Location: LCCOMB_X30_Y14_N12
\RISC_V|RISCV|Processor|entrada_alu_a[21]~482\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~482_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][21]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][21]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][21]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][21]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~482_combout\);

-- Location: LCCOMB_X31_Y14_N0
\RISC_V|RISCV|Processor|entrada_alu_a[21]~483\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~483_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[21]~482_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][21]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[21]~482_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(18) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[21]~482_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][21]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][21]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~483_combout\);

-- Location: LCFF_X20_Y11_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][23]~regout\);

-- Location: LCFF_X18_Y21_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][23]~regout\);

-- Location: LCFF_X18_Y21_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][23]~regout\);

-- Location: LCCOMB_X18_Y21_N24
\RISC_V|RISCV|Processor|entrada_alu_a[23]~490\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~490_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|IRC|q\(15))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][23]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][23]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][23]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~490_combout\);

-- Location: LCFF_X20_Y11_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][23]~regout\);

-- Location: LCCOMB_X20_Y11_N8
\RISC_V|RISCV|Processor|entrada_alu_a[23]~491\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~491_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[23]~490_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][23]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[23]~490_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][23]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[23]~490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][23]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][23]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[23]~490_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~491_combout\);

-- Location: LCFF_X29_Y20_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][23]~regout\);

-- Location: LCFF_X29_Y20_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][23]~regout\);

-- Location: LCCOMB_X29_Y20_N16
\RISC_V|RISCV|Processor|entrada_alu_a[23]~493\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~493_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][23]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][23]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][23]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~493_combout\);

-- Location: LCCOMB_X30_Y20_N16
\RISC_V|RISCV|Processor|entrada_alu_a[23]~494\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~494_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[23]~493_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][23]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[23]~493_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][23]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[23]~493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][23]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][23]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[23]~493_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~494_combout\);

-- Location: LCFF_X32_Y16_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][23]~regout\);

-- Location: LCFF_X32_Y18_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][23]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][23]~regout\);

-- Location: LCFF_X21_Y13_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][23]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][23]~regout\);

-- Location: LCFF_X30_Y14_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][23]~regout\);

-- Location: LCFF_X30_Y17_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][23]~regout\);

-- Location: LCCOMB_X30_Y14_N14
\RISC_V|RISCV|Processor|entrada_alu_a[23]~498\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~498_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][23]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][23]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][23]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][23]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~498_combout\);

-- Location: LCFF_X31_Y13_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][23]~regout\);

-- Location: LCCOMB_X31_Y13_N18
\RISC_V|RISCV|Processor|entrada_alu_a[23]~499\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~499_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[23]~498_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][23]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[23]~498_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][23]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[23]~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][23]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[23]~498_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][23]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~499_combout\);

-- Location: LCFF_X32_Y16_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][23]~regout\);

-- Location: LCFF_X33_Y15_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][23]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][23]~regout\);

-- Location: LCFF_X30_Y15_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][23]~regout\);

-- Location: LCCOMB_X31_Y13_N0
\RISC_V|RISCV|Processor|entrada_alu_a[23]~500\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~500_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][23]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][23]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][23]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][23]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~500_combout\);

-- Location: LCFF_X33_Y18_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][23]~regout\);

-- Location: LCCOMB_X32_Y13_N10
\RISC_V|RISCV|Processor|entrada_alu_a[23]~501\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~501_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[23]~500_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][23]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[23]~500_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[23]~500_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][23]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][23]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~501_combout\);

-- Location: LCCOMB_X31_Y13_N14
\RISC_V|RISCV|Processor|entrada_alu_a[23]~502\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~502_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16)) # ((\RISC_V|RISCV|Processor|entrada_alu_a[23]~499_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|entrada_alu_a[23]~501_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[23]~501_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[23]~499_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~502_combout\);

-- Location: LCFF_X30_Y14_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][23]~regout\);

-- Location: LCFF_X25_Y17_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][23]~regout\);

-- Location: LCCOMB_X30_Y14_N8
\RISC_V|RISCV|Processor|entrada_alu_a[23]~503\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~503_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][23]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][23]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][23]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][23]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~503_combout\);

-- Location: LCFF_X26_Y15_N21
\RISC_V|RISCV|Processor|PC_IRC|q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(23),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(23));

-- Location: LCCOMB_X26_Y15_N20
\RISC_V|RISCV|Processor|entrada_alu_a[23]~506\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~506_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(23) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (((\RISC_V|RISCV|Processor|PC_IRC|q\(23)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(23),
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~506_combout\);

-- Location: LCCOMB_X9_Y17_N26
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~27_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(21))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(21),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(23),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X10_Y17_N6
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~28_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~26_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~26_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~27_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X9_Y16_N12
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~2_combout\ = (\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~25_combout\))) # 
-- (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~28_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~25_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~2_combout\);

-- Location: LCFF_X25_Y16_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][24]~regout\);

-- Location: LCFF_X23_Y14_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][24]~regout\);

-- Location: LCCOMB_X23_Y14_N18
\RISC_V|RISCV|Processor|entrada_alu_a[24]~507\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~507_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][24]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][24]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][24]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~507_combout\);

-- Location: LCFF_X26_Y19_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][24]~regout\);

-- Location: LCCOMB_X25_Y14_N4
\RISC_V|RISCV|Processor|entrada_alu_a[24]~508\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~508_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[24]~507_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][24]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[24]~507_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][24]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|entrada_alu_a[24]~507_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[24]~507_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][24]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][24]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~508_combout\);

-- Location: LCFF_X27_Y14_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][24]~regout\);

-- Location: LCFF_X20_Y14_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][24]~regout\);

-- Location: LCCOMB_X22_Y11_N16
\RISC_V|RISCV|Processor|entrada_alu_a[24]~509\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~509_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][24]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][24]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][24]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~509_combout\);

-- Location: LCCOMB_X26_Y14_N0
\RISC_V|RISCV|Processor|entrada_alu_a[24]~510\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~510_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[24]~509_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][24]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[24]~509_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][24]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[24]~509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][24]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[24]~509_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][24]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~510_combout\);

-- Location: LCFF_X20_Y21_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][24]~regout\);

-- Location: LCFF_X19_Y18_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][24]~regout\);

-- Location: LCFF_X20_Y14_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][24]~regout\);

-- Location: LCCOMB_X19_Y18_N0
\RISC_V|RISCV|Processor|entrada_alu_a[24]~511\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~511_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|IRC|q\(16))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][24]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][24]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][24]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~511_combout\);

-- Location: LCCOMB_X19_Y18_N10
\RISC_V|RISCV|Processor|entrada_alu_a[24]~512\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~512_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[24]~511_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][24]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[24]~511_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][24]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|entrada_alu_a[24]~511_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[24]~511_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][24]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][24]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~512_combout\);

-- Location: LCCOMB_X26_Y14_N2
\RISC_V|RISCV|Processor|entrada_alu_a[24]~513\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~513_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[24]~510_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|entrada_alu_a[24]~512_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[24]~512_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[24]~510_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~513_combout\);

-- Location: LCFF_X26_Y13_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][24]~regout\);

-- Location: LCCOMB_X29_Y17_N8
\RISC_V|RISCV|Processor|entrada_alu_a[24]~514\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~514_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][24]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][24]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][24]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][24]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~514_combout\);

-- Location: LCFF_X26_Y14_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][24]~regout\);

-- Location: LCCOMB_X26_Y13_N28
\RISC_V|RISCV|Processor|entrada_alu_a[24]~515\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~515_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[24]~514_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][24]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(16))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[24]~514_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][24]~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[24]~514_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][24]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][24]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~515_combout\);

-- Location: LCCOMB_X26_Y14_N6
\RISC_V|RISCV|Processor|entrada_alu_a[24]~516\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~516_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[24]~513_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[24]~515_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[24]~513_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[24]~508_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[24]~513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[24]~515_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[24]~508_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[24]~513_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~516_combout\);

-- Location: LCFF_X30_Y14_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][24]~regout\);

-- Location: LCFF_X32_Y16_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][24]~regout\);

-- Location: LCCOMB_X32_Y16_N20
\RISC_V|RISCV|Processor|entrada_alu_a[24]~519\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~519_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|IRC|q\(17))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][24]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][24]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][24]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~519_combout\);

-- Location: LCFF_X25_Y21_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][25]~regout\);

-- Location: LCCOMB_X25_Y21_N28
\RISC_V|RISCV|Processor|entrada_alu_a[25]~528\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~528_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|IRC|q\(15))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][25]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][25]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][25]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~528_combout\);

-- Location: LCFF_X26_Y13_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][25]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][25]~regout\);

-- Location: LCCOMB_X26_Y21_N18
\RISC_V|RISCV|Processor|entrada_alu_a[25]~529\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~529_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[25]~528_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][25]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(16))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[25]~528_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(16) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][25]~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[25]~528_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][25]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~529_combout\);

-- Location: LCFF_X26_Y21_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][25]~regout\);

-- Location: LCCOMB_X26_Y20_N28
\RISC_V|RISCV|Processor|entrada_alu_a[25]~530\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~530_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][25]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][25]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][25]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~530_combout\);

-- Location: LCFF_X25_Y22_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][25]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][25]~regout\);

-- Location: LCCOMB_X26_Y20_N30
\RISC_V|RISCV|Processor|entrada_alu_a[25]~531\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~531_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[25]~530_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][25]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[25]~530_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][25]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[25]~530_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][25]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][25]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[25]~530_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~531_combout\);

-- Location: LCFF_X29_Y14_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][25]~regout\);

-- Location: LCCOMB_X29_Y14_N24
\RISC_V|RISCV|Processor|entrada_alu_a[25]~532\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~532_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|IRC|q\(15))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][25]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][25]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][25]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~532_combout\);

-- Location: LCCOMB_X26_Y16_N12
\RISC_V|RISCV|Processor|entrada_alu_a[25]~533\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~533_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[25]~532_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][25]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[25]~532_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][25]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[25]~532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][25]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][25]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[25]~532_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~533_combout\);

-- Location: LCCOMB_X26_Y20_N24
\RISC_V|RISCV|Processor|entrada_alu_a[25]~534\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~534_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|IRC|q\(17))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[25]~531_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|entrada_alu_a[25]~533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[25]~533_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[25]~531_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~534_combout\);

-- Location: LCFF_X27_Y21_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][25]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][25]~regout\);

-- Location: LCCOMB_X27_Y20_N4
\RISC_V|RISCV|Processor|entrada_alu_a[25]~535\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~535_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][25]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][25]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][25]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~535_combout\);

-- Location: LCCOMB_X26_Y20_N2
\RISC_V|RISCV|Processor|entrada_alu_a[25]~536\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~536_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[25]~535_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][25]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(15))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[25]~535_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(15) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[25]~535_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][25]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][25]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~536_combout\);

-- Location: LCCOMB_X26_Y20_N20
\RISC_V|RISCV|Processor|entrada_alu_a[25]~537\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~537_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[25]~534_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[25]~536_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[25]~534_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[25]~529_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[25]~534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[25]~536_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[25]~534_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[25]~529_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~537_combout\);

-- Location: LCFF_X32_Y18_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][25]~regout\);

-- Location: LCFF_X30_Y15_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][25]~regout\);

-- Location: LCCOMB_X32_Y18_N2
\RISC_V|RISCV|Processor|entrada_alu_a[25]~538\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~538_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][25]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][25]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][25]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][25]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~538_combout\);

-- Location: LCCOMB_X31_Y20_N8
\RISC_V|RISCV|Processor|entrada_alu_a[25]~539\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~539_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[25]~538_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][25]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[25]~538_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][25]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[25]~538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][25]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][25]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[25]~538_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~539_combout\);

-- Location: LCCOMB_X32_Y17_N14
\RISC_V|RISCV|Processor|entrada_alu_a[25]~540\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~540_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|IRC|q\(17))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][25]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][25]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][25]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~540_combout\);

-- Location: LCFF_X32_Y13_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][25]~regout\);

-- Location: LCCOMB_X32_Y17_N4
\RISC_V|RISCV|Processor|entrada_alu_a[25]~541\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~541_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[25]~540_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][25]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[25]~540_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][25]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[25]~540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][25]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[25]~540_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][25]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~541_combout\);

-- Location: LCFF_X32_Y18_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][25]~regout\);

-- Location: LCFF_X30_Y15_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][25]~regout\);

-- Location: LCCOMB_X30_Y15_N12
\RISC_V|RISCV|Processor|entrada_alu_a[25]~542\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~542_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|IRC|q\(18))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][25]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][25]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][25]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~542_combout\);

-- Location: LCFF_X18_Y19_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][25]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][25]~regout\);

-- Location: LCCOMB_X18_Y19_N20
\RISC_V|RISCV|Processor|entrada_alu_a[25]~545\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~545_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][25]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][25]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][25]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~545_combout\);

-- Location: LCCOMB_X10_Y17_N16
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~29_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(24))) # 
-- (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(24),
	datab => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(25),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~29_combout\);

-- Location: LCFF_X27_Y20_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][26]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][26]~regout\);

-- Location: LCFF_X22_Y11_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][26]~regout\);

-- Location: LCFF_X27_Y18_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][26]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][26]~regout\);

-- Location: LCFF_X29_Y19_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][26]~regout\);

-- Location: LCFF_X24_Y19_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][26]~regout\);

-- Location: LCCOMB_X24_Y19_N16
\RISC_V|RISCV|Processor|entrada_alu_a[26]~563\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~563_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|IRC|q\(17))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][26]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][26]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][26]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~563_combout\);

-- Location: LCFF_X13_Y15_N17
\RISC_V|RISCV|Processor|PC|q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[26]~26_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(26));

-- Location: LCFF_X26_Y14_N11
\RISC_V|RISCV|Processor|PC_IRC|q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(26),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(26));

-- Location: LCCOMB_X26_Y14_N10
\RISC_V|RISCV|Processor|entrada_alu_a[26]~569\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~569_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(26) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (((\RISC_V|RISCV|Processor|PC_IRC|q\(26)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(26),
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(26),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~569_combout\);

-- Location: LCFF_X26_Y21_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][27]~regout\);

-- Location: LCFF_X22_Y14_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][27]~regout\);

-- Location: LCFF_X25_Y12_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][27]~regout\);

-- Location: LCFF_X26_Y12_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][27]~regout\);

-- Location: LCFF_X31_Y15_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][27]~regout\);

-- Location: LCFF_X31_Y19_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][27]~regout\);

-- Location: LCFF_X30_Y19_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][27]~regout\);

-- Location: LCCOMB_X31_Y19_N18
\RISC_V|RISCV|Processor|entrada_alu_a[27]~580\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~580_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|IRC|q\(18))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][27]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][27]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][27]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~580_combout\);

-- Location: LCFF_X25_Y18_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][27]~regout\);

-- Location: LCCOMB_X31_Y19_N12
\RISC_V|RISCV|Processor|entrada_alu_a[27]~581\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~581_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[27]~580_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][27]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[27]~580_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][27]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[27]~580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][27]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][27]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[27]~580_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~581_combout\);

-- Location: LCFF_X29_Y17_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][27]~regout\);

-- Location: LCFF_X31_Y18_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][27]~regout\);

-- Location: LCFF_X31_Y19_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][27]~regout\);

-- Location: LCFF_X32_Y18_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][27]~regout\);

-- Location: LCFF_X29_Y19_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][27]~regout\);

-- Location: LCCOMB_X29_Y19_N12
\RISC_V|RISCV|Processor|entrada_alu_a[27]~584\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~584_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|IRC|q\(18))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][27]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][27]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][27]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~584_combout\);

-- Location: LCFF_X25_Y18_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][27]~regout\);

-- Location: LCCOMB_X31_Y19_N24
\RISC_V|RISCV|Processor|entrada_alu_a[27]~585\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~585_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[27]~584_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][27]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[27]~584_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][27]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[27]~584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][27]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][27]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[27]~584_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~585_combout\);

-- Location: LCFF_X31_Y15_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][27]~regout\);

-- Location: LCCOMB_X11_Y18_N20
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~30_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(26)))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(27),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(26),
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X10_Y16_N26
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~31_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~29_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~30_combout\ & 
-- !\RISC_V|RISCV|Processor|shamt[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~29_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~30_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~31_combout\);

-- Location: LCFF_X20_Y14_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][28]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][28]~regout\);

-- Location: LCFF_X23_Y14_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][28]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][28]~regout\);

-- Location: LCFF_X26_Y18_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][28]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][28]~regout\);

-- Location: LCFF_X27_Y18_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][28]~regout\);

-- Location: LCFF_X31_Y15_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][28]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][28]~regout\);

-- Location: LCFF_X29_Y19_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][28]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][28]~regout\);

-- Location: LCFF_X26_Y17_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][28]~regout\);

-- Location: LCFF_X32_Y17_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][28]~regout\);

-- Location: LCCOMB_X32_Y17_N26
\RISC_V|RISCV|Processor|entrada_alu_a[28]~603\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~603_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|IRC|q\(17))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][28]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][28]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][28]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~603_combout\);

-- Location: LCFF_X31_Y13_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][28]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][28]~regout\);

-- Location: LCCOMB_X31_Y16_N10
\RISC_V|RISCV|Processor|entrada_alu_a[28]~604\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~604_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[28]~603_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][28]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[28]~603_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][28]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][28]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][28]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[28]~603_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~604_combout\);

-- Location: LCFF_X29_Y15_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][28]~regout\);

-- Location: LCFF_X29_Y15_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][28]~regout\);

-- Location: LCCOMB_X29_Y15_N28
\RISC_V|RISCV|Processor|entrada_alu_a[28]~608\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~608_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][28]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][28]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][28]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~608_combout\);

-- Location: LCCOMB_X24_Y13_N10
\RISC_V|RISCV|Processor|entrada_alu_a[28]~609\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~609_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[28]~608_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][28]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[28]~608_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][28]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[28]~608_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][28]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][28]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[28]~608_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~609_combout\);

-- Location: LCFF_X18_Y10_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][29]~regout\);

-- Location: LCCOMB_X29_Y14_N0
\RISC_V|RISCV|Processor|entrada_alu_a[29]~616\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~616_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][29]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][29]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][29]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~616_combout\);

-- Location: LCFF_X27_Y18_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][29]~regout\);

-- Location: LCFF_X26_Y12_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][29]~regout\);

-- Location: LCCOMB_X26_Y12_N8
\RISC_V|RISCV|Processor|entrada_alu_a[29]~619\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~619_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16)) # (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][29]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][29]~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][29]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][29]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~619_combout\);

-- Location: LCCOMB_X27_Y18_N4
\RISC_V|RISCV|Processor|entrada_alu_a[29]~620\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~620_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[29]~619_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][29]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[29]~619_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[29]~619_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][29]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][29]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~620_combout\);

-- Location: LCFF_X25_Y18_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][29]~regout\);

-- Location: LCFF_X23_Y18_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][29]~regout\);

-- Location: LCCOMB_X11_Y17_N20
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~32_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(28)))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(29),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(28),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~32_combout\);

-- Location: LCFF_X18_Y18_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][30]~regout\);

-- Location: LCFF_X20_Y21_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][30]~regout\);

-- Location: LCFF_X18_Y20_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][30]~regout\);

-- Location: LCCOMB_X18_Y20_N28
\RISC_V|RISCV|Processor|entrada_alu_a[30]~633\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~633_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][30]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][30]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][30]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~633_combout\);

-- Location: LCCOMB_X19_Y21_N12
\RISC_V|RISCV|Processor|entrada_alu_a[30]~634\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~634_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[30]~633_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][30]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[30]~633_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][30]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[30]~633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][30]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][30]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[30]~633_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~634_combout\);

-- Location: LCFF_X29_Y12_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][30]~regout\);

-- Location: LCFF_X19_Y18_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][30]~regout\);

-- Location: LCFF_X18_Y21_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][30]~regout\);

-- Location: LCFF_X18_Y20_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][30]~regout\);

-- Location: LCCOMB_X18_Y20_N18
\RISC_V|RISCV|Processor|entrada_alu_a[30]~637\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~637_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|IRC|q\(15))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][30]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][30]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][30]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~637_combout\);

-- Location: LCCOMB_X19_Y18_N24
\RISC_V|RISCV|Processor|entrada_alu_a[30]~638\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~638_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[30]~637_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][30]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[30]~637_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][30]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[30]~637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][30]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[30]~637_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][30]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~638_combout\);

-- Location: LCFF_X27_Y18_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][30]~regout\);

-- Location: LCFF_X30_Y18_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][30]~regout\);

-- Location: LCFF_X30_Y13_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][30]~regout\);

-- Location: LCFF_X26_Y17_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][30]~regout\);

-- Location: LCFF_X30_Y17_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][30]~regout\);

-- Location: LCCOMB_X27_Y17_N12
\RISC_V|RISCV|Processor|entrada_alu_a[30]~645\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~645_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][30]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(18) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][30]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][30]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~645_combout\);

-- Location: LCFF_X29_Y14_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][30]~regout\);

-- Location: LCFF_X29_Y19_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][30]~regout\);

-- Location: LCCOMB_X11_Y17_N26
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~33_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(30) & ((\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(20))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(30),
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~20_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~33_combout\);

-- Location: LCFF_X29_Y18_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][31]~regout\);

-- Location: LCFF_X25_Y15_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][31]~regout\);

-- Location: LCFF_X29_Y21_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][31]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][31]~regout\);

-- Location: LCCOMB_X29_Y21_N8
\RISC_V|RISCV|Processor|entrada_alu_a[31]~666\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~666_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][31]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][31]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][31]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~666_combout\);

-- Location: LCFF_X29_Y21_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][31]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][31]~regout\);

-- Location: LCCOMB_X29_Y21_N24
\RISC_V|RISCV|Processor|entrada_alu_a[31]~667\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~667_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[31]~666_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][31]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[31]~666_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][31]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[31]~666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][31]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[31]~666_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][31]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~667_combout\);

-- Location: LCFF_X29_Y18_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][31]~regout\);

-- Location: LCFF_X29_Y14_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][31]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][31]~regout\);

-- Location: LCFF_X29_Y19_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][31]~regout\);

-- Location: LCCOMB_X29_Y21_N30
\RISC_V|RISCV|Processor|entrada_alu_a[31]~668\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~668_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][31]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][31]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][31]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~668_combout\);

-- Location: LCFF_X29_Y16_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][31]~regout\);

-- Location: LCCOMB_X29_Y21_N0
\RISC_V|RISCV|Processor|entrada_alu_a[31]~669\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~669_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[31]~668_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][31]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[31]~668_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][31]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[31]~668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][31]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][31]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[31]~668_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~669_combout\);

-- Location: LCCOMB_X29_Y21_N14
\RISC_V|RISCV|Processor|entrada_alu_a[31]~670\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~670_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[31]~667_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|entrada_alu_a[31]~669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[31]~669_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[31]~667_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~670_combout\);

-- Location: LCFF_X31_Y15_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][31]~regout\);

-- Location: LCCOMB_X11_Y17_N22
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~3_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~32_combout\)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~0_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~32_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~33_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~3_combout\);

-- Location: LCCOMB_X9_Y16_N26
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~4_combout\ = (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~31_combout\)) # 
-- (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~31_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~3_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~4_combout\);

-- Location: LCCOMB_X9_Y16_N20
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~5_combout\ = (\RISC_V|RISCV|Processor|shamt[4]~4_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~22_combout\)))) # (!\RISC_V|RISCV|Processor|shamt[4]~4_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~4_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~22_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~5_combout\);

-- Location: LCCOMB_X18_Y18_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][30]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][30]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][30]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][30]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~0_combout\);

-- Location: LCCOMB_X18_Y20_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][30]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][30]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][30]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~4_combout\);

-- Location: LCCOMB_X18_Y20_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~5_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~4_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][30]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(20)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~4_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~4_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][30]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][30]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~5_combout\);

-- Location: LCCOMB_X30_Y13_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][30]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) 
-- & (((!\RISC_V|RISCV|Processor|IRC|q\(21) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][30]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][30]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~10_combout\);

-- Location: LCCOMB_X30_Y13_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~11_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~10_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][30]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(21))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][30]~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][30]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~10_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][30]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~11_combout\);

-- Location: LCCOMB_X27_Y17_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][30]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][30]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][30]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~12_combout\);

-- Location: LCCOMB_X27_Y17_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][30]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][30]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][30]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~12_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][30]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~13_combout\);

-- Location: LCCOMB_X30_Y16_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][30]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][30]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][30]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~14_combout\);

-- Location: LCCOMB_X29_Y14_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][30]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][30]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][30]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][30]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~14_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~15_combout\);

-- Location: LCCOMB_X23_Y14_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~13_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~13_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~15_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~16_combout\);

-- Location: LCCOMB_X29_Y13_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][30]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][30]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][30]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~17_combout\);

-- Location: LCCOMB_X24_Y13_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][30]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][30]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][30]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][30]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~17_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~18_combout\);

-- Location: LCCOMB_X22_Y14_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~18_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~11_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~18_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~16_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~11_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~19_combout\);

-- Location: LCCOMB_X25_Y14_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|IRC|q\(20))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][29]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][29]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][29]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~0_combout\);

-- Location: LCCOMB_X26_Y17_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~1_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][29]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(23))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~0_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][29]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][29]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][29]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~0_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~1_combout\);

-- Location: LCCOMB_X27_Y14_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][29]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][29]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][29]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~7_combout\);

-- Location: LCCOMB_X31_Y15_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][29]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][29]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][29]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~17_combout\);

-- Location: LCCOMB_X22_Y12_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][28]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][28]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][28]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][28]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~0_combout\);

-- Location: LCCOMB_X24_Y14_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][28]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][28]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][28]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~2_combout\);

-- Location: LCCOMB_X26_Y18_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][28]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][28]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][28]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~7_combout\);

-- Location: LCCOMB_X27_Y18_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][28]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][28]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][28]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][28]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~7_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~8_combout\);

-- Location: LCCOMB_X29_Y15_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][28]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][28]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][28]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][28]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~12_combout\);

-- Location: LCCOMB_X29_Y15_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~13_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~12_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][28]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~12_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~12_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][28]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][28]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~13_combout\);

-- Location: LCCOMB_X30_Y19_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][28]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][28]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][28]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~14_combout\);

-- Location: LCCOMB_X31_Y19_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][28]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][28]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][28]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~14_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][28]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~15_combout\);

-- Location: LCCOMB_X32_Y16_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~13_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(23) & \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~13_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~15_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~16_combout\);

-- Location: LCCOMB_X31_Y13_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|IRC|q\(22))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][28]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][28]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][28]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~17_combout\);

-- Location: LCCOMB_X26_Y12_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][27]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][27]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][27]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][27]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~2_combout\);

-- Location: LCCOMB_X26_Y12_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][27]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][27]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][27]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][27]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~3_combout\);

-- Location: LCCOMB_X24_Y14_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][27]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][27]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][27]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~4_combout\);

-- Location: LCCOMB_X24_Y14_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][27]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][27]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][27]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][27]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~4_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~5_combout\);

-- Location: LCCOMB_X26_Y17_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|IRC|q\(22))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~3_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~3_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~5_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~6_combout\);

-- Location: LCCOMB_X32_Y18_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|IRC|q\(21))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][27]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][27]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][27]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~12_combout\);

-- Location: LCCOMB_X25_Y18_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][27]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][27]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][27]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~12_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][27]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~13_combout\);

-- Location: LCCOMB_X30_Y19_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][27]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][27]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][27]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~14_combout\);

-- Location: LCCOMB_X31_Y19_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][27]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][27]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][27]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][27]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~14_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~15_combout\);

-- Location: LCCOMB_X27_Y15_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~13_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~15_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~13_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~16_combout\);

-- Location: LCCOMB_X23_Y11_N18
\RISC_V|RISCV|Processor|entrada_alu_b[27]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[27]~16_combout\ = (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~9_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~19_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[27]~16_combout\);

-- Location: LCCOMB_X22_Y14_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][26]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][26]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][26]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~0_combout\);

-- Location: LCCOMB_X26_Y16_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][26]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][26]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][26]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~0_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][26]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~1_combout\);

-- Location: LCCOMB_X27_Y20_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][26]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][26]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][26]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~2_combout\);

-- Location: LCCOMB_X30_Y20_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~3_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][26]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(23))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~2_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][26]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][26]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][26]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~2_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~3_combout\);

-- Location: LCCOMB_X20_Y14_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][26]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][26]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][26]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][26]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~4_combout\);

-- Location: LCCOMB_X30_Y18_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][26]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][26]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][26]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~12_combout\);

-- Location: LCCOMB_X32_Y18_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|IRC|q\(21))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][25]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][25]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][25]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~12_combout\);

-- Location: LCCOMB_X30_Y15_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][25]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][25]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][25]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~14_combout\);

-- Location: LCCOMB_X18_Y14_N6
\RISC_V|RISCV|Processor|entrada_alu_b[25]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[25]~22_combout\ = (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~9_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(24),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~19_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[25]~22_combout\);

-- Location: LCCOMB_X20_Y14_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][24]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][24]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][24]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~4_combout\);

-- Location: LCCOMB_X24_Y14_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][24]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][24]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][24]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][24]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~4_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~5_combout\);

-- Location: LCCOMB_X26_Y13_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][24]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][24]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][24]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~7_combout\);

-- Location: LCCOMB_X26_Y13_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][24]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][24]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][24]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~7_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][24]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~8_combout\);

-- Location: LCCOMB_X32_Y14_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][24]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][24]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][24]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~17_combout\);

-- Location: LCCOMB_X27_Y16_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][23]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][23]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][23]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~2_combout\);

-- Location: LCCOMB_X29_Y20_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~3_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][23]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(23))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~2_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][23]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~2_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][23]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][23]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~3_combout\);

-- Location: LCCOMB_X22_Y11_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][23]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][23]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][23]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~4_combout\);

-- Location: LCCOMB_X22_Y11_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][23]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][23]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][23]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~4_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][23]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~5_combout\);

-- Location: LCCOMB_X21_Y11_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~3_combout\) # (\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~5_combout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~5_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~3_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~6_combout\);

-- Location: LCCOMB_X26_Y18_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][23]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][23]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][23]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][23]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~7_combout\);

-- Location: LCCOMB_X33_Y18_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|IRC|q\(22))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][23]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][23]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][23]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~10_combout\);

-- Location: LCCOMB_X32_Y15_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~11_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][23]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(21))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~10_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(21) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~10_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][23]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][23]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~11_combout\);

-- Location: LCCOMB_X30_Y17_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|IRC|q\(21))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][23]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][23]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][23]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~12_combout\);

-- Location: LCCOMB_X31_Y14_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][23]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][23]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][23]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][23]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~13_combout\);

-- Location: LCCOMB_X30_Y15_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][23]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][23]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][23]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][23]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~14_combout\);

-- Location: LCCOMB_X32_Y16_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][23]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][23]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][23]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][23]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~14_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~15_combout\);

-- Location: LCCOMB_X32_Y15_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~13_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~15_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~13_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~16_combout\);

-- Location: LCCOMB_X31_Y13_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|IRC|q\(22))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][23]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][23]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][23]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~17_combout\);

-- Location: LCCOMB_X31_Y15_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][23]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][23]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][23]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~17_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][23]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~18_combout\);

-- Location: LCCOMB_X32_Y15_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~18_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~11_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~11_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~18_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~16_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~19_combout\);

-- Location: LCCOMB_X25_Y13_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|IRC|q\(20))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][22]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][22]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][22]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~0_combout\);

-- Location: LCCOMB_X25_Y13_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][22]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][22]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][22]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][22]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~0_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~1_combout\);

-- Location: LCCOMB_X29_Y18_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][22]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][22]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][22]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~12_combout\);

-- Location: LCCOMB_X25_Y18_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][22]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][22]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][22]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~12_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][22]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~13_combout\);

-- Location: LCCOMB_X15_Y18_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|IRC|q\(23))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][21]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][21]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][21]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~0_combout\);

-- Location: LCCOMB_X15_Y18_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][21]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][21]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~0_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][21]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][21]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~1_combout\);

-- Location: LCCOMB_X25_Y19_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][21]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][21]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][21]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][21]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~2_combout\);

-- Location: LCCOMB_X29_Y20_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][21]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][21]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][21]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][21]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~3_combout\);

-- Location: LCCOMB_X18_Y22_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][21]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][21]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][21]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][21]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~4_combout\);

-- Location: LCCOMB_X19_Y22_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~5_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~4_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][21]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(20))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][21]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~4_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][21]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][21]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~5_combout\);

-- Location: LCCOMB_X23_Y20_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~3_combout\) # (\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~5_combout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~5_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~3_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~6_combout\);

-- Location: LCCOMB_X26_Y18_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][21]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][21]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][21]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~7_combout\);

-- Location: LCCOMB_X27_Y21_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][21]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][21]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~7_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][21]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][21]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~8_combout\);

-- Location: LCCOMB_X23_Y16_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~8_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~1_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~1_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~6_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~8_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~9_combout\);

-- Location: LCCOMB_X29_Y18_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][21]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) 
-- & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][21]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][21]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][21]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~10_combout\);

-- Location: LCCOMB_X29_Y18_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][21]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][21]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][21]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][21]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~11_combout\);

-- Location: LCCOMB_X30_Y19_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|IRC|q\(21))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][21]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][21]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][21]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~14_combout\);

-- Location: LCCOMB_X30_Y19_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][21]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][21]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][21]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][21]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~14_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~15_combout\);

-- Location: LCCOMB_X31_Y14_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][21]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) 
-- & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][21]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][21]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][21]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~17_combout\);

-- Location: LCCOMB_X25_Y14_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|IRC|q\(20))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][20]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][20]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][20]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~0_combout\);

-- Location: LCCOMB_X18_Y18_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][20]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][20]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~0_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][20]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][20]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~1_combout\);

-- Location: LCCOMB_X24_Y21_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][20]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][20]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][20]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~2_combout\);

-- Location: LCCOMB_X24_Y21_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][20]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][20]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][20]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~2_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][20]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~3_combout\);

-- Location: LCCOMB_X18_Y20_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][20]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][20]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][20]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][20]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~4_combout\);

-- Location: LCCOMB_X18_Y20_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~5_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][20]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(23))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~4_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][20]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][20]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~4_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][20]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~5_combout\);

-- Location: LCCOMB_X24_Y20_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|IRC|q\(22))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~3_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~3_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~5_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~6_combout\);

-- Location: LCCOMB_X26_Y13_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][20]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][20]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][20]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~7_combout\);

-- Location: LCCOMB_X26_Y13_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][20]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][20]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][20]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~7_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][20]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~8_combout\);

-- Location: LCCOMB_X25_Y17_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~8_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~1_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~8_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~1_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~6_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~9_combout\);

-- Location: LCCOMB_X32_Y18_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][20]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) 
-- & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][20]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][20]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][20]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~12_combout\);

-- Location: LCCOMB_X31_Y18_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~13_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][20]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(22))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~12_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][20]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][20]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~12_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][20]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~13_combout\);

-- Location: LCCOMB_X31_Y16_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][20]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][20]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][20]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~14_combout\);

-- Location: LCCOMB_X32_Y16_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][20]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][20]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~14_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][20]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][20]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~15_combout\);

-- Location: LCCOMB_X27_Y15_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~13_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~13_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~15_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~16_combout\);

-- Location: LCCOMB_X26_Y18_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][19]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][19]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][19]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~7_combout\);

-- Location: LCCOMB_X27_Y21_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][19]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][19]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][19]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][19]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~7_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~8_combout\);

-- Location: LCCOMB_X29_Y15_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][19]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][19]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][19]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][19]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~12_combout\);

-- Location: LCCOMB_X31_Y18_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][19]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][19]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][19]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~17_combout\);

-- Location: LCCOMB_X24_Y15_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~18_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][19]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(21))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~17_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][19]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~17_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][19]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][19]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~18_combout\);

-- Location: LCCOMB_X19_Y21_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][18]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][18]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][18]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~0_combout\);

-- Location: LCCOMB_X18_Y18_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~1_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~0_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][18]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(23))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][18]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][18]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~0_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][18]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~1_combout\);

-- Location: LCCOMB_X24_Y21_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][18]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][18]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][18]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~2_combout\);

-- Location: LCCOMB_X25_Y19_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~3_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][18]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(20))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~2_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][18]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~2_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][18]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][18]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~3_combout\);

-- Location: LCCOMB_X18_Y21_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][18]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][18]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][18]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~4_combout\);

-- Location: LCCOMB_X25_Y21_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~5_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][18]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(23))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~4_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][18]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~4_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][18]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][18]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~5_combout\);

-- Location: LCCOMB_X25_Y19_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~3_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~3_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~5_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~6_combout\);

-- Location: LCCOMB_X26_Y18_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|IRC|q\(23))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][18]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][18]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][18]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~7_combout\);

-- Location: LCCOMB_X26_Y19_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~8_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][18]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(20))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~7_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][18]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~7_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][18]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][18]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~8_combout\);

-- Location: LCCOMB_X23_Y12_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~8_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~1_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~1_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~8_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~6_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~9_combout\);

-- Location: LCCOMB_X30_Y17_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][18]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][18]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][18]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~10_combout\);

-- Location: LCCOMB_X25_Y17_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~11_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~10_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][18]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(21))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][18]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][18]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][18]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~10_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~11_combout\);

-- Location: LCCOMB_X32_Y18_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][18]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][18]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][18]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~12_combout\);

-- Location: LCCOMB_X33_Y18_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][18]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][18]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][18]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][18]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~13_combout\);

-- Location: LCCOMB_X31_Y16_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][18]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][18]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][18]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~14_combout\);

-- Location: LCCOMB_X32_Y16_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][18]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][18]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][18]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][18]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~14_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~15_combout\);

-- Location: LCCOMB_X32_Y15_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|IRC|q\(23))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~13_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~15_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~13_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~16_combout\);

-- Location: LCCOMB_X31_Y17_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][18]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) 
-- & (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][18]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][18]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~17_combout\);

-- Location: LCCOMB_X31_Y18_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][18]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][18]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][18]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~17_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][18]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~18_combout\);

-- Location: LCCOMB_X27_Y12_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~18_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~11_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~11_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~18_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~16_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~19_combout\);

-- Location: LCCOMB_X23_Y12_N4
\RISC_V|RISCV|Processor|entrada_alu_b[18]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[18]~44_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~9_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux45~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~19_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~9_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[18]~44_combout\);

-- Location: LCCOMB_X20_Y11_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][17]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][17]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][17]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~0_combout\);

-- Location: LCCOMB_X20_Y11_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][17]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][17]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][17]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][17]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~0_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~1_combout\);

-- Location: LCCOMB_X30_Y16_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|IRC|q\(22))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][17]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][17]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][17]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~10_combout\);

-- Location: LCCOMB_X30_Y13_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][17]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][17]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][17]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~10_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][17]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~11_combout\);

-- Location: LCCOMB_X25_Y12_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][16]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][16]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][16]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~0_combout\);

-- Location: LCCOMB_X24_Y22_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][16]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][16]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][16]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][16]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~2_combout\);

-- Location: LCCOMB_X24_Y22_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][16]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][16]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~2_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][16]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][16]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~3_combout\);

-- Location: LCCOMB_X18_Y20_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][16]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][16]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][16]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][16]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~4_combout\);

-- Location: LCCOMB_X15_Y13_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][16]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][16]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][16]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~4_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][16]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~5_combout\);

-- Location: LCCOMB_X15_Y13_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~3_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~5_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~3_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~6_combout\);

-- Location: LCCOMB_X31_Y16_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][16]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][16]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][16]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][16]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~14_combout\);

-- Location: LCCOMB_X15_Y13_N10
\RISC_V|RISCV|Processor|entrada_alu_b[15]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[15]~52_combout\ = (\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(15))) # 
-- (!\RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(31),
	datad => \RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[15]~52_combout\);

-- Location: LCCOMB_X20_Y11_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][15]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][15]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][15]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][15]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~0_combout\);

-- Location: LCCOMB_X15_Y18_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][15]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][15]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][15]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~0_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][15]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~1_combout\);

-- Location: LCCOMB_X24_Y21_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][15]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][15]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][15]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~2_combout\);

-- Location: LCCOMB_X25_Y19_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~3_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][15]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(20))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~2_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][15]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][15]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~2_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][15]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~3_combout\);

-- Location: LCCOMB_X22_Y22_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][15]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][15]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][15]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~4_combout\);

-- Location: LCCOMB_X15_Y21_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][15]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][15]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][15]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][15]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~4_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~5_combout\);

-- Location: LCCOMB_X14_Y19_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~3_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~3_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~5_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~6_combout\);

-- Location: LCCOMB_X25_Y16_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][15]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][15]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][15]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~7_combout\);

-- Location: LCCOMB_X26_Y19_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~8_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~7_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][15]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(20)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~7_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~7_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][15]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][15]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~8_combout\);

-- Location: LCCOMB_X14_Y19_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~8_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~1_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~8_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~6_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~1_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~9_combout\);

-- Location: LCCOMB_X30_Y17_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][15]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][15]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][15]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~10_combout\);

-- Location: LCCOMB_X30_Y16_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][15]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) 
-- & (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][15]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][15]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~12_combout\);

-- Location: LCCOMB_X29_Y16_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][15]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][15]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][15]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][15]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~13_combout\);

-- Location: LCCOMB_X31_Y16_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][15]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][15]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][15]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~14_combout\);

-- Location: LCCOMB_X24_Y16_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][15]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][15]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][15]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][15]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~14_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~15_combout\);

-- Location: LCCOMB_X24_Y16_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~13_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~15_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~13_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~16_combout\);

-- Location: LCCOMB_X24_Y21_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][14]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][14]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][14]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~2_combout\);

-- Location: LCCOMB_X23_Y21_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][14]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][14]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][14]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][14]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~3_combout\);

-- Location: LCCOMB_X15_Y12_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][14]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][14]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][14]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~4_combout\);

-- Location: LCCOMB_X15_Y20_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~5_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~4_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][14]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(20))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][14]~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~4_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][14]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][14]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~5_combout\);

-- Location: LCCOMB_X15_Y20_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~3_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~5_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~3_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~6_combout\);

-- Location: LCCOMB_X13_Y19_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][14]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][14]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][14]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~10_combout\);

-- Location: LCCOMB_X14_Y19_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][14]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][14]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][14]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][14]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~11_combout\);

-- Location: LCCOMB_X24_Y19_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|IRC|q\(21))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][14]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][14]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][14]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~14_combout\);

-- Location: LCCOMB_X26_Y16_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][13]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][13]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][13]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][13]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~7_combout\);

-- Location: LCCOMB_X27_Y16_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~8_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~7_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][13]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(20))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][13]~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][13]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~7_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][13]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~8_combout\);

-- Location: LCCOMB_X31_Y13_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][13]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][13]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][13]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~17_combout\);

-- Location: LCCOMB_X31_Y13_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][13]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][13]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][13]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~17_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][13]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~18_combout\);

-- Location: LCCOMB_X18_Y18_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|IRC|q\(23))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][12]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][12]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][12]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~0_combout\);

-- Location: LCCOMB_X18_Y12_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|IRC|q\(23))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][12]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][12]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][12]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~4_combout\);

-- Location: LCCOMB_X16_Y17_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][12]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][12]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][12]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][12]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~7_combout\);

-- Location: LCCOMB_X16_Y18_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][12]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][12]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][12]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][12]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~7_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~8_combout\);

-- Location: LCCOMB_X18_Y11_N2
\RISC_V|RISCV|Processor|GeneradorInm|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|GeneradorInm|Equal0~1_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & (!\RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\ & (!\RISC_V|RISCV|MaquinaEstados|estado_act.auipc3~regout\ & 
-- !\RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.auipc3~regout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\,
	combout => \RISC_V|RISCV|Processor|GeneradorInm|Equal0~1_combout\);

-- Location: LCCOMB_X26_Y12_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][11]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][11]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][11]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][11]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~2_combout\);

-- Location: LCCOMB_X25_Y12_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][11]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][11]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][11]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][11]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~3_combout\);

-- Location: LCCOMB_X22_Y11_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][11]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(23) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][11]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][11]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~4_combout\);

-- Location: LCCOMB_X23_Y11_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~5_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][11]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(23))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~4_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][11]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][11]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][11]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~4_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~5_combout\);

-- Location: LCCOMB_X23_Y11_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~3_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~5_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~3_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~6_combout\);

-- Location: LCCOMB_X23_Y19_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|IRC|q\(21))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][11]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][11]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][11]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~17_combout\);

-- Location: LCCOMB_X23_Y19_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][11]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][11]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~17_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][11]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][11]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~18_combout\);

-- Location: LCCOMB_X18_Y12_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|IRC|q\(23))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][10]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][10]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][10]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~0_combout\);

-- Location: LCCOMB_X18_Y13_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][10]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][10]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][10]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][10]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~0_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~1_combout\);

-- Location: LCCOMB_X22_Y11_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][10]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][10]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][10]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~4_combout\);

-- Location: LCCOMB_X22_Y19_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][10]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) 
-- & (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][10]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][10]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~10_combout\);

-- Location: LCCOMB_X16_Y17_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][9]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][9]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][9]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~7_combout\);

-- Location: LCCOMB_X16_Y17_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~8_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][9]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(20))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~7_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][9]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~7_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][9]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][9]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~8_combout\);

-- Location: LCCOMB_X15_Y19_N8
\RISC_V|RISCV|Processor|entrada_alu_b[7]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[7]~75_combout\ = (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~9_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(24),
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~19_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~9_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[7]~75_combout\);

-- Location: LCCOMB_X16_Y15_N14
\RISC_V|RISCV|Processor|entrada_alu_b[7]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[7]~75_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_b[10]~69_combout\ & 
-- \RISC_V|RISCV|Processor|IRC|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[10]~69_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(27),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[7]~75_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\);

-- Location: LCCOMB_X19_Y15_N16
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|b_s[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|b_s\(1) = \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (((\RISC_V|RISCV|Processor|entrada_alu_b[1]~91_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_b[0]~100_combout\ & 
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[0]~100_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[1]~91_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|b_s\(1));

-- Location: LCCOMB_X19_Y21_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][31]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][31]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][31]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~4_combout\);

-- Location: LCCOMB_X25_Y21_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~5_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~4_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][31]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(23))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][31]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~4_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][31]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][31]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~5_combout\);

-- Location: LCCOMB_X31_Y17_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|IRC|q\(22))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][31]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][31]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][31]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~10_combout\);

-- Location: LCCOMB_X30_Y15_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][31]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][31]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][31]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~10_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][31]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~11_combout\);

-- Location: LCCOMB_X29_Y18_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|IRC|q\(21))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][31]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][31]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][31]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~12_combout\);

-- Location: LCCOMB_X29_Y18_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~13_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~12_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][31]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(22))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][31]~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~12_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][31]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][31]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~13_combout\);

-- Location: LCCOMB_X29_Y21_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][31]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(22) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][31]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][31]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~14_combout\);

-- Location: LCCOMB_X29_Y21_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][31]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][31]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][31]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][31]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~14_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~15_combout\);

-- Location: LCCOMB_X29_Y21_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~13_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~15_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~13_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~16_combout\);

-- Location: LCCOMB_X31_Y15_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][31]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][31]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][31]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~17_combout\);

-- Location: LCCOMB_X30_Y15_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~18_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][31]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(22))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~17_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][31]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][31]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][31]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~17_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~18_combout\);

-- Location: LCCOMB_X27_Y15_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~19_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~16_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~18_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(20)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~16_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~16_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~18_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~11_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~19_combout\);

-- Location: LCCOMB_X15_Y17_N26
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~2_combout\ = (!\RISC_V|RISCV|Processor|shamt[4]~4_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~1_combout\ & \RISC_V|RISCV|Processor|entrada_alu_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~1_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~2_combout\);

-- Location: LCCOMB_X16_Y18_N22
\RISC_V|RAM_c|half_out[14]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|half_out[14]~6_combout\ = (\RISC_V|RISCV|Processor|ALUR|q\(1) & ((\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a6\))) # (!\RISC_V|RISCV|Processor|ALUR|q\(1) & (\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a6\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(1),
	datad => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a6\,
	combout => \RISC_V|RAM_c|half_out[14]~6_combout\);

-- Location: LCCOMB_X9_Y13_N20
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~2_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(9)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(7),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(9),
	datad => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~2_combout\);

-- Location: LCCOMB_X9_Y13_N10
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~3_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(16)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(14),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(16),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~3_combout\);

-- Location: LCCOMB_X10_Y13_N26
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~5_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~6_combout\)) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~6_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~8_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~5_combout\);

-- Location: LCCOMB_X12_Y19_N18
\RISC_V|RISCV|Processor|ALU_C|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Equal0~2_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(5) & (\RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\ $ (!\RISC_V|RISCV|Processor|entrada_alu_a\(2))))) 
-- # (!\RISC_V|RISCV|Processor|entrada_alu_a\(5) & (!\RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\ $ (!\RISC_V|RISCV|Processor|entrada_alu_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(5),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(2),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Equal0~2_combout\);

-- Location: LCCOMB_X20_Y16_N10
\RISC_V|RISCV|Processor|ALU_C|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Equal0~3_combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(1) $ (((\RISC_V|RISCV|Processor|entrada_alu_b[1]~91_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_b[0]~100_combout\ & 
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[0]~100_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(1),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[1]~91_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Equal0~3_combout\);

-- Location: LCCOMB_X11_Y16_N12
\RISC_V|RISCV|Processor|ALU_C|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Equal0~4_combout\ = (!\RISC_V|RISCV|Processor|ALU_C|Equal0~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Equal0~2_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(30) $ 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(30),
	datab => \RISC_V|RISCV|Processor|ALU_C|Equal0~3_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Equal0~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Equal0~4_combout\);

-- Location: LCCOMB_X12_Y19_N4
\RISC_V|RISCV|Processor|ALU_C|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Equal0~5_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(6) & (\RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\ $ (!\RISC_V|RISCV|Processor|entrada_alu_a\(7))))) 
-- # (!\RISC_V|RISCV|Processor|entrada_alu_a\(6) & (!\RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\ $ (!\RISC_V|RISCV|Processor|entrada_alu_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(6),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(7),
	combout => \RISC_V|RISCV|Processor|ALU_C|Equal0~5_combout\);

-- Location: LCCOMB_X13_Y13_N20
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|s_i~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|s_i~2_combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(8) $ (\RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(8),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|s_i~2_combout\);

-- Location: LCCOMB_X13_Y13_N18
\RISC_V|RISCV|Processor|ALU_C|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Equal0~6_combout\ = (!\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|s_i~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Equal0~5_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\ $ 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|s_i~2_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(9),
	datad => \RISC_V|RISCV|Processor|ALU_C|Equal0~5_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Equal0~6_combout\);

-- Location: LCCOMB_X13_Y14_N16
\RISC_V|RISCV|Processor|ALU_C|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Equal0~7_combout\ = (!\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|s_i~2_combout\ & (!\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|s_i~2_combout\ & 
-- (!\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|s_i~2_combout\ & !\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|s_i~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|s_i~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|s_i~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|s_i~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|s_i~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Equal0~7_combout\);

-- Location: LCCOMB_X13_Y15_N4
\RISC_V|RISCV|Processor|ALU_C|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Equal0~8_combout\ = (!\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|s_i~0_combout\ & (!\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|s_i~0_combout\ & 
-- (!\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|s_i~0_combout\ & !\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|s_i~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|s_i~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|s_i~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|s_i~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|s_i~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Equal0~8_combout\);

-- Location: LCCOMB_X13_Y13_N24
\RISC_V|RISCV|Processor|ALU_C|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Equal0~9_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Equal0~4_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Equal0~6_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Equal0~8_combout\ & \RISC_V|RISCV|Processor|ALU_C|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Equal0~4_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Equal0~6_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Equal0~8_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Equal0~7_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Equal0~9_combout\);

-- Location: LCCOMB_X9_Y15_N0
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|signal_xor[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|signal_xor[4]~0_combout\ = \RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(4),
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|signal_xor[4]~0_combout\);

-- Location: LCCOMB_X10_Y12_N14
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~23_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~22_combout\))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~2_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~22_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~23_combout\);

-- Location: LCCOMB_X10_Y18_N16
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~11_combout\ = (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~31_combout\))) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~33_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~31_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~11_combout\);

-- Location: LCCOMB_X11_Y18_N12
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~22_combout\ = (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(29))) # 
-- (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(29),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(28),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~22_combout\);

-- Location: LCCOMB_X10_Y12_N28
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~35_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(7))) # 
-- (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(7),
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(6),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~35_combout\);

-- Location: LCCOMB_X10_Y12_N6
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~36_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~35_combout\) # ((!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~35_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~36_combout\);

-- Location: LCCOMB_X10_Y14_N20
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~37_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~34_combout\)) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~34_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~36_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~37_combout\);

-- Location: LCCOMB_X19_Y15_N12
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|s_i~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|s_i~0_combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(1) $ (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|b_s\(1) $ 
-- (((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:0:i_1|c_i_mas_1~0_combout\) # (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:0:i_1|c_i_mas_1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(1),
	datab => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:0:i_1|c_i_mas_1~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|b_s\(1),
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:0:i_1|c_i_mas_1~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|s_i~0_combout\);

-- Location: LCCOMB_X11_Y17_N14
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~36_combout\ = (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(2)))) # 
-- (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(1),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(2),
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~36_combout\);

-- Location: LCCOMB_X10_Y18_N12
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~43_combout\ = (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~17_combout\))) # 
-- (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~12_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~17_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~43_combout\);

-- Location: LCCOMB_X10_Y14_N26
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~53_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~20_combout\))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~34_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~20_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~53_combout\);

-- Location: LCCOMB_X9_Y16_N10
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~50_combout\ = (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~10_combout\))) # 
-- (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~13_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~10_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X10_Y18_N24
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~50_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~12_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~12_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~14_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~50_combout\);

-- Location: LCCOMB_X8_Y15_N16
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~59_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~58_combout\) # ((\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & 
-- (!\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~45_combout\ & \RISC_V|RISCV|Processor|entrada_alu_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~45_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~58_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~59_combout\);

-- Location: LCCOMB_X16_Y15_N30
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:7:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:7:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_a\(7) $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:6:i_1|c_i_mas_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(7),
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:6:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:7:i_1|s_i~combout\);

-- Location: LCCOMB_X9_Y15_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~3_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:7:i_1|s_i~combout\) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~51_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~51_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:7:i_1|s_i~combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~3_combout\);

-- Location: LCCOMB_X9_Y15_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~4_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~9_combout\))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~50_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~50_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~9_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~4_combout\);

-- Location: LCCOMB_X11_Y17_N10
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~62_combout\ = (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(31))) # 
-- (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(30),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~62_combout\);

-- Location: LCCOMB_X9_Y14_N12
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~59_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~48_combout\))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~58_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~48_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X9_Y14_N10
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~60_combout\ = (\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~47_combout\ & (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\))) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~47_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~59_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X12_Y12_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~0_combout\ = (\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~50_combout\)) # 
-- (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~50_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~33_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~0_combout\);

-- Location: LCCOMB_X12_Y12_N12
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~1_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~0_combout\) # ((!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~10_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~1_combout\);

-- Location: LCCOMB_X12_Y16_N10
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~67_combout\ = (!\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~22_combout\) # 
-- ((\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~22_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~17_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~67_combout\);

-- Location: LCCOMB_X12_Y16_N20
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~0_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~67_combout\)))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|s_i~2_combout\) # ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|s_i~2_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~67_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~0_combout\);

-- Location: LCCOMB_X10_Y14_N10
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~4_combout\ = (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~20_combout\))) # 
-- (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~34_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~20_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~4_combout\);

-- Location: LCCOMB_X13_Y16_N20
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~2_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # ((!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(14) $ 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(14),
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~2_combout\);

-- Location: LCCOMB_X13_Y16_N10
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~3_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (!\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~38_combout\ & (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~2_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~17_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~38_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~17_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~3_combout\);

-- Location: LCCOMB_X13_Y13_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~4_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~3_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\) # (\RISC_V|RISCV|Processor|entrada_alu_a\(14))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~3_combout\ & (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~3_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(14),
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~4_combout\);

-- Location: LCCOMB_X8_Y15_N30
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~69_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~31_combout\))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~50_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~31_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~69_combout\);

-- Location: LCCOMB_X14_Y16_N16
\RISC_V|RISCV|Processor|d_in[18]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[18]~81_combout\ = (\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (((\RISC_V|RISCV|Processor|d_in[1]~15_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & ((\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- (\RISC_V|RAM_c|Mux12~0_combout\)) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & ((\RISC_V|RISCV|Processor|ALUR|q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|Mux12~0_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(18),
	datad => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[18]~81_combout\);

-- Location: LCCOMB_X14_Y16_N22
\RISC_V|RISCV|Processor|d_in[18]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[18]~82_combout\ = (\RISC_V|RISCV|Processor|d_in[18]~81_combout\ & ((\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2~portbdataout\) # ((!\RISC_V|RISCV|Processor|d_in[29]~77_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|d_in[18]~81_combout\ & (((\RISC_V|RISCV|Processor|PC|q\(18) & \RISC_V|RISCV|Processor|d_in[29]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[18]~81_combout\,
	datab => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2~portbdataout\,
	datac => \RISC_V|RISCV|Processor|PC|q\(18),
	datad => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[18]~82_combout\);

-- Location: LCCOMB_X11_Y14_N28
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~82_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~70_combout\))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~81_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~70_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X14_Y16_N10
\RISC_V|RISCV|Processor|d_in[17]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[17]~84_combout\ = (\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & ((\RISC_V|RISCV|Processor|PC|q\(17)) # ((\RISC_V|RISCV|Processor|d_in[1]~15_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALUR|q\(17) & !\RISC_V|RISCV|Processor|d_in[1]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(17),
	datab => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(17),
	datad => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[17]~84_combout\);

-- Location: LCCOMB_X14_Y16_N0
\RISC_V|RISCV|Processor|d_in[21]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[21]~96_combout\ = (\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (((\RISC_V|RISCV|Processor|d_in[1]~15_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & ((\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- (\RISC_V|RAM_c|Mux12~0_combout\)) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & ((\RISC_V|RISCV|Processor|ALUR|q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|Mux12~0_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(21),
	datad => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[21]~96_combout\);

-- Location: LCCOMB_X14_Y16_N26
\RISC_V|RISCV|Processor|d_in[21]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[21]~97_combout\ = (\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & ((\RISC_V|RISCV|Processor|d_in[21]~96_combout\ & (\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a5\)) # (!\RISC_V|RISCV|Processor|d_in[21]~96_combout\ & 
-- ((\RISC_V|RISCV|Processor|PC|q\(21)))))) # (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (((\RISC_V|RISCV|Processor|d_in[21]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a5\,
	datab => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datac => \RISC_V|RISCV|Processor|PC|q\(21),
	datad => \RISC_V|RISCV|Processor|d_in[21]~96_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[21]~97_combout\);

-- Location: LCCOMB_X9_Y14_N28
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~93_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~83_combout\)) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~83_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~92_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X9_Y16_N6
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~94_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~25_combout\)) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~25_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~28_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X12_Y15_N18
\RISC_V|RISCV|Processor|d_in[24]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[24]~102_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & (((\RISC_V|RISCV|Processor|d_in[29]~77_combout\) # (\RISC_V|RAM_c|Mux12~0_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- (\RISC_V|RISCV|Processor|ALUR|q\(24) & (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(24),
	datac => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datad => \RISC_V|RAM_c|Mux12~0_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[24]~102_combout\);

-- Location: LCCOMB_X16_Y14_N20
\RISC_V|RISCV|Processor|d_in[24]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[24]~103_combout\ = (\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & ((\RISC_V|RISCV|Processor|d_in[24]~102_combout\ & ((\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0~portbdataout\))) # 
-- (!\RISC_V|RISCV|Processor|d_in[24]~102_combout\ & (\RISC_V|RISCV|Processor|PC|q\(24))))) # (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (\RISC_V|RISCV|Processor|d_in[24]~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[24]~102_combout\,
	datac => \RISC_V|RISCV|Processor|PC|q\(24),
	datad => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \RISC_V|RISCV|Processor|d_in[24]~103_combout\);

-- Location: LCCOMB_X10_Y17_N20
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~95_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(22))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(22),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(24),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X10_Y17_N22
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~96_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~27_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~27_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~95_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X9_Y15_N20
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~1_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~87_combout\) # 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~96_combout\ & 
-- !\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~87_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~96_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~1_combout\);

-- Location: LCCOMB_X8_Y15_N10
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~1_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~53_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~79_combout\))))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~53_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~79_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~2_combout\);

-- Location: LCCOMB_X11_Y14_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~3_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\ & ((\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~61_combout\)) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|s_i~0_combout\))))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\ & (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~61_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|s_i~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~3_combout\);

-- Location: LCCOMB_X11_Y14_N4
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~4_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(24) & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~3_combout\) # ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[24]~27_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(24) & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~3_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[24]~27_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(24),
	datab => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[24]~27_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~4_combout\);

-- Location: LCCOMB_X12_Y13_N26
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~2_combout\ = (!\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & ((!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~2_combout\);

-- Location: LCCOMB_X11_Y15_N6
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~5_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~4_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~2_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~5_combout\);

-- Location: LCCOMB_X10_Y17_N28
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~97_combout\ = (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(23))) # 
-- (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(23),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(25),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X10_Y17_N2
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~98_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~97_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~95_combout\ & 
-- \RISC_V|RISCV|Processor|shamt[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~97_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~95_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X10_Y17_N24
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~99_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(23)))) # 
-- (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(24),
	datab => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(23),
	datad => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~99_combout\);

-- Location: LCCOMB_X10_Y17_N26
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~100_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(25))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(25),
	datab => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(26),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X10_Y17_N8
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~101_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~99_combout\) # ((!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~99_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~100_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X11_Y14_N6
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~5_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~90_combout\) # 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~101_combout\ & 
-- !\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~90_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~101_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~5_combout\);

-- Location: LCCOMB_X11_Y14_N12
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~6_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~5_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~57_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~5_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~82_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~82_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~57_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~5_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~6_combout\);

-- Location: LCCOMB_X13_Y15_N2
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~7_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\ & ((\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~63_combout\)) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|s_i~0_combout\))))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\ & (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~63_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|s_i~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~7_combout\);

-- Location: LCCOMB_X13_Y15_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~8_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(26) & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~7_combout\) # ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[26]~21_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(26) & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~7_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[26]~21_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(26),
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~7_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[26]~21_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~8_combout\);

-- Location: LCCOMB_X12_Y13_N22
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~9_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~8_combout\))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~6_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~6_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~8_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~9_combout\);

-- Location: LCCOMB_X12_Y13_N24
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~10_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~9_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a\(31)) # (!\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~9_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~53_combout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~53_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~9_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datad => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~10_combout\);

-- Location: LCCOMB_X13_Y15_N16
\RISC_V|RISCV|Processor|pc_in[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[26]~26_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (\RISC_V|RISCV|Processor|ALUR|q\(26))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (((\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(26),
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~11_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[26]~26_combout\);

-- Location: LCFF_X11_Y15_N1
\RISC_V|RISCV|Processor|ALUR|q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(27));

-- Location: LCCOMB_X9_Y16_N0
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~1_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~85_combout\) # 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~31_combout\ & 
-- ((!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~31_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~85_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~1_combout\);

-- Location: LCCOMB_X9_Y16_N14
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~62_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~1_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~28_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~28_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~62_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~2_combout\);

-- Location: LCCOMB_X11_Y15_N4
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~3_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\ & ((\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~66_combout\)) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|s_i~0_combout\))))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\ & 
-- (((!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~66_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|s_i~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~3_combout\);

-- Location: LCCOMB_X11_Y15_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~4_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(27) & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~3_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[27]~18_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(27) & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~3_combout\ & \RISC_V|RISCV|Processor|entrada_alu_b[27]~18_combout\)))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(27),
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~3_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[27]~18_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~4_combout\);

-- Location: LCCOMB_X11_Y15_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~5_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~4_combout\))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~2_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~5_combout\);

-- Location: LCCOMB_X11_Y15_N10
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~6_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~5_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(31)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~5_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~55_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~55_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~5_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~6_combout\);

-- Location: LCCOMB_X11_Y16_N10
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~2_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\) # ((\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ & \RISC_V|RISCV|Processor|shamt[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~2_combout\);

-- Location: LCCOMB_X11_Y17_N6
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~102_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(27)))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(28),
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(27),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X10_Y17_N10
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~1_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~96_combout\))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~102_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~96_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~1_combout\);

-- Location: LCCOMB_X10_Y17_N0
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~1_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~88_combout\)) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~1_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~88_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~100_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~2_combout\);

-- Location: LCCOMB_X11_Y16_N20
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~3_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~67_combout\))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|s_i~0_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~67_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|s_i~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~3_combout\);

-- Location: LCCOMB_X11_Y16_N6
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~4_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(28) & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~3_combout\) # ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[28]~15_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(28) & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~3_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[28]~15_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(28),
	datab => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~3_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[28]~15_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~4_combout\);

-- Location: LCCOMB_X11_Y16_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~5_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~0_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~2_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~5_combout\);

-- Location: LCCOMB_X12_Y16_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~6_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~5_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~67_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~5_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~56_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~56_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~67_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~5_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~6_combout\);

-- Location: LCCOMB_X16_Y11_N24
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~3_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & ((\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(24)))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~20_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(24),
	datad => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~3_combout\);

-- Location: LCCOMB_X12_Y15_N2
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~7_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~3_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(31)) # ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~1_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~6_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~1_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~6_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~7_combout\);

-- Location: LCCOMB_X10_Y17_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~5_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~98_combout\) # 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\ & (((!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~98_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~32_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~5_combout\);

-- Location: LCCOMB_X11_Y16_N22
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~6_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~5_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~93_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~5_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~30_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~30_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~5_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~93_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~6_combout\);

-- Location: LCCOMB_X12_Y14_N16
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~7_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\ & \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~68_combout\)))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|s_i~0_combout\) # ((!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|s_i~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~68_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~7_combout\);

-- Location: LCCOMB_X12_Y14_N6
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~8_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[29]~12_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~7_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(29)))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[29]~12_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~7_combout\ & \RISC_V|RISCV|Processor|entrada_alu_a\(29))))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[29]~12_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~7_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(29),
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~8_combout\);

-- Location: LCCOMB_X11_Y16_N28
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~9_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~2_combout\ & (((!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~0_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~6_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~6_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~8_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~9_combout\);

-- Location: LCCOMB_X11_Y16_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~10_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~9_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~58_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~9_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~76_combout\))))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~58_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~76_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~9_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~10_combout\);

-- Location: LCCOMB_X12_Y15_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~11_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~3_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(31)) # ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~4_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~10_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~4_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~10_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~11_combout\);

-- Location: LCFF_X10_Y15_N11
\RISC_V|RISCV|Processor|ALUR|q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(30));

-- Location: LCCOMB_X11_Y17_N16
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~0_combout\ = (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(29))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(29),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(30),
	datac => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~0_combout\);

-- Location: LCCOMB_X11_Y17_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~1_combout\ = (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~0_combout\) # ((\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~102_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~1_combout\);

-- Location: LCCOMB_X11_Y14_N22
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~2_combout\ = (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~1_combout\) # ((\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~1_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~101_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~2_combout\);

-- Location: LCCOMB_X11_Y14_N16
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~3_combout\ = (!\RISC_V|RISCV|Processor|shamt[4]~4_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~2_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~91_combout\ & 
-- \RISC_V|RISCV|Processor|shamt[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~91_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~3_combout\);

-- Location: LCCOMB_X10_Y15_N20
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~6_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~1_combout\ & ((\RISC_V|RISCV|Processor|shamt[4]~4_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(31)))) # 
-- (!\RISC_V|RISCV|Processor|shamt[4]~4_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(30))))) # (!\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~1_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(30),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datad => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~6_combout\);

-- Location: LCCOMB_X10_Y15_N24
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~9_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\)) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(30)))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(30),
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~9_combout\);

-- Location: LCCOMB_X16_Y13_N8
\RISC_V|RAM_c|we_ram_word~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|we_ram_word~0_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(12) & (\RISC_V|RISCV|MaquinaEstados|estado_act.sw4~regout\ & (!\RISC_V|RISCV|Processor|ALUR|q\(31) & \RISC_V|RISCV|Processor|IRC|q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(12),
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.sw4~regout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(31),
	datad => \RISC_V|RISCV|Processor|IRC|q\(13),
	combout => \RISC_V|RAM_c|we_ram_word~0_combout\);

-- Location: LCCOMB_X16_Y13_N4
\RISC_V|RAM_c|mem_ram_3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|mem_ram_3~0_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(13) & (\RISC_V|RISCV|Processor|ALUR|q\(1) & (!\RISC_V|RISCV|Processor|ALUR|q\(31) & \RISC_V|RISCV|MaquinaEstados|estado_act.sw4~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(13),
	datab => \RISC_V|RISCV|Processor|ALUR|q\(1),
	datac => \RISC_V|RISCV|Processor|ALUR|q\(31),
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.sw4~regout\,
	combout => \RISC_V|RAM_c|mem_ram_3~0_combout\);

-- Location: LCCOMB_X16_Y13_N16
\RISC_V|RAM_c|mem_ram_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|mem_ram_2~0_combout\ = (\RISC_V|RAM_c|we_ram_word~0_combout\) # ((\RISC_V|RAM_c|mem_ram_3~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(12)) # (!\RISC_V|RISCV|Processor|ALUR|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(12),
	datab => \RISC_V|RISCV|Processor|ALUR|q\(0),
	datac => \RISC_V|RAM_c|we_ram_word~0_combout\,
	datad => \RISC_V|RAM_c|mem_ram_3~0_combout\,
	combout => \RISC_V|RAM_c|mem_ram_2~0_combout\);

-- Location: LCCOMB_X16_Y13_N2
\RISC_V|RAM_c|mem_ram_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|mem_ram_1~0_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(13) & (!\RISC_V|RISCV|Processor|ALUR|q\(1) & (!\RISC_V|RISCV|Processor|ALUR|q\(31) & \RISC_V|RISCV|MaquinaEstados|estado_act.sw4~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(13),
	datab => \RISC_V|RISCV|Processor|ALUR|q\(1),
	datac => \RISC_V|RISCV|Processor|ALUR|q\(31),
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.sw4~regout\,
	combout => \RISC_V|RAM_c|mem_ram_1~0_combout\);

-- Location: LCCOMB_X16_Y13_N24
\RISC_V|RAM_c|mem_ram_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|mem_ram_0~0_combout\ = (\RISC_V|RAM_c|we_ram_word~0_combout\) # ((\RISC_V|RAM_c|mem_ram_1~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(12)) # (!\RISC_V|RISCV|Processor|ALUR|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(12),
	datab => \RISC_V|RAM_c|we_ram_word~0_combout\,
	datac => \RISC_V|RAM_c|mem_ram_1~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALUR|q\(0),
	combout => \RISC_V|RAM_c|mem_ram_0~0_combout\);

-- Location: LCCOMB_X16_Y13_N10
\RISC_V|RAM_c|mem_ram_3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|mem_ram_3~1_combout\ = (\RISC_V|RAM_c|we_ram_word~0_combout\) # ((\RISC_V|RAM_c|mem_ram_3~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(12)) # (\RISC_V|RISCV|Processor|ALUR|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(12),
	datab => \RISC_V|RISCV|Processor|ALUR|q\(0),
	datac => \RISC_V|RAM_c|we_ram_word~0_combout\,
	datad => \RISC_V|RAM_c|mem_ram_3~0_combout\,
	combout => \RISC_V|RAM_c|mem_ram_3~1_combout\);

-- Location: LCCOMB_X16_Y13_N14
\RISC_V|RAM_c|mem_ram_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|mem_ram_1~1_combout\ = (\RISC_V|RAM_c|we_ram_word~0_combout\) # ((\RISC_V|RAM_c|mem_ram_1~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(12)) # (\RISC_V|RISCV|Processor|ALUR|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(12),
	datab => \RISC_V|RAM_c|we_ram_word~0_combout\,
	datac => \RISC_V|RAM_c|mem_ram_1~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALUR|q\(0),
	combout => \RISC_V|RAM_c|mem_ram_1~1_combout\);

-- Location: LCCOMB_X18_Y14_N12
\RISC_V|RAM_c|din_3[1]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[1]~34_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & (((\RISC_V|RAM_c|Equal0~0_combout\) # (\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~9_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~19_combout\ & (!\RISC_V|RAM_c|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~19_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RAM_c|Equal0~0_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~9_combout\,
	combout => \RISC_V|RAM_c|din_3[1]~34_combout\);

-- Location: LCCOMB_X16_Y18_N24
\RISC_V|RAM_c|din_3[4]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[4]~40_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~9_combout\) # ((\RISC_V|RAM_c|Equal0~0_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~19_combout\ & !\RISC_V|RAM_c|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~9_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~19_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(24),
	datad => \RISC_V|RAM_c|Equal0~0_combout\,
	combout => \RISC_V|RAM_c|din_3[4]~40_combout\);

-- Location: LCCOMB_X19_Y19_N28
\RISC_V|RISCV|Processor|entrada_alu_b[10]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[10]~98_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(24),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~9_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~19_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[10]~98_combout\);

-- Location: LCFF_X25_Y9_N13
\Recept|i3|contador[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i3|Add0~12_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i3|contador\(6));

-- Location: LCFF_X25_Y9_N21
\Recept|i3|contador[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i3|Add0~20_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i3|contador\(10));

-- Location: LCFF_X29_Y10_N15
\Recept|i7|contador[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i7|contador~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i7|contador\(3));

-- Location: LCFF_X30_Y10_N17
\Recept|i7|contador[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i7|Add0~14_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i7|contador\(7));

-- Location: LCFF_X26_Y10_N17
\Recept|i2|contador[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i2|Add0~6_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.medioBit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i2|contador\(3));

-- Location: LCFF_X26_Y10_N21
\Recept|i2|contador[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i2|Add0~10_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.medioBit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i2|contador\(5));

-- Location: LCFF_X26_Y10_N25
\Recept|i2|contador[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i2|Add0~14_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.medioBit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i2|contador\(7));

-- Location: LCFF_X26_Y10_N11
\Recept|i2|contador[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \Recept|i2|contador~3_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \Recept|i1|estado_act.medioBit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i2|contador\(4));

-- Location: LCCOMB_X26_Y10_N8
\Recept|i2|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|Equal0~1_combout\ = (\Recept|i2|contador\(7)) # ((\Recept|i2|contador\(6)) # ((\Recept|i2|contador\(5)) # (!\Recept|i2|contador\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i2|contador\(7),
	datab => \Recept|i2|contador\(6),
	datac => \Recept|i2|contador\(5),
	datad => \Recept|i2|contador\(4),
	combout => \Recept|i2|Equal0~1_combout\);

-- Location: LCFF_X24_Y9_N13
\Recept|i4|i1|contador[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i4|i1|contador~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i3|t_bit~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i4|i1|contador\(3));

-- Location: LCCOMB_X21_Y10_N14
\Recept|i6|mal~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i6|mal~0_combout\ = \Recept|i4|registro\(1) $ (\Recept|i4|registro\(0) $ (\Recept|i4|registro\(2) $ (\Recept|i4|registro\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i4|registro\(1),
	datab => \Recept|i4|registro\(0),
	datac => \Recept|i4|registro\(2),
	datad => \Recept|i4|registro\(3),
	combout => \Recept|i6|mal~0_combout\);

-- Location: LCCOMB_X29_Y10_N14
\Recept|i7|contador~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i7|contador~0_combout\ = (\Recept|i7|Add0~6_combout\ & (((!\Recept|i7|Equal0~0_combout\) # (!\Recept|i7|Equal0~1_combout\)) # (!\Recept|i7|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i7|Equal0~2_combout\,
	datab => \Recept|i7|Add0~6_combout\,
	datac => \Recept|i7|Equal0~1_combout\,
	datad => \Recept|i7|Equal0~0_combout\,
	combout => \Recept|i7|contador~0_combout\);

-- Location: LCFF_X27_Y9_N5
\Recept|i1|estado_act.error\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i1|Selector4~7_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i1|estado_act.error~regout\);

-- Location: LCFF_X26_Y9_N15
\Recept|i1|estado_act.bien\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i1|Selector5~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i1|estado_act.bien~regout\);

-- Location: LCFF_X27_Y9_N23
\Recept|i1|estado_act.reposo\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i1|Selector0~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i1|estado_act.reposo~regout\);

-- Location: LCCOMB_X27_Y9_N20
\Recept|i1|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector1~0_combout\ = (\Recept|i1|i1|estado_act.Pulso~regout\ & ((\Recept|i1|estado_act.bien~regout\) # ((\Recept|i1|estado_act.error~regout\) # (!\Recept|i1|estado_act.reposo~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i1|estado_act.bien~regout\,
	datab => \Recept|i1|estado_act.reposo~regout\,
	datac => \Recept|i1|estado_act.error~regout\,
	datad => \Recept|i1|i1|estado_act.Pulso~regout\,
	combout => \Recept|i1|Selector1~0_combout\);

-- Location: LCCOMB_X27_Y10_N14
\Recept|i2|contador~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|contador~3_combout\ = (\Recept|i2|Add0~8_combout\ & ((\Recept|i2|Equal0~2_combout\) # (\Recept|i2|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i2|Equal0~2_combout\,
	datab => \Recept|i2|Add0~8_combout\,
	datac => \Recept|i2|Equal0~0_combout\,
	combout => \Recept|i2|contador~3_combout\);

-- Location: LCCOMB_X26_Y9_N8
\Recept|i1|Selector8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector8~1_combout\ = (!\Recept|i1|estado_act.actualizarReg~regout\ & (!\Recept|i1|estado_act.compara~regout\ & !\Recept|i1|estado_act.bien2~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i1|estado_act.actualizarReg~regout\,
	datac => \Recept|i1|estado_act.compara~regout\,
	datad => \Recept|i1|estado_act.bien2~regout\,
	combout => \Recept|i1|Selector8~1_combout\);

-- Location: LCCOMB_X24_Y9_N12
\Recept|i4|i1|contador~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i4|i1|contador~0_combout\ = (\Recept|i4|i1|contador\(1) & (\Recept|i4|i1|contador\(3) $ (((\Recept|i4|i1|contador\(2) & \Recept|i4|i1|contador\(0)))))) # (!\Recept|i4|i1|contador\(1) & (\Recept|i4|i1|contador\(3) & ((\Recept|i4|i1|contador\(2)) # 
-- (\Recept|i4|i1|contador\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i4|i1|contador\(1),
	datab => \Recept|i4|i1|contador\(2),
	datac => \Recept|i4|i1|contador\(3),
	datad => \Recept|i4|i1|contador\(0),
	combout => \Recept|i4|i1|contador~0_combout\);

-- Location: LCCOMB_X27_Y9_N8
\Recept|i1|Selector4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector4~6_combout\ = (\Recept|i1|Selector4~3_combout\ & ((\Recept|i1|estado_act.error~regout\) # ((!\Recept|i1|Selector4~0_combout\)))) # (!\Recept|i1|Selector4~3_combout\ & (((!\Recept|i6|mal~2_combout\ & \Recept|i1|Selector4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i1|Selector4~3_combout\,
	datab => \Recept|i1|estado_act.error~regout\,
	datac => \Recept|i6|mal~2_combout\,
	datad => \Recept|i1|Selector4~0_combout\,
	combout => \Recept|i1|Selector4~6_combout\);

-- Location: LCCOMB_X27_Y9_N4
\Recept|i1|Selector4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector4~7_combout\ = (\Recept|i1|Selector4~2_combout\ & ((\Recept|i1|Selector4~5_combout\ & ((\Recept|i1|estado_act.error~regout\))) # (!\Recept|i1|Selector4~5_combout\ & (\Recept|i1|Selector4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i1|Selector4~6_combout\,
	datab => \Recept|i1|Selector4~2_combout\,
	datac => \Recept|i1|estado_act.error~regout\,
	datad => \Recept|i1|Selector4~5_combout\,
	combout => \Recept|i1|Selector4~7_combout\);

-- Location: LCCOMB_X26_Y9_N14
\Recept|i1|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector5~0_combout\ = (\Recept|i1|estado_act.bien2~regout\) # ((!\Recept|i1|i1|estado_act.Pulso~regout\ & \Recept|i1|estado_act.bien~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i1|i1|estado_act.Pulso~regout\,
	datac => \Recept|i1|estado_act.bien~regout\,
	datad => \Recept|i1|estado_act.bien2~regout\,
	combout => \Recept|i1|Selector5~0_combout\);

-- Location: LCCOMB_X27_Y9_N2
\Recept|i1|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector0~0_combout\ = (!\Recept|i1|estado_act.reposo~regout\ & !\Recept|i1|i1|estado_act.Pulso~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i1|estado_act.reposo~regout\,
	datad => \Recept|i1|i1|estado_act.Pulso~regout\,
	combout => \Recept|i1|Selector0~0_combout\);

-- Location: LCCOMB_X27_Y9_N22
\Recept|i1|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector0~1_combout\ = (!\Recept|i1|Selector0~0_combout\ & (((\Recept|i2|Equal0~3_combout\) # (!\e_s~combout\)) # (!\Recept|i1|estado_act.medioBit~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i1|estado_act.medioBit~regout\,
	datab => \Recept|i2|Equal0~3_combout\,
	datac => \Recept|i1|Selector0~0_combout\,
	datad => \e_s~combout\,
	combout => \Recept|i1|Selector0~1_combout\);

-- Location: LCCOMB_X19_Y14_N4
\RISC_V|RISCV|Processor|entrada_alu_b[0]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[0]~100_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & (!\RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\ & (\RISC_V|RISCV|MaquinaEstados|WideOr9~2_combout\ & 
-- !\RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|WideOr9~2_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[0]~100_combout\);

-- Location: LCCOMB_X19_Y14_N22
\RISC_V|RISCV|Processor|entrada_alu_b[1]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[1]~101_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\) # ((\RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|WideOr9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|WideOr9~2_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[1]~101_combout\);

-- Location: LCCOMB_X10_Y16_N18
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~104_combout\ = (!\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~38_combout\ & ((\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(0))) # 
-- (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(0),
	datab => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(1),
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~38_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X14_Y11_N12
\RISC_V|RAM_c|din_3[0]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[0]~52_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(13) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~19_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & ((\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~19_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(13),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~19_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~19_combout\,
	combout => \RISC_V|RAM_c|din_3[0]~52_combout\);

-- Location: LCCOMB_X16_Y14_N2
\RISC_V|RAM_c|din_3[5]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[5]~60_combout\ = (\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(13) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~19_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~19_combout\))))) # (!\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~19_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(13),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~19_combout\,
	combout => \RISC_V|RAM_c|din_3[5]~60_combout\);

-- Location: LCCOMB_X14_Y19_N12
\RISC_V|RAM_c|din_3[6]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[6]~62_combout\ = (\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(13) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~19_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~19_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~19_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(13),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~19_combout\,
	combout => \RISC_V|RAM_c|din_3[6]~62_combout\);

-- Location: LCCOMB_X9_Y15_N2
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~8_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\ & \RISC_V|RISCV|Processor|entrada_alu_a\(7))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(7)))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(7),
	datad => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~8_combout\);

-- Location: LCCOMB_X9_Y15_N12
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~9_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~8_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~59_combout\) # ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~59_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~8_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~9_combout\);

-- Location: LCCOMB_X25_Y11_N12
\Decodificador|i2|registro[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i2|registro[0]~0_combout\ = !\RegistroDisplays|registro\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegistroDisplays|registro\(16),
	combout => \Decodificador|i2|registro[0]~0_combout\);

-- Location: LCCOMB_X32_Y12_N12
\Decodificador|i5|registro[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i5|registro[1]~0_combout\ = !\RegistroDisplays|registro\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(41),
	combout => \Decodificador|i5|registro[1]~0_combout\);

-- Location: LCCOMB_X24_Y10_N12
\Decodificador|i5|registro[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i5|registro[2]~1_combout\ = !\RegistroDisplays|registro\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(42),
	combout => \Decodificador|i5|registro[2]~1_combout\);

-- Location: LCCOMB_X24_Y10_N14
\Decodificador|i6|registro[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i6|registro[2]~2_combout\ = !\RegistroDisplays|registro\(50)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(50),
	combout => \Decodificador|i6|registro[2]~2_combout\);

-- Location: LCCOMB_X24_Y10_N8
\Decodificador|i4|registro[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i4|registro[2]~1_combout\ = !\RegistroDisplays|registro\(34)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(34),
	combout => \Decodificador|i4|registro[2]~1_combout\);

-- Location: LCCOMB_X24_Y10_N20
\Decodificador|i7|registro[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i7|registro[2]~2_combout\ = !\RegistroDisplays|registro\(58)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(58),
	combout => \Decodificador|i7|registro[2]~2_combout\);

-- Location: LCCOMB_X20_Y10_N2
\Decodificador|i1|registro[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i1|registro[3]~1_combout\ = !\RegistroDisplays|registro\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(11),
	combout => \Decodificador|i1|registro[3]~1_combout\);

-- Location: LCCOMB_X19_Y10_N12
\Decodificador|i2|registro[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i2|registro[5]~2_combout\ = !\RegistroDisplays|registro\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(21),
	combout => \Decodificador|i2|registro[5]~2_combout\);

-- Location: LCCOMB_X18_Y10_N0
\Decodificador|i5|registro[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i5|registro[6]~4_combout\ = !\RegistroDisplays|registro\(46)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(46),
	combout => \Decodificador|i5|registro[6]~4_combout\);

-- Location: LCCOMB_X20_Y10_N24
\Decodificador|i2|registro[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i2|registro[6]~3_combout\ = !\RegistroDisplays|registro\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegistroDisplays|registro\(22),
	combout => \Decodificador|i2|registro[6]~3_combout\);

-- Location: LCCOMB_X19_Y10_N24
\Decodificador|i1|registro[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i1|registro[6]~3_combout\ = !\RegistroDisplays|registro\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(14),
	combout => \Decodificador|i1|registro[6]~3_combout\);

-- Location: LCCOMB_X20_Y10_N26
\Decodificador|i0|registro[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i0|registro[6]~4_combout\ = !\RegistroDisplays|registro\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegistroDisplays|registro\(6),
	combout => \Decodificador|i0|registro[6]~4_combout\);

-- Location: LCCOMB_X20_Y10_N22
\Decodificador|i3|registro[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i3|registro[6]~2_combout\ = !\RegistroDisplays|registro\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(30),
	combout => \Decodificador|i3|registro[6]~2_combout\);

-- Location: LCCOMB_X20_Y10_N8
\RegistroDisplays|registro[6]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[6]~92_combout\ = !\RISC_V|PSP_C|q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RISC_V|PSP_C|q\(6),
	combout => \RegistroDisplays|registro[6]~92_combout\);

-- Location: LCCOMB_X24_Y10_N24
\Decodificador|i2|registro[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i2|registro[1]~feeder_combout\ = \RegistroDisplays|registro\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(17),
	combout => \Decodificador|i2|registro[1]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N0
\Decodificador|i4|registro[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i4|registro[7]~feeder_combout\ = \RegistroDisplays|registro\(39)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(39),
	combout => \Decodificador|i4|registro[7]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N10
\Decodificador|i2|registro[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i2|registro[7]~feeder_combout\ = \RegistroDisplays|registro\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(23),
	combout => \Decodificador|i2|registro[7]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N16
\Decodificador|i0|registro[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i0|registro[7]~feeder_combout\ = \RegistroDisplays|registro\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(7),
	combout => \Decodificador|i0|registro[7]~feeder_combout\);

-- Location: LCCOMB_X20_Y11_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][7]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][7]~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][7]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][7]~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][7]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][7]~feeder_combout\);

-- Location: LCCOMB_X22_Y15_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][1]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][1]~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][0]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[0]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][0]~feeder_combout\);

-- Location: LCCOMB_X19_Y13_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][0]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[0]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][0]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][0]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[0]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][0]~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N4
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][3]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[3]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][3]~feeder_combout\);

-- Location: LCCOMB_X20_Y18_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][4]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[4]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][4]~feeder_combout\);

-- Location: LCCOMB_X22_Y12_N12
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][2]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[2]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][2]~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][2]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[2]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][2]~feeder_combout\);

-- Location: LCCOMB_X18_Y20_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][5]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[5]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][5]~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][5]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[5]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][5]~feeder_combout\);

-- Location: LCCOMB_X24_Y20_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][6]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[6]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][6]~feeder_combout\);

-- Location: LCCOMB_X21_Y21_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][6]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[6]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][6]~feeder_combout\);

-- Location: LCCOMB_X20_Y19_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][6]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[6]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][6]~feeder_combout\);

-- Location: LCCOMB_X15_Y11_N20
\RISC_V|RISCV|Processor|PC|q[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|PC|q[3]~feeder_combout\ = \RISC_V|RISCV|Processor|pc_in[3]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|pc_in[3]~1_combout\,
	combout => \RISC_V|RISCV|Processor|PC|q[3]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N10
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][8]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[8]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][8]~feeder_combout\);

-- Location: LCCOMB_X23_Y13_N10
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][8]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[8]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][8]~feeder_combout\);

-- Location: LCCOMB_X18_Y13_N12
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][10]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[10]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][10]~feeder_combout\);

-- Location: LCCOMB_X22_Y21_N12
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][10]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[10]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][10]~feeder_combout\);

-- Location: LCCOMB_X22_Y11_N6
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][10]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[10]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][10]~feeder_combout\);

-- Location: LCCOMB_X22_Y11_N4
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][10]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[10]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][10]~feeder_combout\);

-- Location: LCCOMB_X24_Y18_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][9]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[9]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][9]~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N26
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][11]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[11]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][11]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][11]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[11]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][11]~feeder_combout\);

-- Location: LCCOMB_X24_Y18_N12
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][11]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[11]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][11]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N12
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][11]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[11]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][11]~feeder_combout\);

-- Location: LCCOMB_X27_Y16_N28
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][16]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[16]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][16]~feeder_combout\);

-- Location: LCCOMB_X32_Y17_N12
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][16]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[16]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][16]~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N28
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][18]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[18]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][18]~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N6
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][18]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[18]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][18]~feeder_combout\);

-- Location: LCCOMB_X20_Y21_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][17]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[17]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][17]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][17]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[17]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][17]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N26
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][17]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[17]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][17]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N12
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][19]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[19]~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][19]~feeder_combout\);

-- Location: LCCOMB_X20_Y21_N12
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][19]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[19]~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][19]~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N26
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][20]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[20]~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][20]~feeder_combout\);

-- Location: LCCOMB_X25_Y10_N12
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][22]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[22]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][22]~feeder_combout\);

-- Location: LCCOMB_X32_Y15_N26
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][22]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[22]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][22]~feeder_combout\);

-- Location: LCCOMB_X18_Y22_N14
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][21]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[21]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][21]~feeder_combout\);

-- Location: LCCOMB_X26_Y19_N22
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][21]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[21]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][21]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N28
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][23]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[23]~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][23]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][23]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[23]~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][23]~feeder_combout\);

-- Location: LCCOMB_X33_Y15_N6
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][23]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[23]~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][23]~feeder_combout\);

-- Location: LCCOMB_X26_Y14_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][24]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[24]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][24]~feeder_combout\);

-- Location: LCCOMB_X27_Y14_N4
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][24]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[24]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][24]~feeder_combout\);

-- Location: LCCOMB_X30_Y14_N6
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][24]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[24]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][24]~feeder_combout\);

-- Location: LCCOMB_X26_Y19_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][24]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[24]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][24]~feeder_combout\);

-- Location: LCCOMB_X20_Y21_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][24]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[24]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][24]~feeder_combout\);

-- Location: LCCOMB_X26_Y13_N10
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][25]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[25]~107_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][25]~feeder_combout\);

-- Location: LCCOMB_X18_Y19_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][25]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[25]~107_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][25]~feeder_combout\);

-- Location: LCCOMB_X25_Y22_N12
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][25]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[25]~107_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][25]~feeder_combout\);

-- Location: LCCOMB_X27_Y21_N26
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][25]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[25]~107_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][25]~feeder_combout\);

-- Location: LCCOMB_X27_Y18_N22
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][26]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[26]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][26]~feeder_combout\);

-- Location: LCCOMB_X27_Y20_N6
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][26]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[26]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][26]~feeder_combout\);

-- Location: LCCOMB_X31_Y18_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][27]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[27]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][27]~feeder_combout\);

-- Location: LCCOMB_X25_Y18_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][27]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[27]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][27]~feeder_combout\);

-- Location: LCCOMB_X25_Y18_N2
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][27]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[27]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][27]~feeder_combout\);

-- Location: LCCOMB_X25_Y12_N10
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][27]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[27]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][27]~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][27]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[27]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][27]~feeder_combout\);

-- Location: LCCOMB_X31_Y15_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][27]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[27]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][27]~feeder_combout\);

-- Location: LCCOMB_X31_Y15_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][27]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[27]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][27]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N2
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][27]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[27]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][27]~feeder_combout\);

-- Location: LCCOMB_X26_Y18_N10
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][28]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[28]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][28]~feeder_combout\);

-- Location: LCCOMB_X20_Y14_N14
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][28]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[28]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][28]~feeder_combout\);

-- Location: LCCOMB_X31_Y13_N2
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][28]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[28]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][28]~feeder_combout\);

-- Location: LCCOMB_X29_Y19_N10
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][28]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[28]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][28]~feeder_combout\);

-- Location: LCCOMB_X31_Y15_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][28]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[28]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][28]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][28]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[28]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][28]~feeder_combout\);

-- Location: LCCOMB_X25_Y18_N12
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][29]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[29]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][29]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N6
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][30]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[30]~122_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][30]~feeder_combout\);

-- Location: LCCOMB_X18_Y21_N10
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][30]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[30]~122_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][30]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][30]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[30]~122_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][30]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][31]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[31]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][31]~feeder_combout\);

-- Location: LCCOMB_X29_Y21_N26
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][31]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[31]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][31]~feeder_combout\);

-- Location: LCCOMB_X29_Y21_N22
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][31]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[31]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][31]~feeder_combout\);

-- Location: LCCOMB_X23_Y21_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][12]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[12]~126_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][12]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N4
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][12]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[12]~126_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][12]~feeder_combout\);

-- Location: LCCOMB_X15_Y12_N2
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][14]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[14]~127_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][14]~feeder_combout\);

-- Location: LCCOMB_X15_Y12_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][14]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[14]~127_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][14]~feeder_combout\);

-- Location: LCCOMB_X13_Y19_N12
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][14]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[14]~127_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][14]~feeder_combout\);

-- Location: LCCOMB_X16_Y20_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][14]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[14]~127_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][14]~feeder_combout\);

-- Location: LCCOMB_X15_Y20_N22
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][14]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[14]~127_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][14]~feeder_combout\);

-- Location: LCCOMB_X24_Y21_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][14]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[14]~127_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][14]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N6
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][13]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[13]~128_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][13]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][13]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[13]~128_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][13]~feeder_combout\);

-- Location: LCCOMB_X31_Y13_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][13]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[13]~128_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][13]~feeder_combout\);

-- Location: LCCOMB_X31_Y13_N22
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][13]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[13]~128_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][13]~feeder_combout\);

-- Location: LCCOMB_X32_Y13_N4
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][13]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[13]~128_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][13]~feeder_combout\);

-- Location: LCCOMB_X22_Y22_N10
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][15]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[15]~129_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][15]~feeder_combout\);

-- Location: LCCOMB_X16_Y21_N12
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][15]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[15]~129_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][15]~feeder_combout\);

-- Location: LCCOMB_X15_Y21_N14
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][15]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[15]~129_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][15]~feeder_combout\);

-- Location: LCCOMB_X27_Y19_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][15]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[15]~129_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][15]~feeder_combout\);

-- Location: LCCOMB_X34_Y15_N18
\Decodificador|i12|cnt[1]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|cnt[1]~19_combout\ = (\Decodificador|i12|cnt\(1) & (\Decodificador|i12|cnt[0]~18\ & VCC)) # (!\Decodificador|i12|cnt\(1) & (!\Decodificador|i12|cnt[0]~18\))
-- \Decodificador|i12|cnt[1]~20\ = CARRY((!\Decodificador|i12|cnt\(1) & !\Decodificador|i12|cnt[0]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Decodificador|i12|cnt\(1),
	datad => VCC,
	cin => \Decodificador|i12|cnt[0]~18\,
	combout => \Decodificador|i12|cnt[1]~19_combout\,
	cout => \Decodificador|i12|cnt[1]~20\);

-- Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reset_n~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reset_n,
	combout => \reset_n~combout\);

-- Location: LCFF_X34_Y15_N19
\Decodificador|i12|cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i12|cnt[1]~19_combout\,
	sdata => VCC,
	aclr => \ALT_INV_reset_n~combout\,
	sload => \Decodificador|i12|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i12|cnt\(1));

-- Location: LCCOMB_X34_Y15_N22
\Decodificador|i12|cnt[3]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|cnt[3]~23_combout\ = (\Decodificador|i12|cnt\(3) & (\Decodificador|i12|cnt[2]~22\ & VCC)) # (!\Decodificador|i12|cnt\(3) & (!\Decodificador|i12|cnt[2]~22\))
-- \Decodificador|i12|cnt[3]~24\ = CARRY((!\Decodificador|i12|cnt\(3) & !\Decodificador|i12|cnt[2]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Decodificador|i12|cnt\(3),
	datad => VCC,
	cin => \Decodificador|i12|cnt[2]~22\,
	combout => \Decodificador|i12|cnt[3]~23_combout\,
	cout => \Decodificador|i12|cnt[3]~24\);

-- Location: LCFF_X34_Y15_N23
\Decodificador|i12|cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i12|cnt[3]~23_combout\,
	sdata => VCC,
	aclr => \ALT_INV_reset_n~combout\,
	sload => \Decodificador|i12|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i12|cnt\(3));

-- Location: LCCOMB_X34_Y15_N24
\Decodificador|i12|cnt[4]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|cnt[4]~25_combout\ = (\Decodificador|i12|cnt\(4) & ((GND) # (!\Decodificador|i12|cnt[3]~24\))) # (!\Decodificador|i12|cnt\(4) & (\Decodificador|i12|cnt[3]~24\ $ (GND)))
-- \Decodificador|i12|cnt[4]~26\ = CARRY((\Decodificador|i12|cnt\(4)) # (!\Decodificador|i12|cnt[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i12|cnt\(4),
	datad => VCC,
	cin => \Decodificador|i12|cnt[3]~24\,
	combout => \Decodificador|i12|cnt[4]~25_combout\,
	cout => \Decodificador|i12|cnt[4]~26\);

-- Location: LCCOMB_X34_Y15_N26
\Decodificador|i12|cnt[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|cnt[5]~27_combout\ = (\Decodificador|i12|cnt\(5) & (\Decodificador|i12|cnt[4]~26\ & VCC)) # (!\Decodificador|i12|cnt\(5) & (!\Decodificador|i12|cnt[4]~26\))
-- \Decodificador|i12|cnt[5]~28\ = CARRY((!\Decodificador|i12|cnt\(5) & !\Decodificador|i12|cnt[4]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Decodificador|i12|cnt\(5),
	datad => VCC,
	cin => \Decodificador|i12|cnt[4]~26\,
	combout => \Decodificador|i12|cnt[5]~27_combout\,
	cout => \Decodificador|i12|cnt[5]~28\);

-- Location: LCCOMB_X34_Y14_N24
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCFF_X34_Y15_N27
\Decodificador|i12|cnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i12|cnt[5]~27_combout\,
	sdata => \~GND~combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => \Decodificador|i12|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i12|cnt\(5));

-- Location: LCCOMB_X34_Y15_N28
\Decodificador|i12|cnt[6]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|cnt[6]~29_combout\ = (\Decodificador|i12|cnt\(6) & ((GND) # (!\Decodificador|i12|cnt[5]~28\))) # (!\Decodificador|i12|cnt\(6) & (\Decodificador|i12|cnt[5]~28\ $ (GND)))
-- \Decodificador|i12|cnt[6]~30\ = CARRY((\Decodificador|i12|cnt\(6)) # (!\Decodificador|i12|cnt[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Decodificador|i12|cnt\(6),
	datad => VCC,
	cin => \Decodificador|i12|cnt[5]~28\,
	combout => \Decodificador|i12|cnt[6]~29_combout\,
	cout => \Decodificador|i12|cnt[6]~30\);

-- Location: LCFF_X34_Y15_N29
\Decodificador|i12|cnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i12|cnt[6]~29_combout\,
	sdata => \~GND~combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => \Decodificador|i12|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i12|cnt\(6));

-- Location: LCCOMB_X34_Y15_N30
\Decodificador|i12|cnt[7]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|cnt[7]~31_combout\ = (\Decodificador|i12|cnt\(7) & (\Decodificador|i12|cnt[6]~30\ & VCC)) # (!\Decodificador|i12|cnt\(7) & (!\Decodificador|i12|cnt[6]~30\))
-- \Decodificador|i12|cnt[7]~32\ = CARRY((!\Decodificador|i12|cnt\(7) & !\Decodificador|i12|cnt[6]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Decodificador|i12|cnt\(7),
	datad => VCC,
	cin => \Decodificador|i12|cnt[6]~30\,
	combout => \Decodificador|i12|cnt[7]~31_combout\,
	cout => \Decodificador|i12|cnt[7]~32\);

-- Location: LCFF_X34_Y15_N31
\Decodificador|i12|cnt[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i12|cnt[7]~31_combout\,
	sdata => VCC,
	aclr => \ALT_INV_reset_n~combout\,
	sload => \Decodificador|i12|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i12|cnt\(7));

-- Location: LCCOMB_X34_Y14_N0
\Decodificador|i12|cnt[8]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|cnt[8]~33_combout\ = (\Decodificador|i12|cnt\(8) & ((GND) # (!\Decodificador|i12|cnt[7]~32\))) # (!\Decodificador|i12|cnt\(8) & (\Decodificador|i12|cnt[7]~32\ $ (GND)))
-- \Decodificador|i12|cnt[8]~34\ = CARRY((\Decodificador|i12|cnt\(8)) # (!\Decodificador|i12|cnt[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Decodificador|i12|cnt\(8),
	datad => VCC,
	cin => \Decodificador|i12|cnt[7]~32\,
	combout => \Decodificador|i12|cnt[8]~33_combout\,
	cout => \Decodificador|i12|cnt[8]~34\);

-- Location: LCFF_X34_Y14_N1
\Decodificador|i12|cnt[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i12|cnt[8]~33_combout\,
	sdata => \~GND~combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => \Decodificador|i12|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i12|cnt\(8));

-- Location: LCCOMB_X34_Y14_N2
\Decodificador|i12|cnt[9]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|cnt[9]~35_combout\ = (\Decodificador|i12|cnt\(9) & (\Decodificador|i12|cnt[8]~34\ & VCC)) # (!\Decodificador|i12|cnt\(9) & (!\Decodificador|i12|cnt[8]~34\))
-- \Decodificador|i12|cnt[9]~36\ = CARRY((!\Decodificador|i12|cnt\(9) & !\Decodificador|i12|cnt[8]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Decodificador|i12|cnt\(9),
	datad => VCC,
	cin => \Decodificador|i12|cnt[8]~34\,
	combout => \Decodificador|i12|cnt[9]~35_combout\,
	cout => \Decodificador|i12|cnt[9]~36\);

-- Location: LCFF_X34_Y14_N3
\Decodificador|i12|cnt[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i12|cnt[9]~35_combout\,
	sdata => VCC,
	aclr => \ALT_INV_reset_n~combout\,
	sload => \Decodificador|i12|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i12|cnt\(9));

-- Location: LCCOMB_X34_Y14_N4
\Decodificador|i12|cnt[10]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|cnt[10]~37_combout\ = (\Decodificador|i12|cnt\(10) & ((GND) # (!\Decodificador|i12|cnt[9]~36\))) # (!\Decodificador|i12|cnt\(10) & (\Decodificador|i12|cnt[9]~36\ $ (GND)))
-- \Decodificador|i12|cnt[10]~38\ = CARRY((\Decodificador|i12|cnt\(10)) # (!\Decodificador|i12|cnt[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Decodificador|i12|cnt\(10),
	datad => VCC,
	cin => \Decodificador|i12|cnt[9]~36\,
	combout => \Decodificador|i12|cnt[10]~37_combout\,
	cout => \Decodificador|i12|cnt[10]~38\);

-- Location: LCFF_X34_Y14_N5
\Decodificador|i12|cnt[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i12|cnt[10]~37_combout\,
	sdata => VCC,
	aclr => \ALT_INV_reset_n~combout\,
	sload => \Decodificador|i12|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i12|cnt\(10));

-- Location: LCCOMB_X34_Y14_N8
\Decodificador|i12|cnt[12]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|cnt[12]~41_combout\ = (\Decodificador|i12|cnt\(12) & ((GND) # (!\Decodificador|i12|cnt[11]~40\))) # (!\Decodificador|i12|cnt\(12) & (\Decodificador|i12|cnt[11]~40\ $ (GND)))
-- \Decodificador|i12|cnt[12]~42\ = CARRY((\Decodificador|i12|cnt\(12)) # (!\Decodificador|i12|cnt[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Decodificador|i12|cnt\(12),
	datad => VCC,
	cin => \Decodificador|i12|cnt[11]~40\,
	combout => \Decodificador|i12|cnt[12]~41_combout\,
	cout => \Decodificador|i12|cnt[12]~42\);

-- Location: LCFF_X34_Y14_N9
\Decodificador|i12|cnt[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i12|cnt[12]~41_combout\,
	sdata => \~GND~combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => \Decodificador|i12|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i12|cnt\(12));

-- Location: LCCOMB_X34_Y14_N14
\Decodificador|i12|cnt[15]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|cnt[15]~47_combout\ = (\Decodificador|i12|cnt\(15) & (\Decodificador|i12|cnt[14]~46\ & VCC)) # (!\Decodificador|i12|cnt\(15) & (!\Decodificador|i12|cnt[14]~46\))
-- \Decodificador|i12|cnt[15]~48\ = CARRY((!\Decodificador|i12|cnt\(15) & !\Decodificador|i12|cnt[14]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Decodificador|i12|cnt\(15),
	datad => VCC,
	cin => \Decodificador|i12|cnt[14]~46\,
	combout => \Decodificador|i12|cnt[15]~47_combout\,
	cout => \Decodificador|i12|cnt[15]~48\);

-- Location: LCFF_X34_Y14_N15
\Decodificador|i12|cnt[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i12|cnt[15]~47_combout\,
	sdata => VCC,
	aclr => \ALT_INV_reset_n~combout\,
	sload => \Decodificador|i12|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i12|cnt\(15));

-- Location: LCCOMB_X34_Y14_N16
\Decodificador|i12|cnt[16]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|cnt[16]~49_combout\ = \Decodificador|i12|cnt\(16) $ (\Decodificador|i12|cnt[15]~48\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i12|cnt\(16),
	cin => \Decodificador|i12|cnt[15]~48\,
	combout => \Decodificador|i12|cnt[16]~49_combout\);

-- Location: LCFF_X34_Y14_N17
\Decodificador|i12|cnt[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i12|cnt[16]~49_combout\,
	sdata => VCC,
	aclr => \ALT_INV_reset_n~combout\,
	sload => \Decodificador|i12|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i12|cnt\(16));

-- Location: LCFF_X34_Y15_N25
\Decodificador|i12|cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i12|cnt[4]~25_combout\,
	sdata => VCC,
	aclr => \ALT_INV_reset_n~combout\,
	sload => \Decodificador|i12|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i12|cnt\(4));

-- Location: LCCOMB_X34_Y15_N4
\Decodificador|i12|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|Equal0~4_combout\ = (\Decodificador|i12|Equal0~3_combout\ & (!\Decodificador|i12|cnt\(16) & (!\Decodificador|i12|cnt\(4) & !\Decodificador|i12|cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i12|Equal0~3_combout\,
	datab => \Decodificador|i12|cnt\(16),
	datac => \Decodificador|i12|cnt\(4),
	datad => \Decodificador|i12|cnt\(5),
	combout => \Decodificador|i12|Equal0~4_combout\);

-- Location: LCCOMB_X34_Y15_N10
\Decodificador|i12|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|Equal0~5_combout\ = (\Decodificador|i12|Equal0~0_combout\ & (!\Decodificador|i12|cnt\(6) & (\Decodificador|i12|Equal0~4_combout\ & !\Decodificador|i12|cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i12|Equal0~0_combout\,
	datab => \Decodificador|i12|cnt\(6),
	datac => \Decodificador|i12|Equal0~4_combout\,
	datad => \Decodificador|i12|cnt\(7),
	combout => \Decodificador|i12|Equal0~5_combout\);

-- Location: LCCOMB_X34_Y15_N12
\Decodificador|i12|t_bit~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i12|t_bit~feeder_combout\ = \Decodificador|i12|Equal0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Decodificador|i12|Equal0~5_combout\,
	combout => \Decodificador|i12|t_bit~feeder_combout\);

-- Location: LCFF_X34_Y15_N13
\Decodificador|i12|t_bit\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i12|t_bit~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i12|t_bit~regout\);

-- Location: LCCOMB_X33_Y15_N16
\Decodificador|i11|contador[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i11|contador[1]~2_combout\ = \Decodificador|i11|contador\(1) $ (((\Decodificador|i11|contador\(0) & \Decodificador|i12|t_bit~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(0),
	datab => \Decodificador|i12|t_bit~regout\,
	datac => \Decodificador|i11|contador\(1),
	combout => \Decodificador|i11|contador[1]~2_combout\);

-- Location: LCFF_X33_Y15_N17
\Decodificador|i11|contador[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i11|contador[1]~2_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i11|contador\(1));

-- Location: LCCOMB_X33_Y15_N10
\Decodificador|i11|contador[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i11|contador[0]~1_combout\ = \Decodificador|i12|t_bit~regout\ $ (\Decodificador|i11|contador\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decodificador|i12|t_bit~regout\,
	datac => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i11|contador[0]~1_combout\);

-- Location: LCFF_X33_Y15_N11
\Decodificador|i11|contador[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i11|contador[0]~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i11|contador\(0));

-- Location: LCCOMB_X33_Y15_N4
\Decodificador|i11|contador[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i11|contador[2]~0_combout\ = \Decodificador|i11|contador\(2) $ (((\Decodificador|i11|contador\(1) & (\Decodificador|i12|t_bit~regout\ & \Decodificador|i11|contador\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datab => \Decodificador|i12|t_bit~regout\,
	datac => \Decodificador|i11|contador\(2),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i11|contador[2]~0_combout\);

-- Location: LCFF_X33_Y15_N5
\Decodificador|i11|contador[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i11|contador[2]~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i11|contador\(2));

-- Location: LCCOMB_X33_Y15_N22
\Decodificador|i8|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i8|Equal0~0_combout\ = (!\Decodificador|i11|contador\(1) & (!\Decodificador|i11|contador\(2) & !\Decodificador|i11|contador\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datac => \Decodificador|i11|contador\(2),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i8|Equal0~0_combout\);

-- Location: LCCOMB_X33_Y15_N20
\Decodificador|i8|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i8|Equal0~1_combout\ = (!\Decodificador|i11|contador\(1) & (!\Decodificador|i11|contador\(2) & \Decodificador|i11|contador\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datac => \Decodificador|i11|contador\(2),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i8|Equal0~1_combout\);

-- Location: LCCOMB_X33_Y15_N18
\Decodificador|i8|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i8|Equal0~2_combout\ = (\Decodificador|i11|contador\(1) & (!\Decodificador|i11|contador\(2) & !\Decodificador|i11|contador\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datac => \Decodificador|i11|contador\(2),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i8|Equal0~2_combout\);

-- Location: LCCOMB_X33_Y15_N28
\Decodificador|i8|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i8|Equal0~3_combout\ = (\Decodificador|i11|contador\(1) & (!\Decodificador|i11|contador\(2) & \Decodificador|i11|contador\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datac => \Decodificador|i11|contador\(2),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i8|Equal0~3_combout\);

-- Location: LCCOMB_X33_Y15_N26
\Decodificador|i8|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i8|Equal0~4_combout\ = (!\Decodificador|i11|contador\(1) & (\Decodificador|i11|contador\(2) & !\Decodificador|i11|contador\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datac => \Decodificador|i11|contador\(2),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i8|Equal0~4_combout\);

-- Location: LCCOMB_X33_Y15_N12
\Decodificador|i8|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i8|Equal0~5_combout\ = (!\Decodificador|i11|contador\(1) & (\Decodificador|i11|contador\(2) & \Decodificador|i11|contador\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datac => \Decodificador|i11|contador\(2),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i8|Equal0~5_combout\);

-- Location: LCCOMB_X33_Y15_N2
\Decodificador|i8|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i8|Equal0~6_combout\ = (\Decodificador|i11|contador\(1) & (\Decodificador|i11|contador\(2) & !\Decodificador|i11|contador\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datac => \Decodificador|i11|contador\(2),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i8|Equal0~6_combout\);

-- Location: LCCOMB_X33_Y15_N0
\Decodificador|i8|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i8|Equal0~7_combout\ = (\Decodificador|i11|contador\(1) & (\Decodificador|i11|contador\(2) & \Decodificador|i11|contador\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datac => \Decodificador|i11|contador\(2),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i8|Equal0~7_combout\);

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

-- Location: CLKCTRL_G2
\clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~clkctrl_outclk\);

-- Location: LCCOMB_X14_Y12_N18
\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~feeder_combout\);

-- Location: LCFF_X14_Y12_N19
\RISC_V|RISCV|MaquinaEstados|estado_act.Reset\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\);

-- Location: M4K_X17_Y11
\RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000FC0000E30057A023061002930057A02306E002930057A02306F002930057A023069002930057A023063002930057A02306E002930057A023075002930057A0230460029300000263FE551EE300082283004808131000083700078793100007B700D00513",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/practica18.ram0_ROM_16bd8.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Practica17:RISC_V|RISCV:RISCV|Procesador:Processor|ROM:ROM_C|altsyncram:memory_rtl_0|altsyncram_s571:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 27,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 5,
	port_b_data_width => 32,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \clk~clkctrl_outclk\,
	ena0 => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	portaaddr => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCFF_X20_Y17_N25
\RISC_V|RISCV|Processor|IRC|q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a21\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(21));

-- Location: LCFF_X18_Y11_N9
\RISC_V|RISCV|Processor|IRC|q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a4\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(4));

-- Location: LCCOMB_X18_Y10_N4
\RISC_V|RISCV|MaquinaEstados|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector9~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(4) & (((!\RISC_V|RISCV|Processor|IRC|q\(6))))) # (!\RISC_V|RISCV|Processor|IRC|q\(4) & ((\RISC_V|RISCV|Processor|IRC|q\(6) & (\RISC_V|RISCV|Processor|IRC|q\(5))) # 
-- (!\RISC_V|RISCV|Processor|IRC|q\(6) & ((!\RISC_V|RISCV|Processor|IRC|q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(5),
	datab => \RISC_V|RISCV|Processor|IRC|q\(4),
	datac => \RISC_V|RISCV|Processor|IRC|q\(2),
	datad => \RISC_V|RISCV|Processor|IRC|q\(6),
	combout => \RISC_V|RISCV|MaquinaEstados|Selector9~0_combout\);

-- Location: LCFF_X18_Y11_N7
\RISC_V|RISCV|Processor|IRC|q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a3\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(3));

-- Location: LCCOMB_X18_Y10_N14
\RISC_V|RISCV|MaquinaEstados|estado_sig~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|estado_sig~16_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_sig~15_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(2) & !\RISC_V|RISCV|Processor|IRC|q\(4))) # (!\RISC_V|RISCV|Processor|IRC|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_sig~15_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(3),
	datac => \RISC_V|RISCV|Processor|IRC|q\(2),
	datad => \RISC_V|RISCV|Processor|IRC|q\(4),
	combout => \RISC_V|RISCV|MaquinaEstados|estado_sig~16_combout\);

-- Location: LCCOMB_X18_Y10_N16
\RISC_V|RISCV|MaquinaEstados|Selector4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector4~2_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\ & (\RISC_V|RISCV|MaquinaEstados|Selector9~0_combout\ & (\RISC_V|RISCV|MaquinaEstados|estado_sig~16_combout\ & !\RISC_V|RISCV|Processor|IRC|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector9~0_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_sig~16_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(3),
	combout => \RISC_V|RISCV|MaquinaEstados|Selector4~2_combout\);

-- Location: LCCOMB_X18_Y11_N4
\RISC_V|RISCV|MaquinaEstados|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector6~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(5) & (\RISC_V|RISCV|MaquinaEstados|Selector4~2_combout\ & (!\RISC_V|RISCV|Processor|IRC|q\(6) & \RISC_V|RISCV|Processor|IRC|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(5),
	datab => \RISC_V|RISCV|MaquinaEstados|Selector4~2_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(6),
	datad => \RISC_V|RISCV|Processor|IRC|q\(4),
	combout => \RISC_V|RISCV|MaquinaEstados|Selector6~0_combout\);

-- Location: LCCOMB_X18_Y11_N20
\RISC_V|RISCV|MaquinaEstados|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector3~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(2) & \RISC_V|RISCV|MaquinaEstados|Selector6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(2),
	datad => \RISC_V|RISCV|MaquinaEstados|Selector6~0_combout\,
	combout => \RISC_V|RISCV|MaquinaEstados|Selector3~0_combout\);

-- Location: LCFF_X18_Y11_N21
\RISC_V|RISCV|MaquinaEstados|estado_act.lui3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|MaquinaEstados|Selector3~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\);

-- Location: LCFF_X16_Y13_N21
\RISC_V|RISCV|MaquinaEstados|estado_act.lw5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|MaquinaEstados|estado_act.lw4~regout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\);

-- Location: LCCOMB_X16_Y11_N16
\RISC_V|RISCV|MaquinaEstados|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector10~0_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector4~2_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(6) & \RISC_V|RISCV|Processor|IRC|q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector4~2_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(6),
	datad => \RISC_V|RISCV|Processor|IRC|q\(2),
	combout => \RISC_V|RISCV|MaquinaEstados|Selector10~0_combout\);

-- Location: LCCOMB_X18_Y14_N28
\RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~feeder_combout\ = \RISC_V|RISCV|MaquinaEstados|Selector10~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|MaquinaEstados|Selector10~0_combout\,
	combout => \RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~feeder_combout\);

-- Location: LCFF_X18_Y14_N29
\RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\);

-- Location: LCCOMB_X18_Y10_N22
\RISC_V|RISCV|MaquinaEstados|Selector9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector9~1_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\ & (\RISC_V|RISCV|MaquinaEstados|Selector9~0_combout\ & (\RISC_V|RISCV|MaquinaEstados|estado_sig~16_combout\ & \RISC_V|RISCV|Processor|IRC|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector9~0_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_sig~16_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(3),
	combout => \RISC_V|RISCV|MaquinaEstados|Selector9~1_combout\);

-- Location: LCFF_X18_Y11_N15
\RISC_V|RISCV|MaquinaEstados|estado_act.Jal3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|MaquinaEstados|Selector9~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\);

-- Location: LCCOMB_X19_Y14_N12
\RISC_V|RISCV|Processor|entrada_alu_b[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\ & !\RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\);

-- Location: LCCOMB_X15_Y16_N12
\RISC_V|RISCV|Processor|d_in[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[1]~9_combout\ = ((\RISC_V|RISCV|Processor|ALUR|q\(2) & (\RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\ & \RISC_V|RISCV|Processor|ALUR|q\(31)))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(2),
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\,
	datad => \RISC_V|RISCV|Processor|ALUR|q\(31),
	combout => \RISC_V|RISCV|Processor|d_in[1]~9_combout\);

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\e_s~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_e_s,
	combout => \e_s~combout\);

-- Location: LCCOMB_X25_Y9_N0
\Recept|i3|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|Add0~0_combout\ = \Recept|i3|contador\(0) $ (VCC)
-- \Recept|i3|Add0~1\ = CARRY(\Recept|i3|contador\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i3|contador\(0),
	datad => VCC,
	combout => \Recept|i3|Add0~0_combout\,
	cout => \Recept|i3|Add0~1\);

-- Location: LCCOMB_X26_Y10_N10
\Recept|i2|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|Add0~0_combout\ = \Recept|i2|contador\(0) $ (VCC)
-- \Recept|i2|Add0~1\ = CARRY(\Recept|i2|contador\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i2|contador\(0),
	datad => VCC,
	combout => \Recept|i2|Add0~0_combout\,
	cout => \Recept|i2|Add0~1\);

-- Location: LCCOMB_X26_Y10_N4
\Recept|i2|contador~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|contador~0_combout\ = (\Recept|i2|Add0~0_combout\ & ((\Recept|i2|Equal0~2_combout\) # (\Recept|i2|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i2|Add0~0_combout\,
	datac => \Recept|i2|Equal0~2_combout\,
	datad => \Recept|i2|Equal0~0_combout\,
	combout => \Recept|i2|contador~0_combout\);

-- Location: LCCOMB_X27_Y9_N18
\Recept|i2|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|Equal0~3_combout\ = (\Recept|i2|Equal0~0_combout\) # (\Recept|i2|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i2|Equal0~0_combout\,
	datac => \Recept|i2|Equal0~2_combout\,
	combout => \Recept|i2|Equal0~3_combout\);

-- Location: LCCOMB_X24_Y9_N14
\Recept|i4|i1|contador[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i4|i1|contador[2]~3_combout\ = \Recept|i4|i1|contador\(2) $ (((\Recept|i3|t_bit~0_combout\ & (\Recept|i4|i1|contador\(1) & \Recept|i4|i1|contador\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i3|t_bit~0_combout\,
	datab => \Recept|i4|i1|contador\(1),
	datac => \Recept|i4|i1|contador\(2),
	datad => \Recept|i4|i1|contador\(0),
	combout => \Recept|i4|i1|contador[2]~3_combout\);

-- Location: LCFF_X24_Y9_N15
\Recept|i4|i1|contador[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i4|i1|contador[2]~3_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i4|i1|contador\(2));

-- Location: LCCOMB_X24_Y9_N30
\Recept|i4|i1|contador~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i4|i1|contador~1_combout\ = (!\Recept|i4|i1|contador\(0) & (((\Recept|i4|i1|contador\(2)) # (\Recept|i4|i1|contador\(1))) # (!\Recept|i4|i1|contador\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i4|i1|contador\(3),
	datab => \Recept|i4|i1|contador\(2),
	datac => \Recept|i4|i1|contador\(0),
	datad => \Recept|i4|i1|contador\(1),
	combout => \Recept|i4|i1|contador~1_combout\);

-- Location: LCFF_X24_Y9_N31
\Recept|i4|i1|contador[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i4|i1|contador~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i3|t_bit~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i4|i1|contador\(0));

-- Location: LCCOMB_X24_Y9_N0
\Recept|i4|i1|contador[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i4|i1|contador[1]~2_combout\ = \Recept|i4|i1|contador\(1) $ (((\Recept|i3|t_bit~0_combout\ & \Recept|i4|i1|contador\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i3|t_bit~0_combout\,
	datab => \Recept|i4|i1|contador\(0),
	datac => \Recept|i4|i1|contador\(1),
	combout => \Recept|i4|i1|contador[1]~2_combout\);

-- Location: LCFF_X24_Y9_N1
\Recept|i4|i1|contador[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i4|i1|contador[1]~2_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i4|i1|contador\(1));

-- Location: LCCOMB_X24_Y9_N20
\Recept|i4|i1|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i4|i1|Equal0~0_combout\ = (\Recept|i4|i1|contador\(3) & (!\Recept|i4|i1|contador\(1) & (!\Recept|i4|i1|contador\(2) & !\Recept|i4|i1|contador\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i4|i1|contador\(3),
	datab => \Recept|i4|i1|contador\(1),
	datac => \Recept|i4|i1|contador\(2),
	datad => \Recept|i4|i1|contador\(0),
	combout => \Recept|i4|i1|Equal0~0_combout\);

-- Location: LCCOMB_X27_Y9_N24
\Recept|i1|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector4~1_combout\ = (\Recept|i4|i1|Equal0~0_combout\ & \Recept|i3|t_bit~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Recept|i4|i1|Equal0~0_combout\,
	datad => \Recept|i3|t_bit~0_combout\,
	combout => \Recept|i1|Selector4~1_combout\);

-- Location: LCFF_X27_Y9_N13
\Recept|i1|estado_act.compara\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \Recept|i1|Selector4~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i1|estado_act.compara~regout\);

-- Location: LCCOMB_X27_Y9_N30
\Recept|i1|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector4~0_combout\ = (\Recept|i1|estado_act.compara~regout\) # (\Recept|i1|estado_act.esperabit3~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Recept|i1|estado_act.compara~regout\,
	datad => \Recept|i1|estado_act.esperabit3~regout\,
	combout => \Recept|i1|Selector4~0_combout\);

-- Location: LCCOMB_X27_Y9_N26
\Recept|i1|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector2~0_combout\ = (\Recept|i1|Selector8~1_combout\ & (\Recept|i3|t_bit~0_combout\ & (!\Recept|i4|i1|Equal0~0_combout\ & !\Recept|i1|estado_act.esperabit3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i1|Selector8~1_combout\,
	datab => \Recept|i3|t_bit~0_combout\,
	datac => \Recept|i4|i1|Equal0~0_combout\,
	datad => \Recept|i1|estado_act.esperabit3~regout\,
	combout => \Recept|i1|Selector2~0_combout\);

-- Location: LCFF_X27_Y9_N27
\Recept|i1|estado_act.actualizarReg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i1|Selector2~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i1|estado_act.actualizarReg~regout\);

-- Location: LCCOMB_X26_Y9_N22
\Recept|i1|Selector4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector4~2_combout\ = (\Recept|i1|Selector4~0_combout\) # ((!\Recept|i1|estado_act.bien2~regout\ & (!\Recept|i1|estado_act.actualizarReg~regout\ & !\Recept|i1|Selector4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i1|estado_act.bien2~regout\,
	datab => \Recept|i1|Selector4~0_combout\,
	datac => \Recept|i1|estado_act.actualizarReg~regout\,
	datad => \Recept|i1|Selector4~1_combout\,
	combout => \Recept|i1|Selector4~2_combout\);

-- Location: LCCOMB_X21_Y10_N6
\Recept|i6|mal~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i6|mal~1_combout\ = \Recept|i4|registro\(4) $ (\Recept|i4|registro\(7) $ (\Recept|i4|registro\(6) $ (\Recept|i4|registro\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i4|registro\(4),
	datab => \Recept|i4|registro\(7),
	datac => \Recept|i4|registro\(6),
	datad => \Recept|i4|registro\(5),
	combout => \Recept|i6|mal~1_combout\);

-- Location: LCCOMB_X22_Y10_N16
\Recept|i6|mal~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i6|mal~2_combout\ = \Recept|i6|mal~0_combout\ $ (\Recept|i6|mal~1_combout\ $ (\Recept|i4|registro\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i6|mal~0_combout\,
	datac => \Recept|i6|mal~1_combout\,
	datad => \Recept|i4|registro\(8),
	combout => \Recept|i6|mal~2_combout\);

-- Location: LCCOMB_X30_Y10_N2
\Recept|i7|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i7|Add0~0_combout\ = \Recept|i7|contador\(0) $ (VCC)
-- \Recept|i7|Add0~1\ = CARRY(\Recept|i7|contador\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i7|contador\(0),
	datad => VCC,
	combout => \Recept|i7|Add0~0_combout\,
	cout => \Recept|i7|Add0~1\);

-- Location: LCFF_X30_Y10_N3
\Recept|i7|contador[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i7|Add0~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i7|contador\(0));

-- Location: LCCOMB_X30_Y10_N4
\Recept|i7|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i7|Add0~2_combout\ = (\Recept|i7|contador\(1) & (!\Recept|i7|Add0~1\)) # (!\Recept|i7|contador\(1) & ((\Recept|i7|Add0~1\) # (GND)))
-- \Recept|i7|Add0~3\ = CARRY((!\Recept|i7|Add0~1\) # (!\Recept|i7|contador\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i7|contador\(1),
	datad => VCC,
	cin => \Recept|i7|Add0~1\,
	combout => \Recept|i7|Add0~2_combout\,
	cout => \Recept|i7|Add0~3\);

-- Location: LCFF_X30_Y10_N5
\Recept|i7|contador[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i7|Add0~2_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i7|contador\(1));

-- Location: LCCOMB_X30_Y10_N10
\Recept|i7|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i7|Add0~8_combout\ = (\Recept|i7|contador\(4) & (\Recept|i7|Add0~7\ $ (GND))) # (!\Recept|i7|contador\(4) & (!\Recept|i7|Add0~7\ & VCC))
-- \Recept|i7|Add0~9\ = CARRY((\Recept|i7|contador\(4) & !\Recept|i7|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i7|contador\(4),
	datad => VCC,
	cin => \Recept|i7|Add0~7\,
	combout => \Recept|i7|Add0~8_combout\,
	cout => \Recept|i7|Add0~9\);

-- Location: LCCOMB_X30_Y10_N14
\Recept|i7|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i7|Add0~12_combout\ = (\Recept|i7|contador\(6) & (\Recept|i7|Add0~11\ $ (GND))) # (!\Recept|i7|contador\(6) & (!\Recept|i7|Add0~11\ & VCC))
-- \Recept|i7|Add0~13\ = CARRY((\Recept|i7|contador\(6) & !\Recept|i7|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i7|contador\(6),
	datad => VCC,
	cin => \Recept|i7|Add0~11\,
	combout => \Recept|i7|Add0~12_combout\,
	cout => \Recept|i7|Add0~13\);

-- Location: LCFF_X30_Y10_N15
\Recept|i7|contador[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i7|Add0~12_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i7|contador\(6));

-- Location: LCCOMB_X30_Y10_N18
\Recept|i7|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i7|Add0~16_combout\ = (\Recept|i7|contador\(8) & (\Recept|i7|Add0~15\ $ (GND))) # (!\Recept|i7|contador\(8) & (!\Recept|i7|Add0~15\ & VCC))
-- \Recept|i7|Add0~17\ = CARRY((\Recept|i7|contador\(8) & !\Recept|i7|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i7|contador\(8),
	datad => VCC,
	cin => \Recept|i7|Add0~15\,
	combout => \Recept|i7|Add0~16_combout\,
	cout => \Recept|i7|Add0~17\);

-- Location: LCFF_X30_Y10_N19
\Recept|i7|contador[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i7|Add0~16_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i7|contador\(8));

-- Location: LCCOMB_X30_Y10_N20
\Recept|i7|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i7|Add0~18_combout\ = (\Recept|i7|contador\(9) & (!\Recept|i7|Add0~17\)) # (!\Recept|i7|contador\(9) & ((\Recept|i7|Add0~17\) # (GND)))
-- \Recept|i7|Add0~19\ = CARRY((!\Recept|i7|Add0~17\) # (!\Recept|i7|contador\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i7|contador\(9),
	datad => VCC,
	cin => \Recept|i7|Add0~17\,
	combout => \Recept|i7|Add0~18_combout\,
	cout => \Recept|i7|Add0~19\);

-- Location: LCCOMB_X29_Y10_N16
\Recept|i7|contador~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i7|contador~3_combout\ = (\Recept|i7|Add0~18_combout\ & (((!\Recept|i7|Equal0~0_combout\) # (!\Recept|i7|Equal0~1_combout\)) # (!\Recept|i7|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i7|Equal0~2_combout\,
	datab => \Recept|i7|Add0~18_combout\,
	datac => \Recept|i7|Equal0~1_combout\,
	datad => \Recept|i7|Equal0~0_combout\,
	combout => \Recept|i7|contador~3_combout\);

-- Location: LCFF_X29_Y10_N17
\Recept|i7|contador[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i7|contador~3_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i7|contador\(9));

-- Location: LCCOMB_X30_Y10_N22
\Recept|i7|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i7|Add0~20_combout\ = (\Recept|i7|contador\(10) & (\Recept|i7|Add0~19\ $ (GND))) # (!\Recept|i7|contador\(10) & (!\Recept|i7|Add0~19\ & VCC))
-- \Recept|i7|Add0~21\ = CARRY((\Recept|i7|contador\(10) & !\Recept|i7|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i7|contador\(10),
	datad => VCC,
	cin => \Recept|i7|Add0~19\,
	combout => \Recept|i7|Add0~20_combout\,
	cout => \Recept|i7|Add0~21\);

-- Location: LCFF_X30_Y10_N23
\Recept|i7|contador[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i7|Add0~20_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i7|contador\(10));

-- Location: LCCOMB_X30_Y10_N24
\Recept|i7|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i7|Add0~22_combout\ = \Recept|i7|Add0~21\ $ (\Recept|i7|contador\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Recept|i7|contador\(11),
	cin => \Recept|i7|Add0~21\,
	combout => \Recept|i7|Add0~22_combout\);

-- Location: LCCOMB_X29_Y10_N22
\Recept|i7|contador~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i7|contador~4_combout\ = (\Recept|i7|Add0~22_combout\ & (((!\Recept|i7|Equal0~0_combout\) # (!\Recept|i7|Equal0~1_combout\)) # (!\Recept|i7|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i7|Equal0~2_combout\,
	datab => \Recept|i7|Add0~22_combout\,
	datac => \Recept|i7|Equal0~1_combout\,
	datad => \Recept|i7|Equal0~0_combout\,
	combout => \Recept|i7|contador~4_combout\);

-- Location: LCFF_X29_Y10_N23
\Recept|i7|contador[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i7|contador~4_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i7|contador\(11));

-- Location: LCCOMB_X29_Y10_N12
\Recept|i7|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i7|Equal0~2_combout\ = (!\Recept|i7|contador\(8) & (!\Recept|i7|contador\(10) & (\Recept|i7|contador\(9) & \Recept|i7|contador\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i7|contador\(8),
	datab => \Recept|i7|contador\(10),
	datac => \Recept|i7|contador\(9),
	datad => \Recept|i7|contador\(11),
	combout => \Recept|i7|Equal0~2_combout\);

-- Location: LCCOMB_X30_Y10_N28
\Recept|i7|contador~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i7|contador~1_combout\ = (\Recept|i7|Add0~4_combout\ & (((!\Recept|i7|Equal0~2_combout\) # (!\Recept|i7|Equal0~0_combout\)) # (!\Recept|i7|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i7|Add0~4_combout\,
	datab => \Recept|i7|Equal0~1_combout\,
	datac => \Recept|i7|Equal0~0_combout\,
	datad => \Recept|i7|Equal0~2_combout\,
	combout => \Recept|i7|contador~1_combout\);

-- Location: LCFF_X30_Y10_N29
\Recept|i7|contador[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i7|contador~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i7|contador\(2));

-- Location: LCCOMB_X30_Y10_N30
\Recept|i7|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i7|Equal0~0_combout\ = (\Recept|i7|contador\(3) & (!\Recept|i7|contador\(2) & (\Recept|i7|contador\(1) & \Recept|i7|contador\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i7|contador\(3),
	datab => \Recept|i7|contador\(2),
	datac => \Recept|i7|contador\(1),
	datad => \Recept|i7|contador\(0),
	combout => \Recept|i7|Equal0~0_combout\);

-- Location: LCCOMB_X30_Y10_N0
\Recept|i7|contador~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i7|contador~2_combout\ = (\Recept|i7|Add0~10_combout\ & (((!\Recept|i7|Equal0~2_combout\) # (!\Recept|i7|Equal0~0_combout\)) # (!\Recept|i7|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i7|Add0~10_combout\,
	datab => \Recept|i7|Equal0~1_combout\,
	datac => \Recept|i7|Equal0~0_combout\,
	datad => \Recept|i7|Equal0~2_combout\,
	combout => \Recept|i7|contador~2_combout\);

-- Location: LCFF_X30_Y10_N1
\Recept|i7|contador[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i7|contador~2_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i7|contador\(5));

-- Location: LCFF_X30_Y10_N11
\Recept|i7|contador[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i7|Add0~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i7|contador\(4));

-- Location: LCCOMB_X30_Y10_N26
\Recept|i7|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i7|Equal0~1_combout\ = (!\Recept|i7|contador\(7) & (\Recept|i7|contador\(5) & (!\Recept|i7|contador\(6) & !\Recept|i7|contador\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i7|contador\(7),
	datab => \Recept|i7|contador\(5),
	datac => \Recept|i7|contador\(6),
	datad => \Recept|i7|contador\(4),
	combout => \Recept|i7|Equal0~1_combout\);

-- Location: LCCOMB_X29_Y10_N18
\Recept|i1|estado_sig~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|estado_sig~10_combout\ = (\Recept|i1|estado_act.esperabit3~regout\ & (((!\Recept|i7|Equal0~0_combout\) # (!\Recept|i7|Equal0~1_combout\)) # (!\Recept|i7|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i7|Equal0~2_combout\,
	datab => \Recept|i1|estado_act.esperabit3~regout\,
	datac => \Recept|i7|Equal0~1_combout\,
	datad => \Recept|i7|Equal0~0_combout\,
	combout => \Recept|i1|estado_sig~10_combout\);

-- Location: LCCOMB_X27_Y9_N14
\Recept|i1|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector7~0_combout\ = (\Recept|i1|Selector4~3_combout\ & (((\Recept|i1|estado_sig~10_combout\)) # (!\Recept|i1|Selector4~0_combout\))) # (!\Recept|i1|Selector4~3_combout\ & (\Recept|i1|Selector4~0_combout\ & (\Recept|i6|mal~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i1|Selector4~3_combout\,
	datab => \Recept|i1|Selector4~0_combout\,
	datac => \Recept|i6|mal~2_combout\,
	datad => \Recept|i1|estado_sig~10_combout\,
	combout => \Recept|i1|Selector7~0_combout\);

-- Location: LCCOMB_X27_Y9_N12
\Recept|i1|Selector4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector4~3_combout\ = (\Recept|i1|estado_act.esperabit3~regout\) # ((\Recept|i1|estado_act.medioBit~regout\ & !\Recept|i1|estado_act.compara~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i1|estado_act.medioBit~regout\,
	datac => \Recept|i1|estado_act.compara~regout\,
	datad => \Recept|i1|estado_act.esperabit3~regout\,
	combout => \Recept|i1|Selector4~3_combout\);

-- Location: LCCOMB_X27_Y9_N10
\Recept|i1|i1|estado_act.Esp0~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|i1|estado_act.Esp0~feeder_combout\ = \e_s~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \e_s~combout\,
	combout => \Recept|i1|i1|estado_act.Esp0~feeder_combout\);

-- Location: LCFF_X27_Y9_N11
\Recept|i1|i1|estado_act.Esp0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \Recept|i1|i1|estado_act.Esp0~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i1|i1|estado_act.Esp0~regout\);

-- Location: LCCOMB_X27_Y9_N28
\Recept|i1|i1|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|i1|Selector1~0_combout\ = (!\e_s~combout\ & \Recept|i1|i1|estado_act.Esp0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \e_s~combout\,
	datad => \Recept|i1|i1|estado_act.Esp0~regout\,
	combout => \Recept|i1|i1|Selector1~0_combout\);

-- Location: LCFF_X27_Y9_N29
\Recept|i1|i1|estado_act.Pulso\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \Recept|i1|i1|Selector1~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i1|i1|estado_act.Pulso~regout\);

-- Location: LCCOMB_X26_Y9_N20
\Recept|i1|Selector4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector4~4_combout\ = (\Recept|i1|Selector4~3_combout\) # ((!\Recept|i1|estado_act.esperabit~regout\ & !\Recept|i1|i1|estado_act.Pulso~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i1|Selector4~3_combout\,
	datac => \Recept|i1|estado_act.esperabit~regout\,
	datad => \Recept|i1|i1|estado_act.Pulso~regout\,
	combout => \Recept|i1|Selector4~4_combout\);

-- Location: LCCOMB_X26_Y9_N10
\Recept|i1|Selector4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector4~5_combout\ = (!\Recept|i1|Selector4~0_combout\ & ((\Recept|i1|Selector4~4_combout\) # ((!\Recept|i3|t_bit~0_combout\ & \Recept|i1|estado_act.esperabit~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i3|t_bit~0_combout\,
	datab => \Recept|i1|estado_act.esperabit~regout\,
	datac => \Recept|i1|Selector4~4_combout\,
	datad => \Recept|i1|Selector4~0_combout\,
	combout => \Recept|i1|Selector4~5_combout\);

-- Location: LCCOMB_X27_Y9_N0
\Recept|i1|Selector7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector7~1_combout\ = (\Recept|i1|Selector4~2_combout\ & (\Recept|i1|Selector7~0_combout\ & !\Recept|i1|Selector4~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i1|Selector4~2_combout\,
	datac => \Recept|i1|Selector7~0_combout\,
	datad => \Recept|i1|Selector4~5_combout\,
	combout => \Recept|i1|Selector7~1_combout\);

-- Location: LCFF_X27_Y9_N1
\Recept|i1|estado_act.esperabit3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i1|Selector7~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i1|estado_act.esperabit3~regout\);

-- Location: LCCOMB_X29_Y10_N20
\Recept|i1|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector9~0_combout\ = (\Recept|i7|Equal0~2_combout\ & (\Recept|i1|estado_act.esperabit3~regout\ & (\Recept|i7|Equal0~1_combout\ & \Recept|i7|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i7|Equal0~2_combout\,
	datab => \Recept|i1|estado_act.esperabit3~regout\,
	datac => \Recept|i7|Equal0~1_combout\,
	datad => \Recept|i7|Equal0~0_combout\,
	combout => \Recept|i1|Selector9~0_combout\);

-- Location: LCFF_X29_Y10_N21
\Recept|i1|estado_act.bien2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i1|Selector9~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i1|estado_act.bien2~regout\);

-- Location: LCCOMB_X26_Y9_N28
\Recept|i1|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector8~0_combout\ = (!\Recept|i1|estado_act.actualizarReg~regout\ & (!\Recept|i1|estado_act.compara~regout\ & (!\Recept|i3|t_bit~0_combout\ & !\Recept|i1|estado_act.bien2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i1|estado_act.actualizarReg~regout\,
	datab => \Recept|i1|estado_act.compara~regout\,
	datac => \Recept|i3|t_bit~0_combout\,
	datad => \Recept|i1|estado_act.bien2~regout\,
	combout => \Recept|i1|Selector8~0_combout\);

-- Location: LCCOMB_X27_Y9_N6
\Recept|i1|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector1~1_combout\ = (\Recept|i1|Selector8~0_combout\ & ((\Recept|i1|estado_act.medioBit~regout\ & ((\Recept|i2|Equal0~3_combout\))) # (!\Recept|i1|estado_act.medioBit~regout\ & (\Recept|i1|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i1|Selector1~0_combout\,
	datab => \Recept|i2|Equal0~3_combout\,
	datac => \Recept|i1|estado_act.medioBit~regout\,
	datad => \Recept|i1|Selector8~0_combout\,
	combout => \Recept|i1|Selector1~1_combout\);

-- Location: LCFF_X27_Y9_N7
\Recept|i1|estado_act.medioBit\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i1|Selector1~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i1|estado_act.medioBit~regout\);

-- Location: LCFF_X26_Y10_N5
\Recept|i2|contador[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i2|contador~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.medioBit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i2|contador\(0));

-- Location: LCCOMB_X26_Y10_N6
\Recept|i2|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|Equal0~0_combout\ = (\Recept|i2|contador\(3)) # (((\Recept|i2|contador\(0)) # (!\Recept|i2|contador\(1))) # (!\Recept|i2|contador\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i2|contador\(3),
	datab => \Recept|i2|contador\(2),
	datac => \Recept|i2|contador\(0),
	datad => \Recept|i2|contador\(1),
	combout => \Recept|i2|Equal0~0_combout\);

-- Location: LCCOMB_X26_Y10_N0
\Recept|i2|contador~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|contador~2_combout\ = (\Recept|i2|Add0~2_combout\ & ((\Recept|i2|Equal0~2_combout\) # (\Recept|i2|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i2|Add0~2_combout\,
	datac => \Recept|i2|Equal0~2_combout\,
	datad => \Recept|i2|Equal0~0_combout\,
	combout => \Recept|i2|contador~2_combout\);

-- Location: LCFF_X26_Y10_N1
\Recept|i2|contador[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i2|contador~2_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.medioBit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i2|contador\(1));

-- Location: LCCOMB_X26_Y10_N14
\Recept|i2|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|Add0~4_combout\ = (\Recept|i2|contador\(2) & (\Recept|i2|Add0~3\ $ (GND))) # (!\Recept|i2|contador\(2) & (!\Recept|i2|Add0~3\ & VCC))
-- \Recept|i2|Add0~5\ = CARRY((\Recept|i2|contador\(2) & !\Recept|i2|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i2|contador\(2),
	datad => VCC,
	cin => \Recept|i2|Add0~3\,
	combout => \Recept|i2|Add0~4_combout\,
	cout => \Recept|i2|Add0~5\);

-- Location: LCCOMB_X26_Y10_N2
\Recept|i2|contador~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|contador~1_combout\ = (\Recept|i2|Add0~4_combout\ & ((\Recept|i2|Equal0~0_combout\) # (\Recept|i2|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i2|Equal0~0_combout\,
	datab => \Recept|i2|Add0~4_combout\,
	datac => \Recept|i2|Equal0~2_combout\,
	combout => \Recept|i2|contador~1_combout\);

-- Location: LCFF_X26_Y10_N3
\Recept|i2|contador[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i2|contador~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.medioBit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i2|contador\(2));

-- Location: LCCOMB_X26_Y10_N22
\Recept|i2|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|Add0~12_combout\ = (\Recept|i2|contador\(6) & (\Recept|i2|Add0~11\ $ (GND))) # (!\Recept|i2|contador\(6) & (!\Recept|i2|Add0~11\ & VCC))
-- \Recept|i2|Add0~13\ = CARRY((\Recept|i2|contador\(6) & !\Recept|i2|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i2|contador\(6),
	datad => VCC,
	cin => \Recept|i2|Add0~11\,
	combout => \Recept|i2|Add0~12_combout\,
	cout => \Recept|i2|Add0~13\);

-- Location: LCFF_X26_Y10_N23
\Recept|i2|contador[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i2|Add0~12_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.medioBit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i2|contador\(6));

-- Location: LCCOMB_X26_Y10_N26
\Recept|i2|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|Add0~16_combout\ = (\Recept|i2|contador\(8) & (\Recept|i2|Add0~15\ $ (GND))) # (!\Recept|i2|contador\(8) & (!\Recept|i2|Add0~15\ & VCC))
-- \Recept|i2|Add0~17\ = CARRY((\Recept|i2|contador\(8) & !\Recept|i2|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i2|contador\(8),
	datad => VCC,
	cin => \Recept|i2|Add0~15\,
	combout => \Recept|i2|Add0~16_combout\,
	cout => \Recept|i2|Add0~17\);

-- Location: LCCOMB_X27_Y10_N8
\Recept|i2|contador~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|contador~4_combout\ = (\Recept|i2|Add0~16_combout\ & ((\Recept|i2|Equal0~2_combout\) # (\Recept|i2|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i2|Equal0~2_combout\,
	datab => \Recept|i2|Add0~16_combout\,
	datac => \Recept|i2|Equal0~0_combout\,
	combout => \Recept|i2|contador~4_combout\);

-- Location: LCFF_X27_Y10_N9
\Recept|i2|contador[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i2|contador~4_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.medioBit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i2|contador\(8));

-- Location: LCCOMB_X26_Y10_N28
\Recept|i2|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|Add0~18_combout\ = (\Recept|i2|contador\(9) & (!\Recept|i2|Add0~17\)) # (!\Recept|i2|contador\(9) & ((\Recept|i2|Add0~17\) # (GND)))
-- \Recept|i2|Add0~19\ = CARRY((!\Recept|i2|Add0~17\) # (!\Recept|i2|contador\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i2|contador\(9),
	datad => VCC,
	cin => \Recept|i2|Add0~17\,
	combout => \Recept|i2|Add0~18_combout\,
	cout => \Recept|i2|Add0~19\);

-- Location: LCFF_X26_Y10_N29
\Recept|i2|contador[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i2|Add0~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.medioBit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i2|contador\(9));

-- Location: LCCOMB_X26_Y10_N30
\Recept|i2|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|Add0~20_combout\ = \Recept|i2|Add0~19\ $ (!\Recept|i2|contador\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Recept|i2|contador\(10),
	cin => \Recept|i2|Add0~19\,
	combout => \Recept|i2|Add0~20_combout\);

-- Location: LCCOMB_X27_Y10_N30
\Recept|i2|contador~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|contador~5_combout\ = (\Recept|i2|Add0~20_combout\ & ((\Recept|i2|Equal0~2_combout\) # (\Recept|i2|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i2|Equal0~2_combout\,
	datab => \Recept|i2|Equal0~0_combout\,
	datac => \Recept|i2|Add0~20_combout\,
	combout => \Recept|i2|contador~5_combout\);

-- Location: LCFF_X27_Y10_N31
\Recept|i2|contador[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i2|contador~5_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.medioBit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i2|contador\(10));

-- Location: LCCOMB_X27_Y10_N16
\Recept|i2|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i2|Equal0~2_combout\ = (\Recept|i2|Equal0~1_combout\) # ((\Recept|i2|contador\(9)) # ((!\Recept|i2|contador\(10)) # (!\Recept|i2|contador\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i2|Equal0~1_combout\,
	datab => \Recept|i2|contador\(9),
	datac => \Recept|i2|contador\(8),
	datad => \Recept|i2|contador\(10),
	combout => \Recept|i2|Equal0~2_combout\);

-- Location: LCCOMB_X27_Y9_N16
\Recept|i1|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector6~0_combout\ = (!\Recept|i2|Equal0~0_combout\ & (!\e_s~combout\ & (!\Recept|i2|Equal0~2_combout\ & \Recept|i1|estado_act.medioBit~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i2|Equal0~0_combout\,
	datab => \e_s~combout\,
	datac => \Recept|i2|Equal0~2_combout\,
	datad => \Recept|i1|estado_act.medioBit~regout\,
	combout => \Recept|i1|Selector6~0_combout\);

-- Location: LCCOMB_X26_Y9_N26
\Recept|i3|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|Equal0~3_combout\ = (\Recept|i3|Equal0~2_combout\ & (\Recept|i3|Equal0~0_combout\ & \Recept|i3|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i3|Equal0~2_combout\,
	datac => \Recept|i3|Equal0~0_combout\,
	datad => \Recept|i3|Equal0~1_combout\,
	combout => \Recept|i3|Equal0~3_combout\);

-- Location: LCCOMB_X26_Y9_N4
\Recept|i1|Selector6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i1|Selector6~1_combout\ = (\Recept|i1|estado_act.actualizarReg~regout\) # ((\Recept|i1|Selector6~0_combout\) # ((\Recept|i1|estado_act.esperabit~regout\ & !\Recept|i3|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i1|estado_act.actualizarReg~regout\,
	datab => \Recept|i1|Selector6~0_combout\,
	datac => \Recept|i1|estado_act.esperabit~regout\,
	datad => \Recept|i3|Equal0~3_combout\,
	combout => \Recept|i1|Selector6~1_combout\);

-- Location: LCFF_X26_Y9_N5
\Recept|i1|estado_act.esperabit\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i1|Selector6~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i1|estado_act.esperabit~regout\);

-- Location: LCFF_X25_Y9_N1
\Recept|i3|contador[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i3|Add0~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i3|contador\(0));

-- Location: LCCOMB_X25_Y9_N2
\Recept|i3|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|Add0~2_combout\ = (\Recept|i3|contador\(1) & (!\Recept|i3|Add0~1\)) # (!\Recept|i3|contador\(1) & ((\Recept|i3|Add0~1\) # (GND)))
-- \Recept|i3|Add0~3\ = CARRY((!\Recept|i3|Add0~1\) # (!\Recept|i3|contador\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i3|contador\(1),
	datad => VCC,
	cin => \Recept|i3|Add0~1\,
	combout => \Recept|i3|Add0~2_combout\,
	cout => \Recept|i3|Add0~3\);

-- Location: LCFF_X25_Y9_N3
\Recept|i3|contador[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i3|Add0~2_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i3|contador\(1));

-- Location: LCCOMB_X25_Y9_N4
\Recept|i3|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|Add0~4_combout\ = (\Recept|i3|contador\(2) & (\Recept|i3|Add0~3\ $ (GND))) # (!\Recept|i3|contador\(2) & (!\Recept|i3|Add0~3\ & VCC))
-- \Recept|i3|Add0~5\ = CARRY((\Recept|i3|contador\(2) & !\Recept|i3|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i3|contador\(2),
	datad => VCC,
	cin => \Recept|i3|Add0~3\,
	combout => \Recept|i3|Add0~4_combout\,
	cout => \Recept|i3|Add0~5\);

-- Location: LCCOMB_X26_Y9_N0
\Recept|i3|contador~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|contador~3_combout\ = (\Recept|i3|Add0~4_combout\ & (((!\Recept|i3|Equal0~1_combout\) # (!\Recept|i3|Equal0~2_combout\)) # (!\Recept|i3|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i3|Equal0~0_combout\,
	datab => \Recept|i3|Equal0~2_combout\,
	datac => \Recept|i3|Add0~4_combout\,
	datad => \Recept|i3|Equal0~1_combout\,
	combout => \Recept|i3|contador~3_combout\);

-- Location: LCFF_X25_Y9_N31
\Recept|i3|contador[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \Recept|i3|contador~3_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \Recept|i1|estado_act.esperabit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i3|contador\(2));

-- Location: LCCOMB_X25_Y9_N30
\Recept|i3|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|Equal0~0_combout\ = (\Recept|i3|contador\(3) & (\Recept|i3|contador\(1) & (!\Recept|i3|contador\(2) & \Recept|i3|contador\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i3|contador\(3),
	datab => \Recept|i3|contador\(1),
	datac => \Recept|i3|contador\(2),
	datad => \Recept|i3|contador\(0),
	combout => \Recept|i3|Equal0~0_combout\);

-- Location: LCCOMB_X26_Y9_N30
\Recept|i3|contador~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|contador~4_combout\ = (\Recept|i3|Add0~10_combout\ & (((!\Recept|i3|Equal0~1_combout\) # (!\Recept|i3|Equal0~0_combout\)) # (!\Recept|i3|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i3|Add0~10_combout\,
	datab => \Recept|i3|Equal0~2_combout\,
	datac => \Recept|i3|Equal0~0_combout\,
	datad => \Recept|i3|Equal0~1_combout\,
	combout => \Recept|i3|contador~4_combout\);

-- Location: LCFF_X26_Y9_N31
\Recept|i3|contador[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i3|contador~4_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i3|contador\(5));

-- Location: LCCOMB_X25_Y9_N28
\Recept|i3|contador~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|contador~2_combout\ = (\Recept|i3|Add0~6_combout\ & (((!\Recept|i3|Equal0~0_combout\) # (!\Recept|i3|Equal0~1_combout\)) # (!\Recept|i3|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i3|Add0~6_combout\,
	datab => \Recept|i3|Equal0~2_combout\,
	datac => \Recept|i3|Equal0~1_combout\,
	datad => \Recept|i3|Equal0~0_combout\,
	combout => \Recept|i3|contador~2_combout\);

-- Location: LCFF_X25_Y9_N29
\Recept|i3|contador[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i3|contador~2_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i3|contador\(3));

-- Location: LCCOMB_X25_Y9_N8
\Recept|i3|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|Add0~8_combout\ = (\Recept|i3|contador\(4) & (\Recept|i3|Add0~7\ $ (GND))) # (!\Recept|i3|contador\(4) & (!\Recept|i3|Add0~7\ & VCC))
-- \Recept|i3|Add0~9\ = CARRY((\Recept|i3|contador\(4) & !\Recept|i3|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i3|contador\(4),
	datad => VCC,
	cin => \Recept|i3|Add0~7\,
	combout => \Recept|i3|Add0~8_combout\,
	cout => \Recept|i3|Add0~9\);

-- Location: LCFF_X25_Y9_N9
\Recept|i3|contador[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i3|Add0~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i3|contador\(4));

-- Location: LCCOMB_X25_Y9_N14
\Recept|i3|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|Add0~14_combout\ = (\Recept|i3|contador\(7) & (!\Recept|i3|Add0~13\)) # (!\Recept|i3|contador\(7) & ((\Recept|i3|Add0~13\) # (GND)))
-- \Recept|i3|Add0~15\ = CARRY((!\Recept|i3|Add0~13\) # (!\Recept|i3|contador\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i3|contador\(7),
	datad => VCC,
	cin => \Recept|i3|Add0~13\,
	combout => \Recept|i3|Add0~14_combout\,
	cout => \Recept|i3|Add0~15\);

-- Location: LCFF_X25_Y9_N15
\Recept|i3|contador[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i3|Add0~14_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i3|contador\(7));

-- Location: LCCOMB_X26_Y9_N12
\Recept|i3|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|Equal0~1_combout\ = (!\Recept|i3|contador\(6) & (\Recept|i3|contador\(5) & (!\Recept|i3|contador\(7) & !\Recept|i3|contador\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i3|contador\(6),
	datab => \Recept|i3|contador\(5),
	datac => \Recept|i3|contador\(7),
	datad => \Recept|i3|contador\(4),
	combout => \Recept|i3|Equal0~1_combout\);

-- Location: LCCOMB_X25_Y9_N24
\Recept|i3|contador~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|contador~6_combout\ = (\Recept|i3|Add0~22_combout\ & (((!\Recept|i3|Equal0~0_combout\) # (!\Recept|i3|Equal0~1_combout\)) # (!\Recept|i3|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i3|Add0~22_combout\,
	datab => \Recept|i3|Equal0~2_combout\,
	datac => \Recept|i3|Equal0~1_combout\,
	datad => \Recept|i3|Equal0~0_combout\,
	combout => \Recept|i3|contador~6_combout\);

-- Location: LCFF_X25_Y9_N25
\Recept|i3|contador[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i3|contador~6_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i3|contador\(11));

-- Location: LCCOMB_X25_Y9_N16
\Recept|i3|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|Add0~16_combout\ = (\Recept|i3|contador\(8) & (\Recept|i3|Add0~15\ $ (GND))) # (!\Recept|i3|contador\(8) & (!\Recept|i3|Add0~15\ & VCC))
-- \Recept|i3|Add0~17\ = CARRY((\Recept|i3|contador\(8) & !\Recept|i3|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i3|contador\(8),
	datad => VCC,
	cin => \Recept|i3|Add0~15\,
	combout => \Recept|i3|Add0~16_combout\,
	cout => \Recept|i3|Add0~17\);

-- Location: LCFF_X25_Y9_N17
\Recept|i3|contador[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i3|Add0~16_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i3|contador\(8));

-- Location: LCCOMB_X26_Y9_N2
\Recept|i3|contador~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|contador~5_combout\ = (\Recept|i3|Add0~18_combout\ & (((!\Recept|i3|Equal0~0_combout\) # (!\Recept|i3|Equal0~2_combout\)) # (!\Recept|i3|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i3|Equal0~1_combout\,
	datab => \Recept|i3|Equal0~2_combout\,
	datac => \Recept|i3|Equal0~0_combout\,
	datad => \Recept|i3|Add0~18_combout\,
	combout => \Recept|i3|contador~5_combout\);

-- Location: LCFF_X26_Y9_N3
\Recept|i3|contador[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i3|contador~5_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i1|estado_act.esperabit~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i3|contador\(9));

-- Location: LCCOMB_X25_Y9_N26
\Recept|i3|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|Equal0~2_combout\ = (!\Recept|i3|contador\(10) & (\Recept|i3|contador\(11) & (!\Recept|i3|contador\(8) & \Recept|i3|contador\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i3|contador\(10),
	datab => \Recept|i3|contador\(11),
	datac => \Recept|i3|contador\(8),
	datad => \Recept|i3|contador\(9),
	combout => \Recept|i3|Equal0~2_combout\);

-- Location: LCCOMB_X26_Y9_N24
\Recept|i3|t_bit~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i3|t_bit~0_combout\ = (\Recept|i3|Equal0~0_combout\ & (\Recept|i3|Equal0~2_combout\ & (\Recept|i1|estado_act.esperabit~regout\ & \Recept|i3|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i3|Equal0~0_combout\,
	datab => \Recept|i3|Equal0~2_combout\,
	datac => \Recept|i1|estado_act.esperabit~regout\,
	datad => \Recept|i3|Equal0~1_combout\,
	combout => \Recept|i3|t_bit~0_combout\);

-- Location: LCFF_X22_Y10_N31
\Recept|i4|registro[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \e_s~combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \Recept|i3|t_bit~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i4|registro\(8));

-- Location: LCCOMB_X22_Y10_N8
\Recept|i4|registro[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i4|registro[7]~feeder_combout\ = \Recept|i4|registro\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Recept|i4|registro\(8),
	combout => \Recept|i4|registro[7]~feeder_combout\);

-- Location: LCFF_X22_Y10_N9
\Recept|i4|registro[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i4|registro[7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i3|t_bit~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i4|registro\(7));

-- Location: LCFF_X21_Y10_N7
\Recept|i4|registro[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \Recept|i4|registro\(7),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \Recept|i3|t_bit~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i4|registro\(6));

-- Location: LCCOMB_X21_Y10_N18
\Recept|i4|registro[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i4|registro[5]~feeder_combout\ = \Recept|i4|registro\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Recept|i4|registro\(6),
	combout => \Recept|i4|registro[5]~feeder_combout\);

-- Location: LCFF_X21_Y10_N19
\Recept|i4|registro[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i4|registro[5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i3|t_bit~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i4|registro\(5));

-- Location: LCFF_X21_Y10_N13
\Recept|i4|registro[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \Recept|i4|registro\(5),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \Recept|i3|t_bit~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i4|registro\(4));

-- Location: LCCOMB_X21_Y10_N2
\Recept|i4|registro[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Recept|i4|registro[3]~feeder_combout\ = \Recept|i4|registro\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Recept|i4|registro\(4),
	combout => \Recept|i4|registro[3]~feeder_combout\);

-- Location: LCFF_X21_Y10_N3
\Recept|i4|registro[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Recept|i4|registro[3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Recept|i3|t_bit~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i4|registro\(3));

-- Location: LCFF_X21_Y10_N15
\Recept|i4|registro[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \Recept|i4|registro\(3),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \Recept|i3|t_bit~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i4|registro\(2));

-- Location: LCFF_X21_Y10_N25
\Recept|i4|registro[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \Recept|i4|registro\(2),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \Recept|i3|t_bit~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i4|registro\(1));

-- Location: LCFF_X21_Y10_N17
\Recept|i4|registro[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \Recept|i4|registro\(1),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \Recept|i3|t_bit~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Recept|i4|registro\(0));

-- Location: LCCOMB_X21_Y10_N26
\Guardar_valor_e_p|q[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Guardar_valor_e_p|q[0]~3_combout\ = (\Recept|i1|estado_act.bien2~regout\ & \Recept|i4|registro\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i1|estado_act.bien2~regout\,
	datac => \Recept|i4|registro\(0),
	combout => \Guardar_valor_e_p|q[0]~3_combout\);

-- Location: LCFF_X19_Y14_N7
\RISC_V|RISCV|Processor|IRC|q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a20\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(20));

-- Location: LCCOMB_X21_Y10_N22
\Guardar_valor_e_p|q[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Guardar_valor_e_p|q[2]~6_combout\ = (\Recept|i1|estado_act.bien2~regout\ & \Recept|i4|registro\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i1|estado_act.bien2~regout\,
	datac => \Recept|i4|registro\(2),
	combout => \Guardar_valor_e_p|q[2]~6_combout\);

-- Location: LCFF_X21_Y10_N23
\Guardar_valor_e_p|q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Guardar_valor_e_p|q[2]~6_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Guardar_valor_e_p|q[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Guardar_valor_e_p|q\(2));

-- Location: LCFF_X22_Y16_N27
\RISC_V|PEP_C1|q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \Guardar_valor_e_p|q\(2),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|PEP_C1|q\(2));

-- Location: LCFF_X22_Y16_N11
\RISC_V|PEP_C2|q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|PEP_C1|q\(2),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|PEP_C2|q\(2));

-- Location: LCCOMB_X18_Y19_N28
\RISC_V|RISCV|Processor|d_in[1]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[1]~15_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\ & (!\RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\ & !\RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\,
	combout => \RISC_V|RISCV|Processor|d_in[1]~15_combout\);

-- Location: LCFF_X16_Y11_N1
\RISC_V|RISCV|Processor|IRC|q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a13\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(13));

-- Location: LCCOMB_X16_Y11_N6
\RISC_V|RISCV|MaquinaEstados|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(13) & ((\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\) # 
-- (\RISC_V|RISCV|MaquinaEstados|estado_act.Arit3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(13),
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.Arit3~regout\,
	combout => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\);

-- Location: LCCOMB_X18_Y10_N18
\RISC_V|RISCV|MaquinaEstados|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector5~0_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(5) & (\RISC_V|RISCV|Processor|IRC|q\(4) & (!\RISC_V|RISCV|Processor|IRC|q\(6) & \RISC_V|RISCV|MaquinaEstados|Selector4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(5),
	datab => \RISC_V|RISCV|Processor|IRC|q\(4),
	datac => \RISC_V|RISCV|Processor|IRC|q\(6),
	datad => \RISC_V|RISCV|MaquinaEstados|Selector4~2_combout\,
	combout => \RISC_V|RISCV|MaquinaEstados|Selector5~0_combout\);

-- Location: LCCOMB_X18_Y10_N20
\RISC_V|RISCV|MaquinaEstados|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector7~0_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(2) & \RISC_V|RISCV|MaquinaEstados|Selector5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RISC_V|RISCV|Processor|IRC|q\(2),
	datad => \RISC_V|RISCV|MaquinaEstados|Selector5~0_combout\,
	combout => \RISC_V|RISCV|MaquinaEstados|Selector7~0_combout\);

-- Location: LCFF_X16_Y11_N17
\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|MaquinaEstados|Selector7~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\);

-- Location: LCCOMB_X18_Y11_N24
\RISC_V|RISCV|MaquinaEstados|Selector4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector4~3_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(6) & !\RISC_V|RISCV|Processor|IRC|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(6),
	datad => \RISC_V|RISCV|Processor|IRC|q\(4),
	combout => \RISC_V|RISCV|MaquinaEstados|Selector4~3_combout\);

-- Location: LCCOMB_X18_Y11_N30
\RISC_V|RISCV|MaquinaEstados|Selector4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector4~4_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector4~5_combout\ & ((\RISC_V|RISCV|MaquinaEstados|estado_act.lwsw3~regout\) # ((\RISC_V|RISCV|MaquinaEstados|Selector4~2_combout\ & 
-- \RISC_V|RISCV|MaquinaEstados|Selector4~3_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|Selector4~5_combout\ & (\RISC_V|RISCV|MaquinaEstados|Selector4~2_combout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector4~5_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector4~2_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.lwsw3~regout\,
	datad => \RISC_V|RISCV|MaquinaEstados|Selector4~3_combout\,
	combout => \RISC_V|RISCV|MaquinaEstados|Selector4~4_combout\);

-- Location: LCFF_X18_Y11_N31
\RISC_V|RISCV|MaquinaEstados|estado_act.lwsw3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|MaquinaEstados|Selector4~4_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|MaquinaEstados|estado_act.lwsw3~regout\);

-- Location: LCFF_X18_Y11_N19
\RISC_V|RISCV|Processor|IRC|q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a5\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(5));

-- Location: LCCOMB_X18_Y10_N8
\RISC_V|RISCV|MaquinaEstados|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector2~0_combout\ = ((\RISC_V|RISCV|Processor|IRC|q\(6) & ((\RISC_V|RISCV|Processor|IRC|q\(4)) # (!\RISC_V|RISCV|Processor|IRC|q\(5)))) # (!\RISC_V|RISCV|Processor|IRC|q\(6) & ((!\RISC_V|RISCV|Processor|IRC|q\(4))))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|estado_sig~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(6),
	datab => \RISC_V|RISCV|MaquinaEstados|estado_sig~16_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(5),
	datad => \RISC_V|RISCV|Processor|IRC|q\(4),
	combout => \RISC_V|RISCV|MaquinaEstados|Selector2~0_combout\);

-- Location: LCCOMB_X18_Y10_N28
\RISC_V|RISCV|MaquinaEstados|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Equal1~0_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(2) & (!\RISC_V|RISCV|Processor|IRC|q\(6) & !\RISC_V|RISCV|Processor|IRC|q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(2),
	datac => \RISC_V|RISCV|Processor|IRC|q\(6),
	datad => \RISC_V|RISCV|Processor|IRC|q\(3),
	combout => \RISC_V|RISCV|MaquinaEstados|Equal1~0_combout\);

-- Location: LCCOMB_X18_Y10_N6
\RISC_V|RISCV|MaquinaEstados|Selector4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector4~5_combout\ = (((\RISC_V|RISCV|Processor|IRC|q\(4)) # (!\RISC_V|RISCV|Processor|IRC|q\(0))) # (!\RISC_V|RISCV|MaquinaEstados|Equal1~0_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(1),
	datab => \RISC_V|RISCV|MaquinaEstados|Equal1~0_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(0),
	datad => \RISC_V|RISCV|Processor|IRC|q\(4),
	combout => \RISC_V|RISCV|MaquinaEstados|Selector4~5_combout\);

-- Location: LCCOMB_X18_Y10_N2
\RISC_V|RISCV|MaquinaEstados|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector2~1_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\) # ((\RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\ & (\RISC_V|RISCV|MaquinaEstados|Selector2~0_combout\ & 
-- \RISC_V|RISCV|MaquinaEstados|Selector4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|Selector2~0_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|Selector4~5_combout\,
	combout => \RISC_V|RISCV|MaquinaEstados|Selector2~1_combout\);

-- Location: LCFF_X18_Y11_N13
\RISC_V|RISCV|MaquinaEstados|estado_act.Decod\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|MaquinaEstados|Selector2~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\);

-- Location: LCCOMB_X19_Y14_N8
\RISC_V|RISCV|MaquinaEstados|WideOr9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|WideOr9~2_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.auipc3~regout\ & (!\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & (!\RISC_V|RISCV|MaquinaEstados|estado_act.lwsw3~regout\ & 
-- !\RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.auipc3~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.lwsw3~regout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\,
	combout => \RISC_V|RISCV|MaquinaEstados|WideOr9~2_combout\);

-- Location: LCCOMB_X19_Y14_N20
\RISC_V|RISCV|MaquinaEstados|WideOr9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\) # ((\RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\) # (!\RISC_V|RISCV|MaquinaEstados|WideOr9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~2_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\,
	combout => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\);

-- Location: LCCOMB_X18_Y10_N26
\RISC_V|RISCV|MaquinaEstados|Selector5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector5~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(2) & \RISC_V|RISCV|MaquinaEstados|Selector5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(2),
	datad => \RISC_V|RISCV|MaquinaEstados|Selector5~0_combout\,
	combout => \RISC_V|RISCV|MaquinaEstados|Selector5~1_combout\);

-- Location: LCFF_X18_Y11_N3
\RISC_V|RISCV|MaquinaEstados|estado_act.auipc3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|MaquinaEstados|Selector5~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|MaquinaEstados|estado_act.auipc3~regout\);

-- Location: LCCOMB_X19_Y11_N30
\RISC_V|RISCV|Processor|IRC|q[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|IRC|q[1]~feeder_combout\ = \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a1\,
	combout => \RISC_V|RISCV|Processor|IRC|q[1]~feeder_combout\);

-- Location: LCFF_X19_Y11_N31
\RISC_V|RISCV|Processor|IRC|q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|IRC|q[1]~feeder_combout\,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(1));

-- Location: LCCOMB_X18_Y11_N6
\RISC_V|RISCV|MaquinaEstados|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Equal2~0_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(2) & (!\RISC_V|RISCV|Processor|IRC|q\(6) & (!\RISC_V|RISCV|Processor|IRC|q\(3) & !\RISC_V|RISCV|Processor|IRC|q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(2),
	datab => \RISC_V|RISCV|Processor|IRC|q\(6),
	datac => \RISC_V|RISCV|Processor|IRC|q\(3),
	datad => \RISC_V|RISCV|Processor|IRC|q\(5),
	combout => \RISC_V|RISCV|MaquinaEstados|Equal2~0_combout\);

-- Location: LCCOMB_X18_Y11_N8
\RISC_V|RISCV|MaquinaEstados|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector17~0_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(0) & (!\RISC_V|RISCV|Processor|IRC|q\(1) & (!\RISC_V|RISCV|Processor|IRC|q\(4) & \RISC_V|RISCV|MaquinaEstados|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(0),
	datab => \RISC_V|RISCV|Processor|IRC|q\(1),
	datac => \RISC_V|RISCV|Processor|IRC|q\(4),
	datad => \RISC_V|RISCV|MaquinaEstados|Equal2~0_combout\,
	combout => \RISC_V|RISCV|MaquinaEstados|Selector17~0_combout\);

-- Location: LCCOMB_X18_Y11_N26
\RISC_V|RISCV|MaquinaEstados|Selector17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & (!\RISC_V|RISCV|MaquinaEstados|estado_act.auipc3~regout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector17~0_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|estado_act.lwsw3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.auipc3~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|Selector17~0_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.lwsw3~regout\,
	combout => \RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\);

-- Location: LCCOMB_X18_Y11_N22
\RISC_V|RISCV|Processor|entrada_alu_b[4]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[4]~99_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\ & (((\RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\ & 
-- (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & (!\RISC_V|RISCV|MaquinaEstados|estado_act.auipc3~regout\ & !\RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.auipc3~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\,
	datad => \RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[4]~99_combout\);

-- Location: LCFF_X19_Y11_N15
\RISC_V|RISCV|Processor|IRC|q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a9\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(9));

-- Location: LCCOMB_X18_Y11_N16
\RISC_V|RISCV|Processor|GeneradorInm|inmediato~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|GeneradorInm|inmediato~1_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\) # (!\RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\,
	datad => \RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\,
	combout => \RISC_V|RISCV|Processor|GeneradorInm|inmediato~1_combout\);

-- Location: LCCOMB_X19_Y11_N8
\RISC_V|RISCV|Processor|entrada_alu_b[2]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[2]~85_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|entrada_alu_b[4]~99_combout\ & \RISC_V|RISCV|Processor|IRC|q\(9))) # (!\RISC_V|RISCV|Processor|GeneradorInm|inmediato~1_combout\))) # 
-- (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|entrada_alu_b[4]~99_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[4]~99_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(9),
	datad => \RISC_V|RISCV|Processor|GeneradorInm|inmediato~1_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[2]~85_combout\);

-- Location: LCCOMB_X19_Y15_N14
\RISC_V|RISCV|Processor|entrada_alu_b[2]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\) # ((\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[2]~85_combout\)) # 
-- (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[2]~85_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\);

-- Location: LCCOMB_X14_Y16_N12
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~11_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a\(2) & \RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\)) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(2) & ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(2) & ((\RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(2),
	datab => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~11_combout\);

-- Location: LCCOMB_X14_Y16_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~12_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~11_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~9_combout\) # ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) 
-- # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~9_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~11_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~12_combout\);

-- Location: LCFF_X22_Y16_N17
\RISC_V|RISCV|Processor|PC|q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|pc_in[2]~0_combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(2));

-- Location: LCFF_X19_Y11_N23
\RISC_V|RISCV|Processor|PC_IRC|q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(2),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(2));

-- Location: LCCOMB_X18_Y11_N14
\RISC_V|RISCV|Processor|entrada_alu_a[22]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\) # ((\RISC_V|RISCV|MaquinaEstados|estado_act.auipc3~regout\) # ((\RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\) # 
-- (\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.auipc3~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\);

-- Location: LCCOMB_X19_Y11_N22
\RISC_V|RISCV|Processor|entrada_alu_a[2]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~23_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(2) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (((\RISC_V|RISCV|Processor|PC_IRC|q\(2)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(2),
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(2),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~23_combout\);

-- Location: LCFF_X22_Y17_N1
\RISC_V|RISCV|Processor|IRC|q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a17\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(17));

-- Location: LCFF_X19_Y11_N25
\RISC_V|RISCV|Processor|IRC|q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a11\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(11));

-- Location: LCFF_X18_Y11_N29
\RISC_V|RISCV|Processor|IRC|q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a10\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(10));

-- Location: LCFF_X19_Y14_N11
\RISC_V|RISCV|Processor|IRC|q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a8\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(8));

-- Location: LCCOMB_X16_Y11_N14
\RISC_V|RISCV|MaquinaEstados|WideOr5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|WideOr5~combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.auipc3~regout\) # ((\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\) # (\RISC_V|RISCV|MaquinaEstados|estado_act.Arit3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.auipc3~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.Arit3~regout\,
	combout => \RISC_V|RISCV|MaquinaEstados|WideOr5~combout\);

-- Location: LCFF_X16_Y11_N21
\RISC_V|RISCV|MaquinaEstados|estado_act.Arit4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|MaquinaEstados|WideOr5~combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|MaquinaEstados|estado_act.Arit4~regout\);

-- Location: LCCOMB_X16_Y11_N20
\RISC_V|RISCV|MaquinaEstados|WideOr14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|WideOr14~combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\) # ((\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\) # ((\RISC_V|RISCV|MaquinaEstados|estado_act.Arit4~regout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Arit4~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\,
	combout => \RISC_V|RISCV|MaquinaEstados|WideOr14~combout\);

-- Location: LCCOMB_X19_Y11_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(7) & (\RISC_V|RISCV|Processor|IRC|q\(8) & (\RISC_V|RISCV|Processor|IRC|q\(9) & \RISC_V|RISCV|MaquinaEstados|WideOr14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(7),
	datab => \RISC_V|RISCV|Processor|IRC|q\(8),
	datac => \RISC_V|RISCV|Processor|IRC|q\(9),
	datad => \RISC_V|RISCV|MaquinaEstados|WideOr14~combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~18_combout\);

-- Location: LCCOMB_X29_Y13_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(11) & (\RISC_V|RISCV|Processor|IRC|q\(10) & \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(11),
	datac => \RISC_V|RISCV|Processor|IRC|q\(10),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\);

-- Location: LCFF_X23_Y19_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][2]~regout\);

-- Location: LCCOMB_X19_Y11_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(7) & (\RISC_V|RISCV|Processor|IRC|q\(8) & (!\RISC_V|RISCV|Processor|IRC|q\(9) & \RISC_V|RISCV|MaquinaEstados|WideOr14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(7),
	datab => \RISC_V|RISCV|Processor|IRC|q\(8),
	datac => \RISC_V|RISCV|Processor|IRC|q\(9),
	datad => \RISC_V|RISCV|MaquinaEstados|WideOr14~combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~2_combout\);

-- Location: LCCOMB_X31_Y18_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(10) & (!\RISC_V|RISCV|Processor|IRC|q\(11) & \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(10),
	datab => \RISC_V|RISCV|Processor|IRC|q\(11),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\);

-- Location: LCFF_X22_Y18_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][2]~regout\);

-- Location: LCFF_X22_Y17_N31
\RISC_V|RISCV|Processor|IRC|q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a18\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(18));

-- Location: LCCOMB_X22_Y18_N18
\RISC_V|RISCV|Processor|entrada_alu_a[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][2]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][2]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][2]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~17_combout\);

-- Location: LCCOMB_X23_Y15_N14
\RISC_V|RISCV|Processor|entrada_alu_a[2]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[2]~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][2]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[2]~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][2]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[2]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][2]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][2]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[2]~17_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~18_combout\);

-- Location: LCFF_X22_Y13_N7
\RISC_V|RISCV|Processor|IRC|q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a16\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(16));

-- Location: LCCOMB_X29_Y14_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~8_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(10) & !\RISC_V|RISCV|Processor|IRC|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~8_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(10),
	datad => \RISC_V|RISCV|Processor|IRC|q\(11),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\);

-- Location: LCFF_X22_Y19_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][2]~regout\);

-- Location: LCCOMB_X19_Y11_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~12_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(7) & (!\RISC_V|RISCV|Processor|IRC|q\(8) & (!\RISC_V|RISCV|Processor|IRC|q\(9) & \RISC_V|RISCV|MaquinaEstados|WideOr14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(7),
	datab => \RISC_V|RISCV|Processor|IRC|q\(8),
	datac => \RISC_V|RISCV|Processor|IRC|q\(9),
	datad => \RISC_V|RISCV|MaquinaEstados|WideOr14~combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~12_combout\);

-- Location: LCCOMB_X22_Y20_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(11) & (!\RISC_V|RISCV|Processor|IRC|q\(10) & \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(11),
	datab => \RISC_V|RISCV|Processor|IRC|q\(10),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\);

-- Location: LCFF_X22_Y19_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][2]~regout\);

-- Location: LCCOMB_X19_Y11_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~8_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(7) & (!\RISC_V|RISCV|Processor|IRC|q\(8) & (\RISC_V|RISCV|Processor|IRC|q\(9) & \RISC_V|RISCV|MaquinaEstados|WideOr14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(7),
	datab => \RISC_V|RISCV|Processor|IRC|q\(8),
	datac => \RISC_V|RISCV|Processor|IRC|q\(9),
	datad => \RISC_V|RISCV|MaquinaEstados|WideOr14~combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~8_combout\);

-- Location: LCCOMB_X29_Y14_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(10) & (\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~8_combout\ & !\RISC_V|RISCV|Processor|IRC|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(10),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~8_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(11),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\);

-- Location: LCFF_X21_Y19_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][2]~regout\);

-- Location: LCCOMB_X21_Y19_N24
\RISC_V|RISCV|Processor|entrada_alu_a[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][2]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][2]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][2]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~14_combout\);

-- Location: LCCOMB_X22_Y19_N20
\RISC_V|RISCV|Processor|entrada_alu_a[2]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[2]~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][2]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[2]~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][2]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[2]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][2]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][2]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[2]~14_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~15_combout\);

-- Location: LCCOMB_X19_Y11_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~0_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(7) & (\RISC_V|RISCV|Processor|IRC|q\(8) & (!\RISC_V|RISCV|Processor|IRC|q\(9) & \RISC_V|RISCV|MaquinaEstados|WideOr14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(7),
	datab => \RISC_V|RISCV|Processor|IRC|q\(8),
	datac => \RISC_V|RISCV|Processor|IRC|q\(9),
	datad => \RISC_V|RISCV|MaquinaEstados|WideOr14~combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~0_combout\);

-- Location: LCCOMB_X23_Y16_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(10) & (\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~0_combout\ & !\RISC_V|RISCV|Processor|IRC|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(10),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~0_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(11),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\);

-- Location: LCFF_X23_Y16_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][2]~regout\);

-- Location: LCCOMB_X23_Y16_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(11) & (\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~0_combout\ & !\RISC_V|RISCV|Processor|IRC|q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(11),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~0_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(10),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\);

-- Location: LCFF_X21_Y20_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][2]~regout\);

-- Location: LCCOMB_X19_Y11_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~20_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(7) & (\RISC_V|RISCV|Processor|IRC|q\(8) & (\RISC_V|RISCV|Processor|IRC|q\(9) & \RISC_V|RISCV|MaquinaEstados|WideOr14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(7),
	datab => \RISC_V|RISCV|Processor|IRC|q\(8),
	datac => \RISC_V|RISCV|Processor|IRC|q\(9),
	datad => \RISC_V|RISCV|MaquinaEstados|WideOr14~combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~20_combout\);

-- Location: LCCOMB_X29_Y13_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(10) & (\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~20_combout\ & !\RISC_V|RISCV|Processor|IRC|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(10),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~20_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(11),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\);

-- Location: LCFF_X21_Y19_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][2]~regout\);

-- Location: LCCOMB_X21_Y20_N26
\RISC_V|RISCV|Processor|entrada_alu_a[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][2]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][2]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][2]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][2]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~12_combout\);

-- Location: LCCOMB_X21_Y16_N30
\RISC_V|RISCV|Processor|entrada_alu_a[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[2]~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][2]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[2]~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][2]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[2]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][2]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][2]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[2]~12_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~13_combout\);

-- Location: LCCOMB_X23_Y15_N4
\RISC_V|RISCV|Processor|entrada_alu_a[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|IRC|q\(16))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[2]~13_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|entrada_alu_a[2]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[2]~15_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[2]~13_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~16_combout\);

-- Location: LCCOMB_X19_Y11_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(7) & (!\RISC_V|RISCV|Processor|IRC|q\(8) & (\RISC_V|RISCV|Processor|IRC|q\(9) & \RISC_V|RISCV|MaquinaEstados|WideOr14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(7),
	datab => \RISC_V|RISCV|Processor|IRC|q\(8),
	datac => \RISC_V|RISCV|Processor|IRC|q\(9),
	datad => \RISC_V|RISCV|MaquinaEstados|WideOr14~combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~6_combout\);

-- Location: LCCOMB_X31_Y18_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(10) & (\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~6_combout\ & !\RISC_V|RISCV|Processor|IRC|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(10),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~6_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(11),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\);

-- Location: LCFF_X24_Y17_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][2]~regout\);

-- Location: LCCOMB_X23_Y17_N4
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][2]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[2]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][2]~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(7) & (!\RISC_V|RISCV|Processor|IRC|q\(8) & (!\RISC_V|RISCV|Processor|IRC|q\(9) & \RISC_V|RISCV|MaquinaEstados|WideOr14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(7),
	datab => \RISC_V|RISCV|Processor|IRC|q\(8),
	datac => \RISC_V|RISCV|Processor|IRC|q\(9),
	datad => \RISC_V|RISCV|MaquinaEstados|WideOr14~combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~14_combout\);

-- Location: LCCOMB_X18_Y17_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(11) & (\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~14_combout\ & !\RISC_V|RISCV|Processor|IRC|q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(11),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~14_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(10),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\);

-- Location: LCFF_X23_Y17_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][2]~regout\);

-- Location: LCCOMB_X18_Y17_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(11) & (\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~14_combout\ & \RISC_V|RISCV|Processor|IRC|q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(11),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~14_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(10),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\);

-- Location: LCFF_X24_Y17_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][2]~regout\);

-- Location: LCCOMB_X23_Y17_N22
\RISC_V|RISCV|Processor|entrada_alu_a[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][2]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][2]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][2]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~10_combout\);

-- Location: LCCOMB_X24_Y17_N22
\RISC_V|RISCV|Processor|entrada_alu_a[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[2]~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][2]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[2]~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][2]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][2]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][2]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[2]~10_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~11_combout\);

-- Location: LCCOMB_X23_Y15_N24
\RISC_V|RISCV|Processor|entrada_alu_a[2]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[2]~16_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[2]~18_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[2]~16_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[2]~11_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[2]~18_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[2]~16_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[2]~11_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~19_combout\);

-- Location: LCCOMB_X29_Y13_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(11) & (!\RISC_V|RISCV|Processor|IRC|q\(10) & \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(11),
	datac => \RISC_V|RISCV|Processor|IRC|q\(10),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\);

-- Location: LCFF_X23_Y12_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][2]~regout\);

-- Location: LCCOMB_X27_Y12_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(10) & (\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~6_combout\ & \RISC_V|RISCV|Processor|IRC|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(10),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~6_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(11),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\);

-- Location: LCFF_X23_Y14_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][2]~regout\);

-- Location: LCFF_X22_Y13_N25
\RISC_V|RISCV|Processor|IRC|q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a15\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(15));

-- Location: LCCOMB_X23_Y14_N28
\RISC_V|RISCV|Processor|entrada_alu_a[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][2]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][2]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][2]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~0_combout\);

-- Location: LCCOMB_X23_Y12_N14
\RISC_V|RISCV|Processor|entrada_alu_a[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[2]~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][2]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[2]~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][2]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][2]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][2]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[2]~0_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~1_combout\);

-- Location: LCCOMB_X19_Y19_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][2]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[2]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][2]~feeder_combout\);

-- Location: LCCOMB_X18_Y17_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~14_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(11) & \RISC_V|RISCV|Processor|IRC|q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~14_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(11),
	datad => \RISC_V|RISCV|Processor|IRC|q\(10),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\);

-- Location: LCFF_X19_Y19_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][2]~regout\);

-- Location: LCCOMB_X22_Y20_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(11) & (\RISC_V|RISCV|Processor|IRC|q\(10) & \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(11),
	datab => \RISC_V|RISCV|Processor|IRC|q\(10),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\);

-- Location: LCFF_X20_Y14_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][2]~regout\);

-- Location: LCCOMB_X19_Y19_N24
\RISC_V|RISCV|Processor|entrada_alu_a[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][2]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][2]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][2]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][2]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~2_combout\);

-- Location: LCCOMB_X19_Y19_N26
\RISC_V|RISCV|Processor|entrada_alu_a[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~3_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[2]~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][2]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(15))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[2]~2_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][2]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][2]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][2]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~3_combout\);

-- Location: LCCOMB_X18_Y17_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~14_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(11) & !\RISC_V|RISCV|Processor|IRC|q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~14_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(11),
	datad => \RISC_V|RISCV|Processor|IRC|q\(10),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\);

-- Location: LCFF_X18_Y17_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][2]~regout\);

-- Location: LCCOMB_X20_Y14_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][2]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[2]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y20_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(11) & (!\RISC_V|RISCV|Processor|IRC|q\(10) & \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(11),
	datab => \RISC_V|RISCV|Processor|IRC|q\(10),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\);

-- Location: LCFF_X20_Y14_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][2]~regout\);

-- Location: LCCOMB_X19_Y18_N18
\RISC_V|RISCV|Processor|entrada_alu_a[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][2]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][2]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][2]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][2]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~4_combout\);

-- Location: LCCOMB_X18_Y17_N24
\RISC_V|RISCV|Processor|entrada_alu_a[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[2]~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][2]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[2]~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][2]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][2]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][2]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[2]~4_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~5_combout\);

-- Location: LCCOMB_X22_Y15_N12
\RISC_V|RISCV|Processor|entrada_alu_a[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[2]~3_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[2]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[2]~3_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[2]~5_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~6_combout\);

-- Location: LCCOMB_X23_Y15_N10
\RISC_V|RISCV|Processor|entrada_alu_a[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[2]~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[2]~6_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[2]~8_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[2]~6_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[2]~1_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[2]~8_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[2]~1_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[2]~6_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[2]~9_combout\);

-- Location: LCCOMB_X23_Y15_N18
\RISC_V|RISCV|Processor|entrada_alu_a[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(2) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[2]~23_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[2]~23_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[2]~19_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[2]~23_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[2]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[2]~23_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[2]~19_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[2]~9_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(2));

-- Location: LCCOMB_X21_Y10_N0
\Guardar_valor_e_p|q[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Guardar_valor_e_p|q[1]~2_combout\ = (\Recept|i1|estado_act.bien2~regout\ & \Recept|i4|registro\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i1|estado_act.bien2~regout\,
	datac => \Recept|i4|registro\(1),
	combout => \Guardar_valor_e_p|q[1]~2_combout\);

-- Location: LCFF_X21_Y10_N1
\Guardar_valor_e_p|q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Guardar_valor_e_p|q[1]~2_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Guardar_valor_e_p|q[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Guardar_valor_e_p|q\(1));

-- Location: LCFF_X20_Y16_N25
\RISC_V|PEP_C1|q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \Guardar_valor_e_p|q\(1),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|PEP_C1|q\(1));

-- Location: LCFF_X20_Y16_N7
\RISC_V|PEP_C2|q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|PEP_C1|q\(1),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|PEP_C2|q\(1));

-- Location: LCFF_X16_Y11_N19
\RISC_V|RISCV|Processor|IRC|q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a14\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(14));

-- Location: LCCOMB_X16_Y11_N0
\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ = ((!\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & !\RISC_V|RISCV|MaquinaEstados|estado_act.Arit3~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(14),
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.Arit3~regout\,
	combout => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\);

-- Location: LCFF_X20_Y17_N11
\RISC_V|RISCV|Processor|IRC|q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a22\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(22));

-- Location: LCCOMB_X18_Y18_N18
\RISC_V|RISCV|Processor|shamt[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|shamt[2]~2_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(22)))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~20_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|shamt[2]~2_combout\);

-- Location: LCCOMB_X10_Y16_N2
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~38_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\) # ((\RISC_V|RISCV|Processor|shamt[3]~3_combout\) # (\RISC_V|RISCV|Processor|shamt[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X15_Y11_N26
\RISC_V|RISCV|Processor|PC|q[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|PC|q[4]~feeder_combout\ = \RISC_V|RISCV|Processor|pc_in[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|pc_in[4]~4_combout\,
	combout => \RISC_V|RISCV|Processor|PC|q[4]~feeder_combout\);

-- Location: LCFF_X15_Y11_N27
\RISC_V|RISCV|Processor|PC|q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|PC|q[4]~feeder_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(4));

-- Location: LCCOMB_X21_Y10_N8
\Guardar_valor_e_p|q[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Guardar_valor_e_p|q[4]~5_combout\ = (\Recept|i4|registro\(4) & \Recept|i1|estado_act.bien2~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i4|registro\(4),
	datac => \Recept|i1|estado_act.bien2~regout\,
	combout => \Guardar_valor_e_p|q[4]~5_combout\);

-- Location: LCFF_X21_Y10_N9
\Guardar_valor_e_p|q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Guardar_valor_e_p|q[4]~5_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Guardar_valor_e_p|q[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Guardar_valor_e_p|q\(4));

-- Location: LCFF_X20_Y18_N21
\RISC_V|PEP_C1|q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \Guardar_valor_e_p|q\(4),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|PEP_C1|q\(4));

-- Location: LCFF_X20_Y18_N1
\RISC_V|PEP_C2|q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|PEP_C1|q\(4),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|PEP_C2|q\(4));

-- Location: LCFF_X13_Y12_N29
\RISC_V|RISCV|Processor|ALUR|q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(6));

-- Location: LCCOMB_X18_Y10_N30
\RISC_V|RISCV|MaquinaEstados|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Equal1~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(1) & (\RISC_V|RISCV|Processor|IRC|q\(0) & (\RISC_V|RISCV|Processor|IRC|q\(5) & !\RISC_V|RISCV|Processor|IRC|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(1),
	datab => \RISC_V|RISCV|Processor|IRC|q\(0),
	datac => \RISC_V|RISCV|Processor|IRC|q\(5),
	datad => \RISC_V|RISCV|Processor|IRC|q\(4),
	combout => \RISC_V|RISCV|MaquinaEstados|Equal1~1_combout\);

-- Location: LCCOMB_X18_Y10_N24
\RISC_V|RISCV|MaquinaEstados|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector12~0_combout\ = (\RISC_V|RISCV|MaquinaEstados|Equal1~1_combout\ & (\RISC_V|RISCV|MaquinaEstados|estado_act.lwsw3~regout\ & \RISC_V|RISCV|MaquinaEstados|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|MaquinaEstados|Equal1~1_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.lwsw3~regout\,
	datad => \RISC_V|RISCV|MaquinaEstados|Equal1~0_combout\,
	combout => \RISC_V|RISCV|MaquinaEstados|Selector12~0_combout\);

-- Location: LCFF_X16_Y13_N23
\RISC_V|RISCV|MaquinaEstados|estado_act.sw4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \RISC_V|RISCV|MaquinaEstados|Selector12~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|MaquinaEstados|estado_act.sw4~regout\);

-- Location: LCCOMB_X16_Y13_N28
\RISC_V|RISCV|MaquinaEstados|WideOr15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|WideOr15~combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.lw4~regout\) # ((\RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\) # (\RISC_V|RISCV|MaquinaEstados|estado_act.sw4~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lw4~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.sw4~regout\,
	combout => \RISC_V|RISCV|MaquinaEstados|WideOr15~combout\);

-- Location: LCCOMB_X16_Y13_N0
\RISC_V|RAM_c|din_2[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_2[0]~2_combout\ = (\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(13) & (\RISC_V|RISCV|Processor|entrada_alu_b[16]~50_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~20_combout\))))) # (!\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[16]~50_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr15~combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~20_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(13),
	combout => \RISC_V|RAM_c|din_2[0]~2_combout\);

-- Location: LCCOMB_X14_Y13_N28
\RISC_V|RISCV|Processor|pc_in[9]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[9]~10_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (((\RISC_V|RISCV|Processor|ALUR|q\(9))))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~4_combout\,
	datad => \RISC_V|RISCV|Processor|ALUR|q\(9),
	combout => \RISC_V|RISCV|Processor|pc_in[9]~10_combout\);

-- Location: LCFF_X14_Y13_N29
\RISC_V|RISCV|Processor|PC|q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[9]~10_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(9));

-- Location: LCFF_X22_Y17_N27
\RISC_V|RISCV|Processor|PC_IRC|q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(9),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(9));

-- Location: LCCOMB_X18_Y11_N12
\RISC_V|RISCV|Processor|entrada_alu_a[22]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~21_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(19) & (!\RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\ & (!\RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\ & 
-- !\RISC_V|RISCV|MaquinaEstados|estado_act.auipc3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(19),
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.auipc3~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~21_combout\);

-- Location: LCCOMB_X18_Y11_N0
\RISC_V|RISCV|Processor|entrada_alu_a[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\) # (\RISC_V|RISCV|Processor|entrada_alu_a[22]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~21_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\);

-- Location: LCCOMB_X22_Y17_N26
\RISC_V|RISCV|Processor|entrada_alu_a[9]~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~233_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(9))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & ((\RISC_V|RISCV|Processor|PC_IRC|q\(9)))))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(9),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(9),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~233_combout\);

-- Location: LCCOMB_X15_Y16_N22
\RISC_V|RISCV|Processor|d_in[12]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[12]~49_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(13) & (!\RISC_V|RISCV|Processor|ALUR|q\(31) & \RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(13),
	datac => \RISC_V|RISCV|Processor|ALUR|q\(31),
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\,
	combout => \RISC_V|RISCV|Processor|d_in[12]~49_combout\);

-- Location: LCFF_X19_Y11_N29
\RISC_V|RISCV|Processor|IRC|q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a31\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(31));

-- Location: LCCOMB_X15_Y13_N8
\RISC_V|RISCV|Processor|entrada_alu_b[21]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[21]~34_combout\ = (\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(21)))) # (!\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(31),
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[21]~34_combout\);

-- Location: LCCOMB_X19_Y16_N16
\RISC_V|RISCV|Processor|d_in[30]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[30]~76_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & ((!\RISC_V|RISCV|Processor|ALUR|q\(31)) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datab => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	datad => \RISC_V|RISCV|Processor|ALUR|q\(31),
	combout => \RISC_V|RISCV|Processor|d_in[30]~76_combout\);

-- Location: LCCOMB_X15_Y17_N10
\RISC_V|RISCV|Processor|d_in[21]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[21]~98_combout\ = (\RISC_V|RISCV|Processor|d_in[21]~97_combout\ & ((\RISC_V|RISCV|Processor|d_in[30]~76_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_b[21]~34_combout\ & 
-- \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\)))) # (!\RISC_V|RISCV|Processor|d_in[21]~97_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[21]~34_combout\ & ((\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[21]~97_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[21]~34_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[30]~76_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	combout => \RISC_V|RISCV|Processor|d_in[21]~98_combout\);

-- Location: LCCOMB_X20_Y11_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(10) & (\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~2_combout\ & \RISC_V|RISCV|Processor|IRC|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(10),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~2_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(11),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\);

-- Location: LCFF_X15_Y18_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][21]~regout\);

-- Location: LCFF_X19_Y22_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][21]~regout\);

-- Location: LCCOMB_X18_Y22_N28
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][21]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[21]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][21]~feeder_combout\);

-- Location: LCFF_X18_Y22_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][21]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][21]~regout\);

-- Location: LCCOMB_X19_Y22_N24
\RISC_V|RISCV|Processor|entrada_alu_a[21]~465\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~465_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][21]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][21]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][21]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~465_combout\);

-- Location: LCCOMB_X20_Y11_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~0_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(10) & \RISC_V|RISCV|Processor|IRC|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~0_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(10),
	datad => \RISC_V|RISCV|Processor|IRC|q\(11),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\);

-- Location: LCFF_X15_Y18_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][21]~regout\);

-- Location: LCCOMB_X19_Y22_N18
\RISC_V|RISCV|Processor|entrada_alu_a[21]~466\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~466_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[21]~465_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][21]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[21]~465_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][21]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[21]~465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][21]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[21]~465_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][21]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~466_combout\);

-- Location: LCFF_X25_Y19_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][21]~regout\);

-- Location: LCCOMB_X27_Y12_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(10) & (\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~8_combout\ & \RISC_V|RISCV|Processor|IRC|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(10),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~8_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(11),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\);

-- Location: LCFF_X25_Y22_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][21]~regout\);

-- Location: LCCOMB_X25_Y22_N2
\RISC_V|RISCV|Processor|entrada_alu_a[21]~467\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~467_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][21]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][21]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][21]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~467_combout\);

-- Location: LCCOMB_X25_Y22_N26
\RISC_V|RISCV|Processor|entrada_alu_a[21]~468\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~468_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[21]~467_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][21]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[21]~467_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][21]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[21]~467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][21]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][21]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[21]~467_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~468_combout\);

-- Location: LCCOMB_X20_Y11_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~0_combout\ & (!\RISC_V|RISCV|Processor|IRC|q\(10) & \RISC_V|RISCV|Processor|IRC|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~0_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(10),
	datad => \RISC_V|RISCV|Processor|IRC|q\(11),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\);

-- Location: LCFF_X19_Y18_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][21]~regout\);

-- Location: LCCOMB_X20_Y11_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(10) & (\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~2_combout\ & \RISC_V|RISCV|Processor|IRC|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(10),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~2_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(11),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\);

-- Location: LCFF_X19_Y18_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][21]~regout\);

-- Location: LCCOMB_X19_Y18_N8
\RISC_V|RISCV|Processor|entrada_alu_a[21]~470\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~470_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[21]~469_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][21]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[21]~469_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[21]~469_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][21]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][21]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~470_combout\);

-- Location: LCCOMB_X25_Y22_N0
\RISC_V|RISCV|Processor|entrada_alu_a[21]~471\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~471_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[21]~468_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(18) & \RISC_V|RISCV|Processor|entrada_alu_a[21]~470_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[21]~468_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[21]~470_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~471_combout\);

-- Location: LCCOMB_X25_Y22_N14
\RISC_V|RISCV|Processor|entrada_alu_a[21]~474\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~474_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[21]~471_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[21]~473_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[21]~471_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[21]~466_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[21]~471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[21]~473_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[21]~466_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[21]~471_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~474_combout\);

-- Location: LCFF_X31_Y14_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][21]~regout\);

-- Location: LCFF_X31_Y18_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][21]~regout\);

-- Location: LCCOMB_X31_Y18_N12
\RISC_V|RISCV|Processor|entrada_alu_a[21]~478\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~478_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[21]~477_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][21]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[21]~477_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][21]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[21]~477_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][21]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][21]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~478_combout\);

-- Location: LCCOMB_X27_Y19_N24
\RISC_V|RISCV|Processor|entrada_alu_a[21]~481\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~481_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16)) # (\RISC_V|RISCV|Processor|entrada_alu_a[21]~478_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[21]~480_combout\ & (!\RISC_V|RISCV|Processor|IRC|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[21]~480_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[21]~478_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~481_combout\);

-- Location: LCFF_X30_Y13_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][21]~regout\);

-- Location: LCFF_X30_Y19_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][21]~regout\);

-- Location: LCCOMB_X27_Y19_N28
\RISC_V|RISCV|Processor|entrada_alu_a[21]~475\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~475_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][21]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(17) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][21]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][21]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~475_combout\);

-- Location: LCCOMB_X27_Y19_N2
\RISC_V|RISCV|Processor|entrada_alu_a[21]~476\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~476_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[21]~475_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][21]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[21]~475_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][21]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[21]~475_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][21]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][21]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[21]~475_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~476_combout\);

-- Location: LCCOMB_X27_Y19_N30
\RISC_V|RISCV|Processor|entrada_alu_a[21]~484\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~484_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[21]~481_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[21]~483_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[21]~481_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[21]~476_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[21]~481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[21]~483_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[21]~481_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[21]~476_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~484_combout\);

-- Location: LCCOMB_X15_Y16_N0
\RISC_V|RISCV|Processor|pc_in[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[31]~31_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (\RISC_V|RISCV|Processor|ALUR|q\(31))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~11_combout\ & \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(31),
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~11_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	combout => \RISC_V|RISCV|Processor|pc_in[31]~31_combout\);

-- Location: LCFF_X15_Y16_N1
\RISC_V|RISCV|Processor|PC|q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[31]~31_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(31));

-- Location: LCFF_X26_Y15_N31
\RISC_V|RISCV|Processor|PC_IRC|q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(31),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(31));

-- Location: LCCOMB_X26_Y15_N30
\RISC_V|RISCV|Processor|entrada_alu_a[31]~674\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~674_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(31) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (((\RISC_V|RISCV|Processor|PC_IRC|q\(31)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(31),
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(31),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~674_combout\);

-- Location: LCCOMB_X21_Y17_N10
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][0]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[0]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][0]~feeder_combout\);

-- Location: LCFF_X21_Y17_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][0]~regout\);

-- Location: LCCOMB_X22_Y17_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][0]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[0]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][0]~feeder_combout\);

-- Location: LCCOMB_X22_Y20_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(11) & (\RISC_V|RISCV|Processor|IRC|q\(10) & \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(11),
	datab => \RISC_V|RISCV|Processor|IRC|q\(10),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\);

-- Location: LCFF_X22_Y17_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][0]~regout\);

-- Location: LCCOMB_X20_Y19_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][0]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][0]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][0]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~10_combout\);

-- Location: LCCOMB_X21_Y16_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][0]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][0]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][0]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][0]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~11_combout\);

-- Location: LCFF_X24_Y15_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][0]~regout\);

-- Location: LCFF_X24_Y17_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][0]~regout\);

-- Location: LCCOMB_X24_Y17_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][0]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][0]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][0]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][0]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~17_combout\);

-- Location: LCCOMB_X24_Y15_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][0]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][0]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][0]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][0]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~17_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~18_combout\);

-- Location: LCFF_X21_Y19_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][0]~regout\);

-- Location: LCFF_X20_Y17_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][0]~regout\);

-- Location: LCFF_X21_Y15_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][0]~regout\);

-- Location: LCCOMB_X20_Y17_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][0]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][0]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][0]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~14_combout\);

-- Location: LCCOMB_X21_Y19_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][0]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][0]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][0]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][0]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~14_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~15_combout\);

-- Location: LCCOMB_X21_Y17_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][0]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[0]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][0]~feeder_combout\);

-- Location: LCCOMB_X29_Y13_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(11) & (!\RISC_V|RISCV|Processor|IRC|q\(10) & \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(11),
	datac => \RISC_V|RISCV|Processor|IRC|q\(10),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\);

-- Location: LCFF_X21_Y17_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][0]~regout\);

-- Location: LCCOMB_X31_Y18_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(10) & (!\RISC_V|RISCV|Processor|IRC|q\(11) & \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(10),
	datab => \RISC_V|RISCV|Processor|IRC|q\(11),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~6_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\);

-- Location: LCFF_X23_Y17_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][0]~regout\);

-- Location: LCFF_X20_Y15_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][0]~regout\);

-- Location: LCCOMB_X25_Y17_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][0]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][0]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][0]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~12_combout\);

-- Location: LCCOMB_X21_Y17_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][0]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][0]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][0]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][0]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~13_combout\);

-- Location: LCCOMB_X18_Y15_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~13_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~15_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~13_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~16_combout\);

-- Location: LCCOMB_X20_Y15_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~18_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~11_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~11_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~18_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~16_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~19_combout\);

-- Location: LCCOMB_X14_Y11_N0
\RISC_V|RAM_c|din_3[0]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[0]~36_combout\ = (\RISC_V|RAM_c|Equal0~0_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(24))))) # (!\RISC_V|RAM_c|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~9_combout\)) # 
-- (!\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|Equal0~0_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~9_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~19_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(24),
	combout => \RISC_V|RAM_c|din_3[0]~36_combout\);

-- Location: LCCOMB_X16_Y13_N30
\RISC_V|RAM_c|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|Equal0~0_combout\ = (\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(13)) # (\RISC_V|RISCV|Processor|IRC|q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(13),
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr15~combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(12),
	combout => \RISC_V|RAM_c|Equal0~0_combout\);

-- Location: LCCOMB_X29_Y13_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(11) & (\RISC_V|RISCV|Processor|IRC|q\(10) & \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(11),
	datac => \RISC_V|RISCV|Processor|IRC|q\(10),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\);

-- Location: LCFF_X20_Y19_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][8]~regout\);

-- Location: LCFF_X16_Y17_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][8]~regout\);

-- Location: LCCOMB_X29_Y13_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(10) & (\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~20_combout\ & \RISC_V|RISCV|Processor|IRC|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(10),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~20_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(11),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\);

-- Location: LCFF_X16_Y17_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][8]~regout\);

-- Location: LCCOMB_X16_Y17_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][8]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][8]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][8]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][8]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~7_combout\);

-- Location: LCCOMB_X20_Y19_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][8]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][8]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][8]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][8]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~7_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~8_combout\);

-- Location: LCCOMB_X18_Y13_N26
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][8]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[8]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][8]~feeder_combout\);

-- Location: LCFF_X18_Y13_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][8]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][8]~regout\);

-- Location: LCCOMB_X22_Y13_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][8]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[8]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][8]~feeder_combout\);

-- Location: LCFF_X22_Y13_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][8]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][8]~regout\);

-- Location: LCFF_X18_Y12_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][8]~regout\);

-- Location: LCCOMB_X18_Y12_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][8]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][8]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][8]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~0_combout\);

-- Location: LCCOMB_X18_Y12_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][8]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][8]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][8]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][8]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~0_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~1_combout\);

-- Location: LCCOMB_X29_Y14_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~8_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(10) & \RISC_V|RISCV|Processor|IRC|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~8_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(10),
	datad => \RISC_V|RISCV|Processor|IRC|q\(11),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\);

-- Location: LCFF_X21_Y14_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][8]~regout\);

-- Location: LCFF_X16_Y16_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][8]~regout\);

-- Location: LCCOMB_X16_Y16_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][8]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][8]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][8]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][8]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~2_combout\);

-- Location: LCCOMB_X21_Y14_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][8]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][8]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][8]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][8]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~3_combout\);

-- Location: LCFF_X18_Y17_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][8]~regout\);

-- Location: LCFF_X20_Y14_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][8]~regout\);

-- Location: LCFF_X18_Y12_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][8]~regout\);

-- Location: LCCOMB_X20_Y14_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][8]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][8]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][8]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~4_combout\);

-- Location: LCCOMB_X18_Y17_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][8]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][8]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][8]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][8]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~4_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~5_combout\);

-- Location: LCCOMB_X20_Y17_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|IRC|q\(22))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~3_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~3_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~5_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~6_combout\);

-- Location: LCCOMB_X20_Y17_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~8_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~1_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~8_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~1_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~6_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~9_combout\);

-- Location: LCCOMB_X18_Y11_N10
\RISC_V|RISCV|MaquinaEstados|WideOr12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|WideOr12~combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\) # ((\RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\) # (\RISC_V|RISCV|MaquinaEstados|estado_act.auipc3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.auipc3~regout\,
	combout => \RISC_V|RISCV|MaquinaEstados|WideOr12~combout\);

-- Location: LCCOMB_X19_Y14_N28
\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\ & (!\RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\ & \RISC_V|RISCV|MaquinaEstados|WideOr12~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|WideOr12~combout\,
	combout => \RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\);

-- Location: LCCOMB_X16_Y14_N4
\RISC_V|RISCV|Processor|entrada_alu_b[24]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[24]~26_combout\ = (\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(24)))) # (!\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(31),
	datad => \RISC_V|RISCV|Processor|IRC|q\(24),
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[24]~26_combout\);

-- Location: LCCOMB_X16_Y14_N6
\RISC_V|RISCV|Processor|d_in[24]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[24]~104_combout\ = (\RISC_V|RISCV|Processor|d_in[24]~103_combout\ & ((\RISC_V|RISCV|Processor|d_in[30]~76_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_b[24]~26_combout\ & 
-- \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\)))) # (!\RISC_V|RISCV|Processor|d_in[24]~103_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[24]~26_combout\ & ((\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[24]~103_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[24]~26_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[30]~76_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	combout => \RISC_V|RISCV|Processor|d_in[24]~104_combout\);

-- Location: LCFF_X32_Y17_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][24]~regout\);

-- Location: LCCOMB_X29_Y20_N22
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][24]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[24]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][24]~feeder_combout\);

-- Location: LCCOMB_X31_Y18_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(10) & (\RISC_V|RISCV|Processor|IRC|q\(11) & \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(10),
	datab => \RISC_V|RISCV|Processor|IRC|q\(11),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~6_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\);

-- Location: LCFF_X29_Y20_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][24]~regout\);

-- Location: LCFF_X23_Y14_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][24]~regout\);

-- Location: LCCOMB_X23_Y14_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][24]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][24]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][24]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][24]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~2_combout\);

-- Location: LCCOMB_X29_Y17_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][24]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][24]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][24]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][24]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~3_combout\);

-- Location: LCCOMB_X25_Y12_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21)) # (\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~3_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~5_combout\ & (!\RISC_V|RISCV|Processor|IRC|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~5_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~3_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~6_combout\);

-- Location: LCFF_X19_Y18_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][24]~regout\);

-- Location: LCFF_X22_Y11_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][24]~regout\);

-- Location: LCCOMB_X22_Y11_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][24]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][24]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][24]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~0_combout\);

-- Location: LCCOMB_X27_Y14_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][24]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[24]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][24]~feeder_combout\);

-- Location: LCFF_X27_Y14_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][24]~regout\);

-- Location: LCCOMB_X26_Y14_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][24]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][24]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][24]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~0_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][24]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~1_combout\);

-- Location: LCCOMB_X25_Y12_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~9_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~8_combout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(21))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~6_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(21) & \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~8_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~6_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~1_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~9_combout\);

-- Location: LCCOMB_X16_Y14_N8
\RISC_V|RAM_c|din_3[0]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[0]~53_combout\ = (\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(13) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~9_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~9_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~9_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(13),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~9_combout\,
	combout => \RISC_V|RAM_c|din_3[0]~53_combout\);

-- Location: LCCOMB_X14_Y11_N10
\RISC_V|RAM_c|din_3[0]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[0]~37_combout\ = (\RISC_V|RAM_c|din_3[0]~36_combout\ & (((\RISC_V|RAM_c|din_3[0]~53_combout\) # (!\RISC_V|RAM_c|Equal0~0_combout\)))) # (!\RISC_V|RAM_c|din_3[0]~36_combout\ & (\RISC_V|RAM_c|din_3[0]~52_combout\ & 
-- (\RISC_V|RAM_c|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|din_3[0]~52_combout\,
	datab => \RISC_V|RAM_c|din_3[0]~36_combout\,
	datac => \RISC_V|RAM_c|Equal0~0_combout\,
	datad => \RISC_V|RAM_c|din_3[0]~53_combout\,
	combout => \RISC_V|RAM_c|din_3[0]~37_combout\);

-- Location: LCCOMB_X12_Y12_N16
\RISC_V|RISCV|Processor|pc_in[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[11]~11_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (\RISC_V|RISCV|Processor|ALUR|q\(11))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (((\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(11),
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~4_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[11]~11_combout\);

-- Location: LCFF_X12_Y12_N17
\RISC_V|RISCV|Processor|PC|q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[11]~11_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(11));

-- Location: LCFF_X19_Y15_N5
\RISC_V|RISCV|Processor|IRC|q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a25\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(25));

-- Location: LCCOMB_X25_Y15_N0
\RISC_V|RISCV|Processor|entrada_alu_b[25]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[25]~23_combout\ = (\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(25)))) # (!\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(31),
	datac => \RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(25),
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[25]~23_combout\);

-- Location: LCCOMB_X18_Y16_N20
\RISC_V|RISCV|Processor|d_in[29]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[29]~77_combout\ = ((\RISC_V|RISCV|Processor|IRC|q\(13) & (\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\ & \RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(13),
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr15~combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[29]~77_combout\);

-- Location: LCCOMB_X16_Y13_N22
\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(12) & ((\RISC_V|RISCV|MaquinaEstados|estado_act.lw4~regout\) # ((\RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\) # 
-- (\RISC_V|RISCV|MaquinaEstados|estado_act.sw4~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lw4~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.sw4~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(12),
	combout => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\);

-- Location: LCCOMB_X15_Y14_N4
\RISC_V|RISCV|Processor|pc_in[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[0]~2_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (((\RISC_V|RISCV|Processor|ALUR|q\(0))))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~8_combout\,
	datad => \RISC_V|RISCV|Processor|ALUR|q\(0),
	combout => \RISC_V|RISCV|Processor|pc_in[0]~2_combout\);

-- Location: LCFF_X15_Y14_N5
\RISC_V|RISCV|Processor|PC|q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[0]~2_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(0));

-- Location: LCFF_X16_Y14_N1
\RISC_V|RISCV|Processor|PC_IRC|q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(0),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(0));

-- Location: LCCOMB_X16_Y14_N0
\RISC_V|RISCV|Processor|entrada_alu_a[0]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~65_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(0))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & ((\RISC_V|RISCV|Processor|PC_IRC|q\(0)))))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(0),
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(0),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~65_combout\);

-- Location: LCCOMB_X21_Y16_N12
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][0]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[0]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][0]~feeder_combout\);

-- Location: LCCOMB_X29_Y13_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(10) & (\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~20_combout\ & !\RISC_V|RISCV|Processor|IRC|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(10),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~20_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(11),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\);

-- Location: LCFF_X21_Y16_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][0]~regout\);

-- Location: LCFF_X21_Y19_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][0]~regout\);

-- Location: LCCOMB_X21_Y19_N14
\RISC_V|RISCV|Processor|entrada_alu_a[0]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~56_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[0]~55_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][0]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(17))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[0]~55_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][0]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[0]~55_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][0]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][0]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~56_combout\);

-- Location: LCCOMB_X25_Y17_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][0]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[0]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][0]~feeder_combout\);

-- Location: LCCOMB_X31_Y18_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(10) & (!\RISC_V|RISCV|Processor|IRC|q\(11) & \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(10),
	datab => \RISC_V|RISCV|Processor|IRC|q\(11),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\);

-- Location: LCFF_X25_Y17_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][0]~regout\);

-- Location: LCCOMB_X22_Y17_N12
\RISC_V|RISCV|Processor|entrada_alu_a[0]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~62_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][0]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][0]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][0]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~62_combout\);

-- Location: LCCOMB_X24_Y15_N22
\RISC_V|RISCV|Processor|entrada_alu_a[0]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~63_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[0]~62_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][0]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[0]~62_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][0]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[0]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][0]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][0]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[0]~62_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~63_combout\);

-- Location: LCCOMB_X20_Y19_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][0]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[0]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][0]~feeder_combout\);

-- Location: LCFF_X20_Y19_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][0]~regout\);

-- Location: LCCOMB_X22_Y17_N6
\RISC_V|RISCV|Processor|entrada_alu_a[0]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~59_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][0]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][0]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][0]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][0]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~59_combout\);

-- Location: LCCOMB_X21_Y15_N4
\RISC_V|RISCV|Processor|entrada_alu_a[0]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~60_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[0]~59_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][0]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[0]~59_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][0]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[0]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][0]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][0]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[0]~59_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~60_combout\);

-- Location: LCCOMB_X23_Y17_N8
\RISC_V|RISCV|Processor|entrada_alu_a[0]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~57_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|IRC|q\(17))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][0]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][0]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][0]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~57_combout\);

-- Location: LCCOMB_X24_Y17_N14
\RISC_V|RISCV|Processor|entrada_alu_a[0]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~58_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[0]~57_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][0]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[0]~57_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][0]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[0]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][0]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][0]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[0]~57_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~58_combout\);

-- Location: LCCOMB_X21_Y15_N22
\RISC_V|RISCV|Processor|entrada_alu_a[0]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~61_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16)) # ((\RISC_V|RISCV|Processor|entrada_alu_a[0]~58_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|entrada_alu_a[0]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[0]~60_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[0]~58_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~61_combout\);

-- Location: LCCOMB_X21_Y15_N8
\RISC_V|RISCV|Processor|entrada_alu_a[0]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~64_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[0]~61_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[0]~63_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[0]~61_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[0]~56_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[0]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[0]~56_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[0]~63_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[0]~61_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~64_combout\);

-- Location: LCCOMB_X20_Y19_N4
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][0]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[0]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][0]~feeder_combout\);

-- Location: LCFF_X20_Y19_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][0]~regout\);

-- Location: LCCOMB_X29_Y13_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(10) & (\RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~20_combout\ & \RISC_V|RISCV|Processor|IRC|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(10),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~20_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(11),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\);

-- Location: LCFF_X20_Y13_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][0]~regout\);

-- Location: LCCOMB_X21_Y14_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][0]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[0]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][0]~feeder_combout\);

-- Location: LCFF_X21_Y14_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][0]~regout\);

-- Location: LCCOMB_X20_Y13_N18
\RISC_V|RISCV|Processor|entrada_alu_a[0]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~52_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][0]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][0]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][0]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~52_combout\);

-- Location: LCCOMB_X20_Y13_N0
\RISC_V|RISCV|Processor|entrada_alu_a[0]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~53_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[0]~52_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][0]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[0]~52_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][0]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[0]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][0]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][0]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[0]~52_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~53_combout\);

-- Location: LCFF_X20_Y11_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][0]~regout\);

-- Location: LCCOMB_X20_Y14_N4
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][0]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[0]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][0]~feeder_combout\);

-- Location: LCFF_X20_Y14_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][0]~regout\);

-- Location: LCCOMB_X21_Y15_N26
\RISC_V|RISCV|Processor|entrada_alu_a[0]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~49_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][0]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][0]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][0]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~49_combout\);

-- Location: LCCOMB_X20_Y11_N4
\RISC_V|RISCV|Processor|entrada_alu_a[0]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~50_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[0]~49_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][0]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[0]~49_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][0]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[0]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][0]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][0]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[0]~49_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~50_combout\);

-- Location: LCCOMB_X19_Y13_N6
\RISC_V|RISCV|Processor|entrada_alu_a[0]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~51_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[0]~48_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[0]~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[0]~48_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[0]~50_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~51_combout\);

-- Location: LCCOMB_X19_Y13_N16
\RISC_V|RISCV|Processor|entrada_alu_a[0]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[0]~54_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[0]~51_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[0]~53_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[0]~51_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[0]~46_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[0]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[0]~46_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[0]~53_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[0]~51_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[0]~54_combout\);

-- Location: LCCOMB_X20_Y15_N16
\RISC_V|RISCV|Processor|entrada_alu_a[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(0) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[0]~65_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[0]~65_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[0]~64_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[0]~65_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[0]~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[0]~65_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[0]~64_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[0]~54_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(0));

-- Location: LCCOMB_X15_Y17_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~1_combout\ & (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(0) & 
-- !\RISC_V|RISCV|Processor|shamt[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~1_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(0),
	datad => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~2_combout\);

-- Location: LCCOMB_X16_Y11_N26
\RISC_V|RISCV|MaquinaEstados|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector15~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(12) & (\RISC_V|RISCV|Processor|IRC|q\(14) & (\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(12),
	datab => \RISC_V|RISCV|Processor|IRC|q\(14),
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(13),
	combout => \RISC_V|RISCV|MaquinaEstados|Selector15~0_combout\);

-- Location: LCFF_X16_Y11_N5
\RISC_V|RISCV|Processor|IRC|q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a30\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(30));

-- Location: LCCOMB_X16_Y11_N4
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~0_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ & (((!\RISC_V|RISCV|MaquinaEstados|Selector15~0_combout\ & !\RISC_V|RISCV|MaquinaEstados|estado_act.Arit3~regout\)) # 
-- (!\RISC_V|RISCV|Processor|IRC|q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector15~0_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(30),
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.Arit3~regout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~0_combout\);

-- Location: LCCOMB_X11_Y16_N4
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~1_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & (!\RISC_V|RISCV|Processor|shamt[4]~4_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~0_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & (((!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~0_combout\)) # (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~0_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~1_combout\);

-- Location: LCFF_X18_Y14_N3
\RISC_V|RISCV|Processor|IRC|q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a29\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(29));

-- Location: LCCOMB_X16_Y14_N14
\RISC_V|RISCV|Processor|entrada_alu_b[29]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[29]~11_combout\ = (\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(29)))) # (!\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(31),
	datab => \RISC_V|RISCV|Processor|IRC|q\(29),
	datad => \RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[29]~11_combout\);

-- Location: LCCOMB_X12_Y15_N0
\RISC_V|RISCV|Processor|d_in[29]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[29]~117_combout\ = (\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (((\RISC_V|RISCV|Processor|d_in[1]~15_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & ((\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- (\RISC_V|RAM_c|Mux12~0_combout\)) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & ((\RISC_V|RISCV|Processor|ALUR|q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|Mux12~0_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	datad => \RISC_V|RISCV|Processor|ALUR|q\(29),
	combout => \RISC_V|RISCV|Processor|d_in[29]~117_combout\);

-- Location: LCCOMB_X10_Y15_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & (\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\)) # (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- ((\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & ((\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\);

-- Location: LCFF_X20_Y21_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][26]~regout\);

-- Location: LCFF_X26_Y16_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][26]~regout\);

-- Location: LCCOMB_X20_Y14_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][26]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[26]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][26]~feeder_combout\);

-- Location: LCFF_X20_Y14_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][26]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][26]~regout\);

-- Location: LCFF_X26_Y16_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][26]~regout\);

-- Location: LCCOMB_X26_Y16_N10
\RISC_V|RISCV|Processor|entrada_alu_a[26]~553\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~553_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][26]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][26]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][26]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~553_combout\);

-- Location: LCCOMB_X26_Y16_N18
\RISC_V|RISCV|Processor|entrada_alu_a[26]~554\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~554_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[26]~553_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][26]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[26]~553_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][26]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[26]~553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][26]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][26]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[26]~553_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~554_combout\);

-- Location: LCFF_X27_Y14_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][26]~regout\);

-- Location: LCFF_X22_Y11_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][26]~regout\);

-- Location: LCCOMB_X22_Y11_N10
\RISC_V|RISCV|Processor|entrada_alu_a[26]~551\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~551_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][26]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][26]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][26]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~551_combout\);

-- Location: LCFF_X27_Y14_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][26]~regout\);

-- Location: LCCOMB_X27_Y14_N24
\RISC_V|RISCV|Processor|entrada_alu_a[26]~552\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~552_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[26]~551_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][26]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[26]~551_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][26]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[26]~551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][26]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[26]~551_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][26]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~552_combout\);

-- Location: LCCOMB_X26_Y14_N18
\RISC_V|RISCV|Processor|entrada_alu_a[26]~555\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~555_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[26]~552_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|entrada_alu_a[26]~554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[26]~554_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[26]~552_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~555_combout\);

-- Location: LCCOMB_X27_Y18_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][26]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[26]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][26]~feeder_combout\);

-- Location: LCFF_X27_Y18_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][26]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][26]~regout\);

-- Location: LCFF_X30_Y21_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][26]~regout\);

-- Location: LCFF_X30_Y21_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][26]~regout\);

-- Location: LCCOMB_X30_Y20_N10
\RISC_V|RISCV|Processor|entrada_alu_a[26]~556\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~556_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][26]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][26]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][26]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~556_combout\);

-- Location: LCCOMB_X27_Y18_N16
\RISC_V|RISCV|Processor|entrada_alu_a[26]~557\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~557_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[26]~556_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][26]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[26]~556_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][26]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[26]~556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][26]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][26]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[26]~556_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~557_combout\);

-- Location: LCCOMB_X23_Y12_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][26]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[26]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][26]~feeder_combout\);

-- Location: LCFF_X23_Y12_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][26]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][26]~regout\);

-- Location: LCFF_X26_Y21_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][26]~regout\);

-- Location: LCCOMB_X27_Y20_N16
\RISC_V|RISCV|Processor|entrada_alu_a[26]~549\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~549_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][26]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][26]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][26]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][26]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~549_combout\);

-- Location: LCCOMB_X27_Y12_N0
\RISC_V|RISCV|Processor|entrada_alu_a[26]~550\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~550_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[26]~549_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][26]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[26]~549_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][26]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[26]~549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][26]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][26]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[26]~549_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~550_combout\);

-- Location: LCCOMB_X26_Y14_N24
\RISC_V|RISCV|Processor|entrada_alu_a[26]~558\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~558_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[26]~555_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[26]~557_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[26]~555_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[26]~550_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|entrada_alu_a[26]~555_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[26]~555_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[26]~557_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[26]~550_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~558_combout\);

-- Location: LCFF_X29_Y18_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][26]~regout\);

-- Location: LCFF_X26_Y20_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][26]~regout\);

-- Location: LCCOMB_X30_Y19_N10
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][26]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[26]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][26]~feeder_combout\);

-- Location: LCFF_X30_Y19_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][26]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][26]~regout\);

-- Location: LCCOMB_X26_Y20_N4
\RISC_V|RISCV|Processor|entrada_alu_a[26]~561\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~561_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|IRC|q\(17))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][26]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][26]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][26]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~561_combout\);

-- Location: LCCOMB_X29_Y18_N6
\RISC_V|RISCV|Processor|entrada_alu_a[26]~562\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~562_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[26]~561_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][26]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[26]~561_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][26]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[26]~561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][26]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][26]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[26]~561_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~562_combout\);

-- Location: LCCOMB_X33_Y18_N4
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][26]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[26]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][26]~feeder_combout\);

-- Location: LCFF_X33_Y18_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][26]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][26]~regout\);

-- Location: LCCOMB_X33_Y18_N30
\RISC_V|RISCV|Processor|entrada_alu_a[26]~564\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~564_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[26]~563_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][26]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[26]~563_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][26]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[26]~563_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][26]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][26]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~564_combout\);

-- Location: LCCOMB_X30_Y18_N22
\RISC_V|RISCV|Processor|entrada_alu_a[26]~565\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~565_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|IRC|q\(16))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[26]~562_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[26]~564_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[26]~562_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[26]~564_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~565_combout\);

-- Location: LCCOMB_X31_Y13_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][26]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[26]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][26]~feeder_combout\);

-- Location: LCFF_X31_Y13_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][26]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][26]~regout\);

-- Location: LCCOMB_X30_Y18_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][26]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[26]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][26]~feeder_combout\);

-- Location: LCFF_X30_Y18_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][26]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][26]~regout\);

-- Location: LCCOMB_X30_Y18_N30
\RISC_V|RISCV|Processor|entrada_alu_a[26]~559\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~559_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][26]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][26]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][26]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][26]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~559_combout\);

-- Location: LCCOMB_X30_Y18_N20
\RISC_V|RISCV|Processor|entrada_alu_a[26]~560\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~560_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[26]~559_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][26]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[26]~559_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][26]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[26]~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][26]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][26]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[26]~559_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~560_combout\);

-- Location: LCCOMB_X29_Y15_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][26]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[26]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][26]~feeder_combout\);

-- Location: LCFF_X29_Y15_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][26]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][26]~regout\);

-- Location: LCFF_X29_Y13_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][26]~regout\);

-- Location: LCCOMB_X29_Y15_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][26]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[26]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][26]~feeder_combout\);

-- Location: LCFF_X29_Y15_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][26]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][26]~regout\);

-- Location: LCCOMB_X30_Y18_N0
\RISC_V|RISCV|Processor|entrada_alu_a[26]~566\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~566_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][26]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][26]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][26]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][26]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~566_combout\);

-- Location: LCCOMB_X30_Y18_N6
\RISC_V|RISCV|Processor|entrada_alu_a[26]~567\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~567_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[26]~566_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][26]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[26]~566_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][26]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[26]~566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][26]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][26]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[26]~566_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~567_combout\);

-- Location: LCCOMB_X30_Y18_N4
\RISC_V|RISCV|Processor|entrada_alu_a[26]~568\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[26]~568_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[26]~565_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[26]~567_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[26]~565_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[26]~560_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|entrada_alu_a[26]~565_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[26]~565_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[26]~560_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[26]~567_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[26]~568_combout\);

-- Location: LCCOMB_X26_Y14_N8
\RISC_V|RISCV|Processor|entrada_alu_a[26]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(26) = (\RISC_V|RISCV|Processor|entrada_alu_a[26]~569_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_a[26]~568_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[26]~569_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[26]~558_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[26]~569_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[26]~558_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[26]~568_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(26));

-- Location: LCCOMB_X23_Y12_N12
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][26]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[26]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][26]~feeder_combout\);

-- Location: LCFF_X23_Y12_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][26]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][26]~regout\);

-- Location: LCCOMB_X27_Y12_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][26]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][26]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][26]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~7_combout\);

-- Location: LCCOMB_X27_Y18_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][26]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][26]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][26]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][26]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~7_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~8_combout\);

-- Location: LCCOMB_X24_Y20_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~5_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~4_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][26]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(20)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~4_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~4_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][26]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][26]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~5_combout\);

-- Location: LCCOMB_X24_Y20_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~3_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~5_combout\ & !\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~3_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~5_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~6_combout\);

-- Location: LCCOMB_X24_Y20_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~8_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~1_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~1_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~8_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~6_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~9_combout\);

-- Location: LCCOMB_X24_Y19_N4
\RISC_V|RISCV|Processor|entrada_alu_b[26]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[26]~19_combout\ = (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(24),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~9_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~19_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[26]~19_combout\);

-- Location: LCCOMB_X25_Y15_N30
\RISC_V|RISCV|Processor|entrada_alu_b[26]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[26]~21_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[26]~19_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_b[26]~20_combout\ & 
-- \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[26]~20_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[26]~19_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[26]~21_combout\);

-- Location: LCCOMB_X13_Y15_N14
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|s_i~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|s_i~0_combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(26) $ (\RISC_V|RISCV|Processor|entrada_alu_b[26]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(26),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[26]~21_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|s_i~0_combout\);

-- Location: LCCOMB_X32_Y14_N28
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][24]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[24]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][24]~feeder_combout\);

-- Location: LCFF_X32_Y14_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][24]~regout\);

-- Location: LCCOMB_X16_Y14_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][24]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[24]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][24]~feeder_combout\);

-- Location: LCFF_X16_Y14_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][24]~regout\);

-- Location: LCCOMB_X32_Y14_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~18_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~17_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][24]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(21))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][24]~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~17_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][24]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][24]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~18_combout\);

-- Location: LCFF_X30_Y15_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][24]~regout\);

-- Location: LCCOMB_X30_Y15_N2
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][24]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[24]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][24]~feeder_combout\);

-- Location: LCFF_X30_Y15_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][24]~regout\);

-- Location: LCCOMB_X30_Y15_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][24]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][24]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][24]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~14_combout\);

-- Location: LCFF_X32_Y16_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][24]~regout\);

-- Location: LCCOMB_X32_Y16_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][24]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][24]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][24]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~14_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][24]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~15_combout\);

-- Location: LCCOMB_X26_Y17_N14
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][24]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[24]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][24]~feeder_combout\);

-- Location: LCFF_X26_Y17_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][24]~regout\);

-- Location: LCCOMB_X30_Y18_N14
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][24]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[24]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][24]~feeder_combout\);

-- Location: LCFF_X30_Y18_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][24]~regout\);

-- Location: LCCOMB_X31_Y17_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][24]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][24]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][24]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][24]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~12_combout\);

-- Location: LCCOMB_X30_Y14_N22
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][24]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[24]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][24]~feeder_combout\);

-- Location: LCFF_X30_Y14_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][24]~regout\);

-- Location: LCCOMB_X30_Y14_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][24]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][24]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][24]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~12_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][24]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~13_combout\);

-- Location: LCCOMB_X31_Y14_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|IRC|q\(20))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~13_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~15_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~13_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~16_combout\);

-- Location: LCCOMB_X33_Y18_N10
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][24]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[24]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][24]~feeder_combout\);

-- Location: LCFF_X33_Y18_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][24]~regout\);

-- Location: LCFF_X32_Y18_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][24]~regout\);

-- Location: LCCOMB_X33_Y18_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][24]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[24]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][24]~feeder_combout\);

-- Location: LCFF_X33_Y18_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][24]~regout\);

-- Location: LCFF_X32_Y18_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][24]~regout\);

-- Location: LCCOMB_X33_Y18_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][24]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][24]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][24]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~10_combout\);

-- Location: LCCOMB_X32_Y18_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][24]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][24]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][24]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][24]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~11_combout\);

-- Location: LCCOMB_X31_Y14_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~18_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~11_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~18_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~16_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~11_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~19_combout\);

-- Location: LCCOMB_X16_Y14_N26
\RISC_V|RISCV|Processor|entrada_alu_b[24]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[24]~25_combout\ = (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~9_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux39~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(24),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~19_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~9_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[24]~25_combout\);

-- Location: LCCOMB_X16_Y14_N18
\RISC_V|RISCV|Processor|entrada_alu_b[24]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[24]~27_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[24]~25_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_b[24]~26_combout\ & 
-- \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[24]~26_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[24]~25_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[24]~27_combout\);

-- Location: LCCOMB_X11_Y14_N26
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~16_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(31) & ((\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(23))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~16_combout\);

-- Location: LCFF_X20_Y17_N21
\RISC_V|RISCV|Processor|IRC|q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a28\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(28));

-- Location: LCCOMB_X24_Y13_N16
\RISC_V|RISCV|Processor|entrada_alu_b[28]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[28]~14_combout\ = (\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(28)))) # (!\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(31),
	datab => \RISC_V|RISCV|Processor|IRC|q\(28),
	datad => \RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[28]~14_combout\);

-- Location: LCCOMB_X12_Y15_N14
\RISC_V|RISCV|Processor|d_in[28]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[28]~114_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & (((\RISC_V|RISCV|Processor|d_in[29]~77_combout\) # (\RISC_V|RAM_c|Mux12~0_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- (\RISC_V|RISCV|Processor|ALUR|q\(28) & (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(28),
	datac => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datad => \RISC_V|RAM_c|Mux12~0_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[28]~114_combout\);

-- Location: LCCOMB_X12_Y15_N24
\RISC_V|RISCV|Processor|d_in[28]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[28]~115_combout\ = (\RISC_V|RISCV|Processor|d_in[28]~114_combout\ & ((\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a4\) # ((!\RISC_V|RISCV|Processor|d_in[29]~77_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|d_in[28]~114_combout\ & (((\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & \RISC_V|RISCV|Processor|PC|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a4\,
	datab => \RISC_V|RISCV|Processor|d_in[28]~114_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datad => \RISC_V|RISCV|Processor|PC|q\(28),
	combout => \RISC_V|RISCV|Processor|d_in[28]~115_combout\);

-- Location: LCCOMB_X26_Y15_N8
\RISC_V|RISCV|Processor|d_in[28]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[28]~116_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[28]~14_combout\) # ((\RISC_V|RISCV|Processor|d_in[28]~115_combout\ & 
-- \RISC_V|RISCV|Processor|d_in[30]~76_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & (\RISC_V|RISCV|Processor|d_in[28]~115_combout\ & ((\RISC_V|RISCV|Processor|d_in[30]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datab => \RISC_V|RISCV|Processor|d_in[28]~115_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[28]~14_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[30]~76_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[28]~116_combout\);

-- Location: LCCOMB_X26_Y13_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][28]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[28]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][28]~feeder_combout\);

-- Location: LCFF_X26_Y13_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][28]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][28]~regout\);

-- Location: LCFF_X20_Y11_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][28]~regout\);

-- Location: LCCOMB_X22_Y12_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~1_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][28]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(20))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~0_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][28]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~0_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][28]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][28]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~1_combout\);

-- Location: LCFF_X18_Y21_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][28]~regout\);

-- Location: LCFF_X18_Y21_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][28]~regout\);

-- Location: LCCOMB_X21_Y21_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][28]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][28]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][28]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~4_combout\);

-- Location: LCCOMB_X21_Y21_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][28]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][28]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][28]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][28]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~4_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~5_combout\);

-- Location: LCFF_X29_Y20_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][28]~regout\);

-- Location: LCFF_X29_Y20_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][28]~regout\);

-- Location: LCCOMB_X29_Y20_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~3_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~2_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][28]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(23))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][28]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~2_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][28]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][28]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~3_combout\);

-- Location: LCCOMB_X21_Y20_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~3_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~5_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~3_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~6_combout\);

-- Location: LCCOMB_X21_Y18_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~9_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~8_combout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(21))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~6_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~1_combout\ & \RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~8_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~1_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~6_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~9_combout\);

-- Location: LCFF_X24_Y13_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][28]~regout\);

-- Location: LCFF_X24_Y13_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][28]~regout\);

-- Location: LCCOMB_X24_Y13_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~18_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~17_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][28]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~17_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~17_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][28]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][28]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~18_combout\);

-- Location: LCCOMB_X32_Y18_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][28]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[28]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][28]~feeder_combout\);

-- Location: LCFF_X32_Y18_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][28]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][28]~regout\);

-- Location: LCCOMB_X30_Y20_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][28]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) 
-- & (((!\RISC_V|RISCV|Processor|IRC|q\(21) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][28]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][28]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~10_combout\);

-- Location: LCFF_X31_Y20_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][28]~regout\);

-- Location: LCCOMB_X31_Y20_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~11_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~10_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][28]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(21))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][28]~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][28]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~10_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][28]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~11_combout\);

-- Location: LCCOMB_X24_Y13_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~19_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~18_combout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(23))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~16_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~11_combout\ & \RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~16_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~18_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~11_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~19_combout\);

-- Location: LCCOMB_X24_Y13_N22
\RISC_V|RISCV|Processor|entrada_alu_b[28]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[28]~13_combout\ = (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~9_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~19_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[28]~13_combout\);

-- Location: LCCOMB_X24_Y13_N0
\RISC_V|RISCV|Processor|entrada_alu_b[28]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[28]~15_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[28]~13_combout\) # ((\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[28]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[28]~14_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[28]~13_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[28]~15_combout\);

-- Location: LCCOMB_X11_Y16_N30
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|s_i~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|s_i~0_combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(28) $ (\RISC_V|RISCV|Processor|entrada_alu_b[28]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(28),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[28]~15_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|s_i~0_combout\);

-- Location: LCFF_X16_Y15_N15
\RISC_V|RISCV|Processor|IRC|q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a27\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(27));

-- Location: LCCOMB_X25_Y15_N22
\RISC_V|RISCV|Processor|entrada_alu_b[27]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[27]~17_combout\ = (\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(27))) # (!\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(27),
	datac => \RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(31),
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[27]~17_combout\);

-- Location: LCCOMB_X25_Y15_N24
\RISC_V|RISCV|Processor|entrada_alu_b[27]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[27]~18_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[27]~16_combout\) # ((\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[27]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[27]~16_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[27]~17_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[27]~18_combout\);

-- Location: LCCOMB_X11_Y15_N18
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|s_i~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|s_i~0_combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(27) $ (\RISC_V|RISCV|Processor|entrada_alu_b[27]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(27),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[27]~18_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|s_i~0_combout\);

-- Location: LCCOMB_X14_Y15_N12
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(26) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[26]~21_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(26) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[26]~21_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[26]~21_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(26),
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X11_Y15_N26
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~0_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|s_i~0_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|c_i_mas_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|s_i~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~0_combout\);

-- Location: LCCOMB_X11_Y15_N0
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~7_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~0_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~6_combout\ & !\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~6_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~7_combout\);

-- Location: LCCOMB_X11_Y15_N12
\RISC_V|RISCV|Processor|pc_in[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[27]~27_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (\RISC_V|RISCV|Processor|ALUR|q\(27))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (((\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(27),
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~7_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[27]~27_combout\);

-- Location: LCFF_X11_Y15_N13
\RISC_V|RISCV|Processor|PC|q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[27]~27_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(27));

-- Location: LCFF_X15_Y11_N5
\RISC_V|RISCV|Processor|PC_IRC|q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(27),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(27));

-- Location: LCCOMB_X15_Y11_N4
\RISC_V|RISCV|Processor|entrada_alu_a[27]~590\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~590_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(27))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & ((\RISC_V|RISCV|Processor|PC_IRC|q\(27)))))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(27),
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(27),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~590_combout\);

-- Location: LCCOMB_X27_Y18_N26
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][27]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[27]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][27]~feeder_combout\);

-- Location: LCFF_X27_Y18_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][27]~regout\);

-- Location: LCFF_X26_Y12_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][27]~regout\);

-- Location: LCFF_X27_Y12_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][27]~regout\);

-- Location: LCCOMB_X27_Y12_N20
\RISC_V|RISCV|Processor|entrada_alu_a[27]~577\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~577_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15)) # (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][27]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][27]~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][27]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][27]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~577_combout\);

-- Location: LCCOMB_X26_Y12_N16
\RISC_V|RISCV|Processor|entrada_alu_a[27]~578\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~578_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[27]~577_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][27]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[27]~577_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][27]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[27]~577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][27]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][27]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[27]~577_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~578_combout\);

-- Location: LCCOMB_X26_Y13_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][27]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[27]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][27]~feeder_combout\);

-- Location: LCFF_X26_Y13_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][27]~regout\);

-- Location: LCFF_X25_Y21_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][27]~regout\);

-- Location: LCCOMB_X20_Y14_N2
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][27]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[27]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][27]~feeder_combout\);

-- Location: LCFF_X20_Y14_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][27]~regout\);

-- Location: LCCOMB_X25_Y21_N2
\RISC_V|RISCV|Processor|entrada_alu_a[27]~570\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~570_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|IRC|q\(15))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][27]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][27]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][27]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~570_combout\);

-- Location: LCCOMB_X26_Y13_N6
\RISC_V|RISCV|Processor|entrada_alu_a[27]~571\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~571_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[27]~570_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][27]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[27]~570_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][27]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[27]~570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][27]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][27]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[27]~570_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~571_combout\);

-- Location: LCFF_X25_Y16_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][27]~regout\);

-- Location: LCCOMB_X25_Y16_N24
\RISC_V|RISCV|Processor|entrada_alu_a[27]~572\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~572_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][27]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][27]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][27]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~572_combout\);

-- Location: LCFF_X26_Y19_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][27]~regout\);

-- Location: LCFF_X27_Y12_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][27]~regout\);

-- Location: LCCOMB_X27_Y12_N12
\RISC_V|RISCV|Processor|entrada_alu_a[27]~573\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~573_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[27]~572_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][27]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[27]~572_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][27]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|entrada_alu_a[27]~572_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[27]~572_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][27]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][27]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~573_combout\);

-- Location: LCFF_X25_Y14_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][27]~regout\);

-- Location: LCCOMB_X20_Y14_N12
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][27]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[27]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][27]~feeder_combout\);

-- Location: LCFF_X20_Y14_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][27]~regout\);

-- Location: LCFF_X25_Y14_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][27]~regout\);

-- Location: LCCOMB_X25_Y14_N12
\RISC_V|RISCV|Processor|entrada_alu_a[27]~574\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~574_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][27]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][27]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][27]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][27]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~574_combout\);

-- Location: LCCOMB_X25_Y14_N26
\RISC_V|RISCV|Processor|entrada_alu_a[27]~575\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~575_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[27]~574_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][27]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[27]~574_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][27]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[27]~574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][27]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][27]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[27]~574_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~575_combout\);

-- Location: LCCOMB_X26_Y12_N10
\RISC_V|RISCV|Processor|entrada_alu_a[27]~576\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~576_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|IRC|q\(17))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[27]~573_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[27]~575_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[27]~573_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[27]~575_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~576_combout\);

-- Location: LCCOMB_X26_Y12_N28
\RISC_V|RISCV|Processor|entrada_alu_a[27]~579\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~579_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[27]~576_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[27]~578_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[27]~576_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[27]~571_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[27]~576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[27]~578_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[27]~571_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[27]~576_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~579_combout\);

-- Location: LCCOMB_X27_Y15_N2
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][27]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[27]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][27]~feeder_combout\);

-- Location: LCFF_X27_Y15_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][27]~regout\);

-- Location: LCFF_X29_Y15_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][27]~regout\);

-- Location: LCCOMB_X29_Y15_N14
\RISC_V|RISCV|Processor|entrada_alu_a[27]~587\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~587_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][27]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][27]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][27]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~587_combout\);

-- Location: LCCOMB_X30_Y15_N6
\RISC_V|RISCV|Processor|entrada_alu_a[27]~588\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~588_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[27]~587_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][27]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[27]~587_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][27]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[27]~587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][27]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][27]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[27]~587_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~588_combout\);

-- Location: LCFF_X29_Y19_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][27]~regout\);

-- Location: LCCOMB_X32_Y17_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][27]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[27]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][27]~feeder_combout\);

-- Location: LCFF_X32_Y17_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][27]~regout\);

-- Location: LCCOMB_X32_Y17_N24
\RISC_V|RISCV|Processor|entrada_alu_a[27]~582\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~582_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][27]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(18) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][27]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][27]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~582_combout\);

-- Location: LCCOMB_X29_Y19_N2
\RISC_V|RISCV|Processor|entrada_alu_a[27]~583\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~583_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[27]~582_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][27]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[27]~582_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][27]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[27]~582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][27]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][27]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[27]~582_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~583_combout\);

-- Location: LCCOMB_X31_Y19_N2
\RISC_V|RISCV|Processor|entrada_alu_a[27]~586\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~586_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[27]~583_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|entrada_alu_a[27]~585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[27]~585_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[27]~583_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~586_combout\);

-- Location: LCCOMB_X31_Y19_N4
\RISC_V|RISCV|Processor|entrada_alu_a[27]~589\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[27]~589_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[27]~586_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[27]~588_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[27]~586_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[27]~581_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[27]~586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[27]~581_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[27]~588_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[27]~586_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[27]~589_combout\);

-- Location: LCCOMB_X15_Y12_N24
\RISC_V|RISCV|Processor|entrada_alu_a[27]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(27) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[27]~590_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[27]~590_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[27]~589_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[27]~590_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[27]~579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[27]~590_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[27]~579_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[27]~589_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(27));

-- Location: LCCOMB_X14_Y15_N2
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(27) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[27]~18_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(27) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[27]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(27),
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[27]~18_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X13_Y15_N12
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~0_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|s_i~0_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|c_i_mas_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|s_i~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~0_combout\);

-- Location: LCCOMB_X13_Y15_N10
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~8_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~0_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~7_combout\ & !\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~7_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~8_combout\);

-- Location: LCFF_X13_Y15_N11
\RISC_V|RISCV|Processor|ALUR|q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(28));

-- Location: LCCOMB_X13_Y15_N6
\RISC_V|RISCV|Processor|pc_in[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[28]~28_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (\RISC_V|RISCV|Processor|ALUR|q\(28))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (((\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(28),
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~8_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[28]~28_combout\);

-- Location: LCFF_X13_Y15_N7
\RISC_V|RISCV|Processor|PC|q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[28]~28_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(28));

-- Location: LCFF_X15_Y11_N15
\RISC_V|RISCV|Processor|PC_IRC|q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(28),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(28));

-- Location: LCCOMB_X15_Y11_N14
\RISC_V|RISCV|Processor|entrada_alu_a[28]~611\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~611_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(28) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (((\RISC_V|RISCV|Processor|PC_IRC|q\(28)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(28),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(28),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~611_combout\);

-- Location: LCFF_X31_Y20_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][28]~regout\);

-- Location: LCFF_X29_Y19_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][28]~regout\);

-- Location: LCCOMB_X29_Y19_N28
\RISC_V|RISCV|Processor|entrada_alu_a[28]~605\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~605_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|IRC|q\(18))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][28]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][28]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][28]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~605_combout\);

-- Location: LCFF_X31_Y19_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][28]~regout\);

-- Location: LCCOMB_X30_Y17_N26
\RISC_V|RISCV|Processor|entrada_alu_a[28]~606\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~606_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[28]~605_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][28]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[28]~605_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][28]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[28]~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][28]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[28]~605_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][28]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~606_combout\);

-- Location: LCCOMB_X27_Y16_N24
\RISC_V|RISCV|Processor|entrada_alu_a[28]~607\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~607_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[28]~604_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (((\RISC_V|RISCV|Processor|entrada_alu_a[28]~606_combout\ & !\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[28]~604_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[28]~606_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~607_combout\);

-- Location: LCFF_X31_Y19_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][28]~regout\);

-- Location: LCFF_X30_Y19_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][28]~regout\);

-- Location: LCCOMB_X31_Y19_N22
\RISC_V|RISCV|Processor|entrada_alu_a[28]~601\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~601_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|IRC|q\(18))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][28]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][28]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][28]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~601_combout\);

-- Location: LCCOMB_X31_Y19_N16
\RISC_V|RISCV|Processor|entrada_alu_a[28]~602\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~602_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[28]~601_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][28]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(17))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[28]~601_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][28]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][28]~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[28]~601_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][28]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~602_combout\);

-- Location: LCCOMB_X27_Y14_N22
\RISC_V|RISCV|Processor|entrada_alu_a[28]~610\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~610_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[28]~607_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[28]~609_combout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(16))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[28]~607_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(16) & \RISC_V|RISCV|Processor|entrada_alu_a[28]~602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[28]~609_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[28]~607_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[28]~602_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~610_combout\);

-- Location: LCFF_X26_Y21_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][28]~regout\);

-- Location: LCCOMB_X25_Y21_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][28]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[28]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][28]~feeder_combout\);

-- Location: LCFF_X25_Y21_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][28]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][28]~regout\);

-- Location: LCCOMB_X21_Y21_N14
\RISC_V|RISCV|Processor|entrada_alu_a[28]~591\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~591_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][28]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][28]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][28]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~591_combout\);

-- Location: LCCOMB_X22_Y12_N20
\RISC_V|RISCV|Processor|entrada_alu_a[28]~592\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~592_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[28]~591_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][28]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[28]~591_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][28]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[28]~591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][28]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][28]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[28]~591_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~592_combout\);

-- Location: LCCOMB_X26_Y18_N12
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][28]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[28]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][28]~feeder_combout\);

-- Location: LCFF_X26_Y18_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][28]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][28]~regout\);

-- Location: LCCOMB_X24_Y14_N14
\RISC_V|RISCV|Processor|entrada_alu_a[28]~593\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~593_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15)) # (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][28]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][28]~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][28]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][28]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~593_combout\);

-- Location: LCCOMB_X23_Y14_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][28]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[28]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][28]~feeder_combout\);

-- Location: LCFF_X23_Y14_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][28]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][28]~regout\);

-- Location: LCCOMB_X24_Y14_N8
\RISC_V|RISCV|Processor|entrada_alu_a[28]~594\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~594_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[28]~593_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][28]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(15))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[28]~593_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(15) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][28]~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[28]~593_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][28]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~594_combout\);

-- Location: LCFF_X20_Y11_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][28]~regout\);

-- Location: LCCOMB_X18_Y21_N30
\RISC_V|RISCV|Processor|entrada_alu_a[28]~595\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~595_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|IRC|q\(15))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][28]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][28]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][28]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~595_combout\);

-- Location: LCCOMB_X22_Y12_N22
\RISC_V|RISCV|Processor|entrada_alu_a[28]~596\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~596_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[28]~595_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][28]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[28]~595_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][28]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[28]~595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][28]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][28]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[28]~595_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~596_combout\);

-- Location: LCCOMB_X23_Y14_N4
\RISC_V|RISCV|Processor|entrada_alu_a[28]~597\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~597_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[28]~594_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(18) & \RISC_V|RISCV|Processor|entrada_alu_a[28]~596_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[28]~594_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[28]~596_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~597_combout\);

-- Location: LCFF_X27_Y18_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[28]~116_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][28]~regout\);

-- Location: LCCOMB_X29_Y20_N18
\RISC_V|RISCV|Processor|entrada_alu_a[28]~598\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~598_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15)) # (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][28]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][28]~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][28]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][28]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~598_combout\);

-- Location: LCCOMB_X29_Y20_N20
\RISC_V|RISCV|Processor|entrada_alu_a[28]~599\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~599_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[28]~598_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][28]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[28]~598_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][28]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[28]~598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][28]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][28]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[28]~598_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~599_combout\);

-- Location: LCCOMB_X23_Y14_N10
\RISC_V|RISCV|Processor|entrada_alu_a[28]~600\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[28]~600_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[28]~597_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[28]~599_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[28]~597_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[28]~592_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[28]~597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[28]~592_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[28]~597_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[28]~599_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[28]~600_combout\);

-- Location: LCCOMB_X23_Y14_N12
\RISC_V|RISCV|Processor|entrada_alu_a[28]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(28) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[28]~611_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[28]~611_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[28]~610_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[28]~611_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[28]~600_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[28]~611_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[28]~610_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[28]~600_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(28));

-- Location: LCCOMB_X11_Y17_N24
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~29_combout\ = (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(28))) # 
-- (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(28),
	datac => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(27),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~29_combout\);

-- Location: LCCOMB_X11_Y17_N2
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~30_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(30)))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(29),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(30),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~30_combout\);

-- Location: LCCOMB_X11_Y17_N8
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~31_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~29_combout\) # ((\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~29_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~30_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~31_combout\);

-- Location: LCCOMB_X8_Y15_N22
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~58_combout\ = (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~31_combout\))) # 
-- (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~50_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~31_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~58_combout\);

-- Location: LCCOMB_X9_Y15_N30
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~51_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~16_combout\) # (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~16_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~58_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~51_combout\);

-- Location: LCCOMB_X14_Y14_N26
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & ((\RISC_V|RISCV|Processor|shamt[4]~4_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\);

-- Location: LCCOMB_X14_Y12_N26
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # ((\RISC_V|RISCV|Processor|shamt[4]~4_combout\) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\);

-- Location: LCCOMB_X14_Y12_N10
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\ = ((!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & (\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & !\RISC_V|RISCV|Processor|shamt[4]~4_combout\))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\);

-- Location: LCCOMB_X10_Y14_N14
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\ = (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & ((!\RISC_V|RISCV|Processor|shamt[4]~4_combout\) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\);

-- Location: LCFF_X31_Y15_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][23]~regout\);

-- Location: LCCOMB_X32_Y15_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][23]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[23]~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][23]~feeder_combout\);

-- Location: LCFF_X32_Y15_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][23]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][23]~regout\);

-- Location: LCCOMB_X31_Y15_N4
\RISC_V|RISCV|Processor|entrada_alu_a[23]~504\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~504_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[23]~503_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][23]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[23]~503_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][23]~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[23]~503_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][23]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][23]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~504_combout\);

-- Location: LCFF_X33_Y18_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][23]~regout\);

-- Location: LCFF_X30_Y15_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][23]~regout\);

-- Location: LCCOMB_X31_Y15_N12
\RISC_V|RISCV|Processor|entrada_alu_a[23]~496\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~496_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][23]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][23]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][23]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][23]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~496_combout\);

-- Location: LCCOMB_X32_Y15_N4
\RISC_V|RISCV|Processor|entrada_alu_a[23]~497\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~497_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[23]~496_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][23]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[23]~496_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][23]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[23]~496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][23]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][23]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[23]~496_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~497_combout\);

-- Location: LCCOMB_X32_Y15_N24
\RISC_V|RISCV|Processor|entrada_alu_a[23]~505\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~505_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[23]~502_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[23]~504_combout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(16))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[23]~502_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[23]~497_combout\ & \RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[23]~502_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[23]~504_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[23]~497_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~505_combout\);

-- Location: LCFF_X22_Y11_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][23]~regout\);

-- Location: LCFF_X22_Y11_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][23]~regout\);

-- Location: LCFF_X25_Y11_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][23]~regout\);

-- Location: LCCOMB_X22_Y11_N14
\RISC_V|RISCV|Processor|entrada_alu_a[23]~486\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~486_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|IRC|q\(15))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][23]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][23]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][23]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~486_combout\);

-- Location: LCCOMB_X22_Y11_N20
\RISC_V|RISCV|Processor|entrada_alu_a[23]~487\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~487_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[23]~486_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][23]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[23]~486_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][23]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[23]~486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][23]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[23]~486_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][23]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~487_combout\);

-- Location: LCCOMB_X25_Y16_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][23]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[23]~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][23]~feeder_combout\);

-- Location: LCFF_X25_Y16_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][23]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][23]~regout\);

-- Location: LCCOMB_X25_Y16_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][23]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[23]~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][23]~feeder_combout\);

-- Location: LCFF_X25_Y16_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][23]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][23]~regout\);

-- Location: LCCOMB_X25_Y16_N22
\RISC_V|RISCV|Processor|entrada_alu_a[23]~488\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~488_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][23]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][23]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][23]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~488_combout\);

-- Location: LCFF_X26_Y18_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][23]~regout\);

-- Location: LCCOMB_X27_Y16_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][23]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[23]~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][23]~feeder_combout\);

-- Location: LCFF_X27_Y16_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][23]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][23]~regout\);

-- Location: LCCOMB_X26_Y16_N30
\RISC_V|RISCV|Processor|entrada_alu_a[23]~489\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~489_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[23]~488_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][23]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[23]~488_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][23]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|entrada_alu_a[23]~488_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[23]~488_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][23]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][23]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~489_combout\);

-- Location: LCCOMB_X26_Y15_N0
\RISC_V|RISCV|Processor|entrada_alu_a[23]~492\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~492_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18)) # (\RISC_V|RISCV|Processor|entrada_alu_a[23]~489_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[23]~491_combout\ & (!\RISC_V|RISCV|Processor|IRC|q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[23]~491_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[23]~489_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~492_combout\);

-- Location: LCCOMB_X26_Y15_N26
\RISC_V|RISCV|Processor|entrada_alu_a[23]~495\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[23]~495_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[23]~492_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[23]~494_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[23]~492_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[23]~487_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[23]~492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[23]~494_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[23]~487_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[23]~492_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[23]~495_combout\);

-- Location: LCCOMB_X26_Y15_N10
\RISC_V|RISCV|Processor|entrada_alu_a[23]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(23) = (\RISC_V|RISCV|Processor|entrada_alu_a[23]~506_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_a[23]~505_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[23]~506_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[23]~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[23]~506_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[23]~505_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[23]~495_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(23));

-- Location: LCCOMB_X12_Y15_N20
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|s_i~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|s_i~2_combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(23) $ (\RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(23),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|s_i~2_combout\);

-- Location: LCCOMB_X8_Y15_N12
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~0_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~59_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|s_i~2_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~59_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|s_i~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~0_combout\);

-- Location: LCCOMB_X9_Y17_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~1_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(23) & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~0_combout\) # ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(23) & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(23),
	datab => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~1_combout\);

-- Location: LCCOMB_X14_Y12_N4
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\ = ((!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & \RISC_V|RISCV|Processor|shamt[4]~4_combout\)) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\);

-- Location: LCCOMB_X9_Y16_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~1_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~50_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~50_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~2_combout\);

-- Location: LCCOMB_X22_Y16_N14
\RISC_V|RISCV|Processor|pc_in[10]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[10]~9_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (((\RISC_V|RISCV|Processor|ALUR|q\(10))))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(10),
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~6_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[10]~9_combout\);

-- Location: LCFF_X22_Y16_N15
\RISC_V|RISCV|Processor|PC|q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[10]~9_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(10));

-- Location: LCFF_X15_Y11_N1
\RISC_V|RISCV|Processor|PC_IRC|q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(10),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(10));

-- Location: LCCOMB_X15_Y11_N0
\RISC_V|RISCV|Processor|entrada_alu_a[10]~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~212_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(10) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (((\RISC_V|RISCV|Processor|PC_IRC|q\(10)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(10),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(10),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~212_combout\);

-- Location: LCCOMB_X10_Y15_N6
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~17_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(31))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(30),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~17_combout\);

-- Location: LCCOMB_X11_Y18_N22
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~23_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~22_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~17_combout\ & 
-- \RISC_V|RISCV|Processor|shamt[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~22_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~17_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~23_combout\);

-- Location: LCCOMB_X10_Y18_N6
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~61_combout\ = (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~23_combout\))) # 
-- (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~18_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~23_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~61_combout\);

-- Location: LCCOMB_X10_Y15_N26
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~52_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~16_combout\) # (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~16_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~61_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~52_combout\);

-- Location: LCCOMB_X10_Y15_N28
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~6_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~5_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a\(31))) # (!\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~5_combout\ & (\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~5_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~52_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~6_combout\);

-- Location: LCCOMB_X20_Y17_N24
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|s_i~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|s_i~0_combout\ = \RISC_V|RISCV|Processor|entrada_alu_b[24]~27_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_a\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[24]~27_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(24),
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|s_i~0_combout\);

-- Location: LCCOMB_X13_Y15_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~0_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|s_i~0_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|c_i_mas_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|s_i~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~0_combout\);

-- Location: LCCOMB_X12_Y15_N4
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~7_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~0_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~6_combout\ & !\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~6_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~7_combout\);

-- Location: LCFF_X12_Y15_N5
\RISC_V|RISCV|Processor|ALUR|q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(24));

-- Location: LCCOMB_X12_Y15_N16
\RISC_V|RISCV|Processor|pc_in[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[24]~24_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (((\RISC_V|RISCV|Processor|ALUR|q\(24))))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(24),
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~7_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[24]~24_combout\);

-- Location: LCFF_X12_Y15_N17
\RISC_V|RISCV|Processor|PC|q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[24]~24_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(24));

-- Location: LCFF_X16_Y14_N17
\RISC_V|RISCV|Processor|PC_IRC|q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(24),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(24));

-- Location: LCCOMB_X16_Y14_N16
\RISC_V|RISCV|Processor|entrada_alu_a[24]~527\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~527_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(24))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & ((\RISC_V|RISCV|Processor|PC_IRC|q\(24)))))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(24),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(24),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~527_combout\);

-- Location: LCCOMB_X32_Y14_N2
\RISC_V|RISCV|Processor|entrada_alu_a[24]~524\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~524_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][24]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][24]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][24]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~524_combout\);

-- Location: LCCOMB_X27_Y14_N0
\RISC_V|RISCV|Processor|entrada_alu_a[24]~525\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~525_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[24]~524_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][24]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[24]~524_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][24]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[24]~524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][24]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[24]~524_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][24]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~525_combout\);

-- Location: LCFF_X31_Y17_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][24]~regout\);

-- Location: LCCOMB_X31_Y17_N18
\RISC_V|RISCV|Processor|entrada_alu_a[24]~517\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~517_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][24]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][24]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][24]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][24]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~517_combout\);

-- Location: LCCOMB_X32_Y14_N6
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][24]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[24]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[24]~104_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][24]~feeder_combout\);

-- Location: LCFF_X32_Y14_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][24]~regout\);

-- Location: LCCOMB_X30_Y14_N24
\RISC_V|RISCV|Processor|entrada_alu_a[24]~518\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~518_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[24]~517_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][24]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(17))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[24]~517_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][24]~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][24]~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[24]~517_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][24]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~518_combout\);

-- Location: LCCOMB_X32_Y18_N4
\RISC_V|RISCV|Processor|entrada_alu_a[24]~520\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~520_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[24]~519_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][24]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[24]~519_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][24]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[24]~519_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][24]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][24]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~520_combout\);

-- Location: LCCOMB_X30_Y15_N20
\RISC_V|RISCV|Processor|entrada_alu_a[24]~521\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~521_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][24]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][24]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][24]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~521_combout\);

-- Location: LCCOMB_X32_Y18_N22
\RISC_V|RISCV|Processor|entrada_alu_a[24]~522\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~522_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[24]~521_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][24]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[24]~521_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][24]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[24]~521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][24]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][24]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[24]~521_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~522_combout\);

-- Location: LCCOMB_X32_Y18_N24
\RISC_V|RISCV|Processor|entrada_alu_a[24]~523\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~523_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15)) # ((\RISC_V|RISCV|Processor|entrada_alu_a[24]~520_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[24]~522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[24]~520_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[24]~522_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~523_combout\);

-- Location: LCCOMB_X27_Y14_N30
\RISC_V|RISCV|Processor|entrada_alu_a[24]~526\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[24]~526_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[24]~523_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[24]~525_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[24]~523_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[24]~518_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[24]~523_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[24]~525_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[24]~518_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[24]~523_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[24]~526_combout\);

-- Location: LCCOMB_X26_Y14_N4
\RISC_V|RISCV|Processor|entrada_alu_a[24]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(24) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[24]~527_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[24]~527_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[24]~526_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[24]~527_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[24]~516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[24]~516_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[24]~527_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[24]~526_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(24));

-- Location: LCCOMB_X11_Y18_N16
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~12_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(26))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(26),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(24),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~12_combout\);

-- Location: LCCOMB_X11_Y13_N8
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~54_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~16_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~41_combout\ & 
-- !\RISC_V|RISCV|Processor|shamt[3]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~41_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~16_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~54_combout\);

-- Location: LCCOMB_X11_Y14_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\ = (\RISC_V|RISCV|Processor|shamt[4]~4_combout\) # ((\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & !\RISC_V|RISCV|Processor|shamt[3]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\);

-- Location: LCFF_X15_Y11_N17
\RISC_V|RISCV|Processor|PC_IRC|q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(11),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(11));

-- Location: LCCOMB_X15_Y11_N16
\RISC_V|RISCV|Processor|entrada_alu_a[11]~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~254_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(11) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (((\RISC_V|RISCV|Processor|PC_IRC|q\(11)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(11),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(11),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~254_combout\);

-- Location: LCFF_X23_Y19_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][11]~regout\);

-- Location: LCCOMB_X18_Y19_N4
\RISC_V|RISCV|Processor|entrada_alu_a[11]~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~251_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][11]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][11]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][11]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][11]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~251_combout\);

-- Location: LCFF_X23_Y19_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][11]~regout\);

-- Location: LCCOMB_X23_Y19_N12
\RISC_V|RISCV|Processor|entrada_alu_a[11]~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~252_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[11]~251_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][11]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[11]~251_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][11]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[11]~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][11]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[11]~251_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][11]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~252_combout\);

-- Location: LCCOMB_X24_Y18_N22
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][11]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[11]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][11]~feeder_combout\);

-- Location: LCFF_X24_Y18_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][11]~regout\);

-- Location: LCCOMB_X16_Y18_N14
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][11]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[11]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][11]~feeder_combout\);

-- Location: LCFF_X16_Y18_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][11]~regout\);

-- Location: LCFF_X23_Y20_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][11]~regout\);

-- Location: LCCOMB_X24_Y18_N26
\RISC_V|RISCV|Processor|entrada_alu_a[11]~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~246_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][11]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][11]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][11]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][11]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~246_combout\);

-- Location: LCCOMB_X24_Y18_N28
\RISC_V|RISCV|Processor|entrada_alu_a[11]~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~247_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[11]~246_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][11]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[11]~246_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][11]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[11]~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][11]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][11]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[11]~246_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~247_combout\);

-- Location: LCCOMB_X21_Y12_N22
\RISC_V|RISCV|Processor|entrada_alu_a[11]~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~250_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[11]~247_combout\) # (\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[11]~249_combout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[11]~249_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[11]~247_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~250_combout\);

-- Location: LCCOMB_X21_Y12_N20
\RISC_V|RISCV|Processor|entrada_alu_a[11]~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~253_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[11]~250_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[11]~252_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[11]~250_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[11]~245_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[11]~250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[11]~245_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[11]~252_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[11]~250_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~253_combout\);

-- Location: LCFF_X25_Y13_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][11]~regout\);

-- Location: LCFF_X26_Y12_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][11]~regout\);

-- Location: LCFF_X25_Y13_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][11]~regout\);

-- Location: LCCOMB_X26_Y12_N12
\RISC_V|RISCV|Processor|entrada_alu_a[11]~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~241_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|IRC|q\(16))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][11]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][11]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][11]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~241_combout\);

-- Location: LCFF_X25_Y12_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][11]~regout\);

-- Location: LCCOMB_X25_Y12_N6
\RISC_V|RISCV|Processor|entrada_alu_a[11]~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~242_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[11]~241_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][11]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[11]~241_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][11]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[11]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][11]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[11]~241_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][11]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~242_combout\);

-- Location: LCFF_X23_Y11_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][11]~regout\);

-- Location: LCFF_X23_Y11_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][11]~regout\);

-- Location: LCCOMB_X23_Y11_N10
\RISC_V|RISCV|Processor|entrada_alu_a[11]~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~234_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][11]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][11]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][11]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~234_combout\);

-- Location: LCCOMB_X16_Y12_N2
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][11]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[11]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][11]~feeder_combout\);

-- Location: LCFF_X16_Y12_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][11]~regout\);

-- Location: LCCOMB_X21_Y12_N12
\RISC_V|RISCV|Processor|entrada_alu_a[11]~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~235_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[11]~234_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][11]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[11]~234_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][11]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[11]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][11]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[11]~234_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][11]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~235_combout\);

-- Location: LCCOMB_X21_Y12_N28
\RISC_V|RISCV|Processor|entrada_alu_a[11]~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[11]~243_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[11]~240_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[11]~242_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[11]~240_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[11]~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[11]~240_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[11]~242_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[11]~235_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[11]~243_combout\);

-- Location: LCCOMB_X21_Y12_N30
\RISC_V|RISCV|Processor|entrada_alu_a[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(11) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[11]~254_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[11]~254_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[11]~253_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[11]~254_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[11]~243_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[11]~254_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[11]~253_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[11]~243_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(11));

-- Location: LCCOMB_X10_Y18_N20
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~45_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~10_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~10_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~17_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~45_combout\);

-- Location: LCCOMB_X15_Y11_N8
\RISC_V|RISCV|Processor|PC|q[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|PC|q[5]~feeder_combout\ = \RISC_V|RISCV|Processor|pc_in[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|pc_in[5]~6_combout\,
	combout => \RISC_V|RISCV|Processor|PC|q[5]~feeder_combout\);

-- Location: LCFF_X15_Y11_N9
\RISC_V|RISCV|Processor|PC|q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|PC|q[5]~feeder_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(5));

-- Location: LCFF_X15_Y11_N3
\RISC_V|RISCV|Processor|PC_IRC|q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(5),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(5));

-- Location: LCCOMB_X15_Y11_N2
\RISC_V|RISCV|Processor|entrada_alu_a[5]~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~149_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(5) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (((\RISC_V|RISCV|Processor|PC_IRC|q\(5)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(5),
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(5),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~149_combout\);

-- Location: LCCOMB_X21_Y10_N28
\Guardar_valor_e_p|q[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Guardar_valor_e_p|q[5]~7_combout\ = (\Recept|i4|registro\(5) & \Recept|i1|estado_act.bien2~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i4|registro\(5),
	datac => \Recept|i1|estado_act.bien2~regout\,
	combout => \Guardar_valor_e_p|q[5]~7_combout\);

-- Location: LCFF_X21_Y10_N29
\Guardar_valor_e_p|q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Guardar_valor_e_p|q[5]~7_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Guardar_valor_e_p|q[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Guardar_valor_e_p|q\(5));

-- Location: LCCOMB_X19_Y17_N30
\RISC_V|PEP_C1|q[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|PEP_C1|q[5]~feeder_combout\ = \Guardar_valor_e_p|q\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Guardar_valor_e_p|q\(5),
	combout => \RISC_V|PEP_C1|q[5]~feeder_combout\);

-- Location: LCFF_X19_Y17_N31
\RISC_V|PEP_C1|q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|PEP_C1|q[5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|PEP_C1|q\(5));

-- Location: LCFF_X19_Y17_N23
\RISC_V|PEP_C2|q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|PEP_C1|q\(5),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|PEP_C2|q\(5));

-- Location: LCCOMB_X16_Y12_N20
\RISC_V|RAM_c|din_2[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_2[2]~5_combout\ = (\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(13) & (\RISC_V|RISCV|Processor|entrada_alu_b[18]~44_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~20_combout\))))) # (!\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[18]~44_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr15~combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(13),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~20_combout\,
	combout => \RISC_V|RAM_c|din_2[2]~5_combout\);

-- Location: LCCOMB_X25_Y18_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][4]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[4]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][4]~feeder_combout\);

-- Location: LCFF_X25_Y18_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][4]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][4]~regout\);

-- Location: LCCOMB_X21_Y18_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][4]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[4]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][4]~feeder_combout\);

-- Location: LCFF_X21_Y18_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][4]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][4]~regout\);

-- Location: LCCOMB_X21_Y16_N4
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][4]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[4]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][4]~feeder_combout\);

-- Location: LCFF_X21_Y16_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][4]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][4]~regout\);

-- Location: LCFF_X22_Y19_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][4]~regout\);

-- Location: LCCOMB_X21_Y16_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21)) # (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][4]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][4]~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][4]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][4]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~10_combout\);

-- Location: LCCOMB_X21_Y18_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][4]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][4]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][4]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][4]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~11_combout\);

-- Location: LCCOMB_X23_Y19_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][4]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[4]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][4]~feeder_combout\);

-- Location: LCFF_X23_Y19_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][4]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][4]~regout\);

-- Location: LCFF_X22_Y18_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][4]~regout\);

-- Location: LCFF_X24_Y17_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][4]~regout\);

-- Location: LCCOMB_X24_Y17_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][4]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][4]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][4]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][4]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~17_combout\);

-- Location: LCCOMB_X22_Y18_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][4]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][4]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][4]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][4]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~17_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~18_combout\);

-- Location: LCFF_X21_Y19_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][4]~regout\);

-- Location: LCFF_X20_Y17_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][4]~regout\);

-- Location: LCFF_X22_Y19_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][4]~regout\);

-- Location: LCCOMB_X20_Y17_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][4]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][4]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][4]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~14_combout\);

-- Location: LCCOMB_X21_Y19_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][4]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][4]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][4]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][4]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~14_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~15_combout\);

-- Location: LCCOMB_X24_Y18_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][4]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[4]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][4]~feeder_combout\);

-- Location: LCFF_X24_Y18_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][4]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][4]~regout\);

-- Location: LCFF_X23_Y18_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][4]~regout\);

-- Location: LCCOMB_X23_Y18_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][4]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][4]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][4]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][4]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~12_combout\);

-- Location: LCCOMB_X24_Y18_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][4]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][4]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][4]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][4]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~13_combout\);

-- Location: LCCOMB_X20_Y18_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~13_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~15_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~13_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~16_combout\);

-- Location: LCCOMB_X20_Y18_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~18_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~11_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~11_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~18_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~16_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~19_combout\);

-- Location: LCCOMB_X20_Y18_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~20_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~9_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~19_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~9_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~20_combout\);

-- Location: LCCOMB_X8_Y14_N18
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~16_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(9)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(11),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(9),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~16_combout\);

-- Location: LCFF_X15_Y14_N13
\RISC_V|RISCV|Processor|PC_IRC|q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(12),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(12));

-- Location: LCCOMB_X15_Y14_N12
\RISC_V|RISCV|Processor|entrada_alu_a[12]~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~275_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(12))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & ((\RISC_V|RISCV|Processor|PC_IRC|q\(12)))))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(12),
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(12),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~275_combout\);

-- Location: LCCOMB_X23_Y21_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][12]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[12]~126_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][12]~feeder_combout\);

-- Location: LCFF_X23_Y21_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][12]~regout\);

-- Location: LCCOMB_X27_Y20_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][12]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[12]~126_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][12]~feeder_combout\);

-- Location: LCFF_X27_Y20_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][12]~regout\);

-- Location: LCCOMB_X23_Y21_N30
\RISC_V|RISCV|Processor|entrada_alu_a[12]~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~262_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][12]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][12]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][12]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][12]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~262_combout\);

-- Location: LCCOMB_X15_Y21_N10
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][12]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[12]~126_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][12]~feeder_combout\);

-- Location: LCFF_X15_Y21_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][12]~regout\);

-- Location: LCCOMB_X23_Y21_N18
\RISC_V|RISCV|Processor|entrada_alu_a[12]~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~263_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[12]~262_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][12]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(16))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[12]~262_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][12]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][12]~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[12]~262_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][12]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~263_combout\);

-- Location: LCFF_X16_Y17_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][12]~regout\);

-- Location: LCCOMB_X26_Y21_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][12]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[12]~126_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][12]~feeder_combout\);

-- Location: LCFF_X26_Y21_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][12]~regout\);

-- Location: LCCOMB_X27_Y20_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][12]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[12]~126_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][12]~feeder_combout\);

-- Location: LCFF_X27_Y20_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][12]~regout\);

-- Location: LCCOMB_X26_Y21_N10
\RISC_V|RISCV|Processor|entrada_alu_a[12]~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~255_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][12]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][12]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][12]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][12]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~255_combout\);

-- Location: LCCOMB_X21_Y21_N16
\RISC_V|RISCV|Processor|entrada_alu_a[12]~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~256_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[12]~255_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][12]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[12]~255_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][12]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[12]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][12]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][12]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[12]~255_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~256_combout\);

-- Location: LCFF_X18_Y12_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][12]~regout\);

-- Location: LCFF_X18_Y12_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][12]~regout\);

-- Location: LCCOMB_X18_Y12_N4
\RISC_V|RISCV|Processor|entrada_alu_a[12]~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~259_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][12]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][12]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][12]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~259_combout\);

-- Location: LCFF_X18_Y17_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][12]~regout\);

-- Location: LCCOMB_X18_Y17_N2
\RISC_V|RISCV|Processor|entrada_alu_a[12]~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~260_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[12]~259_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][12]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[12]~259_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][12]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|entrada_alu_a[12]~259_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[12]~259_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][12]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][12]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~260_combout\);

-- Location: LCFF_X18_Y17_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][12]~regout\);

-- Location: LCFF_X18_Y18_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][12]~regout\);

-- Location: LCFF_X18_Y20_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][12]~regout\);

-- Location: LCCOMB_X18_Y20_N0
\RISC_V|RISCV|Processor|entrada_alu_a[12]~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~257_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][12]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][12]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][12]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][12]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~257_combout\);

-- Location: LCCOMB_X18_Y20_N26
\RISC_V|RISCV|Processor|entrada_alu_a[12]~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~258_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[12]~257_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][12]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[12]~257_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][12]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[12]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][12]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][12]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[12]~257_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~258_combout\);

-- Location: LCCOMB_X21_Y20_N2
\RISC_V|RISCV|Processor|entrada_alu_a[12]~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~261_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|IRC|q\(18))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[12]~258_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|entrada_alu_a[12]~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[12]~260_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[12]~258_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~261_combout\);

-- Location: LCCOMB_X21_Y20_N4
\RISC_V|RISCV|Processor|entrada_alu_a[12]~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~264_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[12]~261_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[12]~263_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[12]~261_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[12]~256_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[12]~261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[12]~263_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[12]~256_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[12]~261_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~264_combout\);

-- Location: LCFF_X18_Y19_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][12]~regout\);

-- Location: LCFF_X19_Y20_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][12]~regout\);

-- Location: LCCOMB_X18_Y19_N0
\RISC_V|RISCV|Processor|entrada_alu_a[12]~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~273_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[12]~272_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][12]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(17))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[12]~272_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][12]~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[12]~272_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][12]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][12]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~273_combout\);

-- Location: LCFF_X21_Y21_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][12]~regout\);

-- Location: LCCOMB_X22_Y21_N4
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][12]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[12]~126_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][12]~feeder_combout\);

-- Location: LCFF_X22_Y21_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][12]~regout\);

-- Location: LCFF_X23_Y20_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][12]~regout\);

-- Location: LCCOMB_X23_Y20_N30
\RISC_V|RISCV|Processor|entrada_alu_a[12]~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~265_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][12]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][12]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][12]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~265_combout\);

-- Location: LCCOMB_X21_Y21_N20
\RISC_V|RISCV|Processor|entrada_alu_a[12]~266\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~266_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[12]~265_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][12]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(17))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[12]~265_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][12]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][12]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][12]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[12]~265_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~266_combout\);

-- Location: LCFF_X25_Y18_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][12]~regout\);

-- Location: LCCOMB_X22_Y21_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][12]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[12]~126_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][12]~feeder_combout\);

-- Location: LCFF_X22_Y21_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][12]~regout\);

-- Location: LCFF_X30_Y19_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][12]~regout\);

-- Location: LCCOMB_X22_Y21_N20
\RISC_V|RISCV|Processor|entrada_alu_a[12]~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~267_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][12]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][12]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][12]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~267_combout\);

-- Location: LCCOMB_X25_Y18_N4
\RISC_V|RISCV|Processor|entrada_alu_a[12]~268\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~268_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[12]~267_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][12]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[12]~267_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][12]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[12]~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][12]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][12]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[12]~267_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~268_combout\);

-- Location: LCCOMB_X21_Y20_N6
\RISC_V|RISCV|Processor|entrada_alu_a[12]~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~271_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15)) # (\RISC_V|RISCV|Processor|entrada_alu_a[12]~268_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[12]~270_combout\ & (!\RISC_V|RISCV|Processor|IRC|q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[12]~270_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[12]~268_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~271_combout\);

-- Location: LCCOMB_X21_Y20_N12
\RISC_V|RISCV|Processor|entrada_alu_a[12]~274\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[12]~274_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[12]~271_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[12]~273_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[12]~271_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[12]~266_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[12]~271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[12]~273_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[12]~266_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[12]~271_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[12]~274_combout\);

-- Location: LCCOMB_X21_Y20_N10
\RISC_V|RISCV|Processor|entrada_alu_a[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(12) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[12]~275_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[12]~275_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[12]~274_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[12]~275_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[12]~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[12]~275_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[12]~264_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[12]~274_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(12));

-- Location: LCCOMB_X8_Y14_N14
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~64_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(10)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(12),
	datac => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(10),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X8_Y14_N16
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~65_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~16_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~16_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~64_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X15_Y11_N30
\RISC_V|RISCV|Processor|pc_in[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[8]~8_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (((\RISC_V|RISCV|Processor|ALUR|q\(8))))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(8),
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~6_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[8]~8_combout\);

-- Location: LCFF_X15_Y11_N31
\RISC_V|RISCV|Processor|PC|q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[8]~8_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(8));

-- Location: LCFF_X15_Y11_N23
\RISC_V|RISCV|Processor|PC_IRC|q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(8),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(8));

-- Location: LCCOMB_X15_Y11_N22
\RISC_V|RISCV|Processor|entrada_alu_a[8]~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~191_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & ((\RISC_V|RISCV|Processor|PC|q\(8)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC_IRC|q\(8))))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(8),
	datad => \RISC_V|RISCV|Processor|PC|q\(8),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~191_combout\);

-- Location: LCFF_X15_Y12_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][8]~regout\);

-- Location: LCCOMB_X18_Y12_N26
\RISC_V|RISCV|Processor|entrada_alu_a[8]~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~175_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][8]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][8]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][8]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][8]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~175_combout\);

-- Location: LCCOMB_X20_Y13_N14
\RISC_V|RISCV|Processor|entrada_alu_a[8]~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~176_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[8]~175_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][8]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[8]~175_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][8]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[8]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][8]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][8]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[8]~175_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~176_combout\);

-- Location: LCFF_X20_Y13_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][8]~regout\);

-- Location: LCCOMB_X22_Y13_N26
\RISC_V|RISCV|Processor|entrada_alu_a[8]~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~173_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][8]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][8]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][8]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~173_combout\);

-- Location: LCCOMB_X20_Y13_N12
\RISC_V|RISCV|Processor|entrada_alu_a[8]~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~174_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[8]~173_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][8]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[8]~173_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][8]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[8]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][8]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][8]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[8]~173_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~174_combout\);

-- Location: LCCOMB_X20_Y13_N28
\RISC_V|RISCV|Processor|entrada_alu_a[8]~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~177_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[8]~174_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|entrada_alu_a[8]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[8]~176_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[8]~174_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~177_combout\);

-- Location: LCFF_X21_Y14_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][8]~regout\);

-- Location: LCCOMB_X21_Y14_N24
\RISC_V|RISCV|Processor|entrada_alu_a[8]~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~178_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|IRC|q\(15))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][8]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][8]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][8]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~178_combout\);

-- Location: LCFF_X20_Y13_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][8]~regout\);

-- Location: LCCOMB_X20_Y13_N16
\RISC_V|RISCV|Processor|entrada_alu_a[8]~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~179_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[8]~178_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][8]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[8]~178_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][8]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[8]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][8]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[8]~178_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][8]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~179_combout\);

-- Location: LCFF_X16_Y16_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][8]~regout\);

-- Location: LCCOMB_X22_Y13_N18
\RISC_V|RISCV|Processor|entrada_alu_a[8]~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~171_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][8]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][8]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][8]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~171_combout\);

-- Location: LCCOMB_X16_Y17_N14
\RISC_V|RISCV|Processor|entrada_alu_a[8]~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~172_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[8]~171_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][8]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[8]~171_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][8]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[8]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][8]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[8]~171_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][8]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~172_combout\);

-- Location: LCCOMB_X20_Y13_N26
\RISC_V|RISCV|Processor|entrada_alu_a[8]~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[8]~180_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[8]~177_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[8]~179_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[8]~177_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[8]~172_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|entrada_alu_a[8]~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[8]~177_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[8]~179_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[8]~172_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[8]~180_combout\);

-- Location: LCCOMB_X20_Y13_N2
\RISC_V|RISCV|Processor|entrada_alu_a[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(8) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[8]~191_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[8]~191_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[8]~190_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[8]~191_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[8]~180_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[8]~190_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[8]~191_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[8]~180_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(8));

-- Location: LCCOMB_X21_Y10_N20
\Guardar_valor_e_p|q[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Guardar_valor_e_p|q[6]~8_combout\ = (\Recept|i4|registro\(6) & \Recept|i1|estado_act.bien2~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i4|registro\(6),
	datac => \Recept|i1|estado_act.bien2~regout\,
	combout => \Guardar_valor_e_p|q[6]~8_combout\);

-- Location: LCFF_X21_Y10_N21
\Guardar_valor_e_p|q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Guardar_valor_e_p|q[6]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Guardar_valor_e_p|q[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Guardar_valor_e_p|q\(6));

-- Location: LCCOMB_X20_Y16_N28
\RISC_V|PEP_C1|q[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|PEP_C1|q[6]~feeder_combout\ = \Guardar_valor_e_p|q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Guardar_valor_e_p|q\(6),
	combout => \RISC_V|PEP_C1|q[6]~feeder_combout\);

-- Location: LCFF_X20_Y16_N29
\RISC_V|PEP_C1|q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|PEP_C1|q[6]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|PEP_C1|q\(6));

-- Location: LCFF_X20_Y20_N31
\RISC_V|PEP_C2|q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|PEP_C1|q\(6),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|PEP_C2|q\(6));

-- Location: LCCOMB_X19_Y16_N20
\RISC_V|RISCV|Processor|d_in[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[1]~10_combout\ = (\RISC_V|RISCV|Processor|ALUR|q\(1)) # ((\RISC_V|RISCV|Processor|ALUR|q\(0) & ((!\RISC_V|RISCV|Processor|IRC|q\(12)) # (!\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(0),
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr15~combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(12),
	datad => \RISC_V|RISCV|Processor|ALUR|q\(1),
	combout => \RISC_V|RISCV|Processor|d_in[1]~10_combout\);

-- Location: LCCOMB_X19_Y16_N18
\RISC_V|RISCV|Processor|d_in[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[1]~11_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~10_combout\ & (!\RISC_V|RISCV|Processor|ALUR|q\(31) & ((!\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\) # (!\RISC_V|RISCV|Processor|IRC|q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(13),
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr15~combout\,
	datac => \RISC_V|RISCV|Processor|d_in[1]~10_combout\,
	datad => \RISC_V|RISCV|Processor|ALUR|q\(31),
	combout => \RISC_V|RISCV|Processor|d_in[1]~11_combout\);

-- Location: LCFF_X18_Y21_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][5]~regout\);

-- Location: LCCOMB_X18_Y21_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][5]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][5]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][5]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~4_combout\);

-- Location: LCCOMB_X18_Y13_N6
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][5]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[5]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][5]~feeder_combout\);

-- Location: LCFF_X18_Y13_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][5]~regout\);

-- Location: LCCOMB_X18_Y20_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][5]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][5]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][5]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~4_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][5]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~5_combout\);

-- Location: LCCOMB_X19_Y17_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~3_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~5_combout\ & !\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~3_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~5_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~6_combout\);

-- Location: LCCOMB_X16_Y17_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][5]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[5]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][5]~feeder_combout\);

-- Location: LCFF_X16_Y17_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][5]~regout\);

-- Location: LCCOMB_X24_Y14_N28
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][5]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[5]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][5]~feeder_combout\);

-- Location: LCFF_X24_Y14_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][5]~regout\);

-- Location: LCCOMB_X16_Y17_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][5]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[5]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][5]~feeder_combout\);

-- Location: LCFF_X16_Y17_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][5]~regout\);

-- Location: LCCOMB_X24_Y14_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][5]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][5]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][5]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~7_combout\);

-- Location: LCCOMB_X16_Y17_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][5]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][5]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][5]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][5]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~7_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~8_combout\);

-- Location: LCCOMB_X19_Y17_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~8_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~1_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~1_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~6_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~8_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~9_combout\);

-- Location: LCFF_X24_Y17_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][5]~regout\);

-- Location: LCFF_X24_Y15_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][5]~regout\);

-- Location: LCCOMB_X24_Y17_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~18_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~17_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][5]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~17_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~17_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][5]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][5]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~18_combout\);

-- Location: LCFF_X22_Y19_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][5]~regout\);

-- Location: LCFF_X21_Y17_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][5]~regout\);

-- Location: LCFF_X22_Y20_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][5]~regout\);

-- Location: LCCOMB_X21_Y17_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|IRC|q\(21))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][5]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][5]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][5]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~12_combout\);

-- Location: LCCOMB_X22_Y19_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][5]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][5]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][5]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][5]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~13_combout\);

-- Location: LCFF_X21_Y19_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][5]~regout\);

-- Location: LCFF_X21_Y19_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][5]~regout\);

-- Location: LCFF_X20_Y17_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][5]~regout\);

-- Location: LCFF_X22_Y19_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][5]~regout\);

-- Location: LCCOMB_X20_Y17_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][5]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][5]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][5]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~14_combout\);

-- Location: LCCOMB_X21_Y19_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][5]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][5]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][5]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][5]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~14_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~15_combout\);

-- Location: LCCOMB_X19_Y17_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~13_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~13_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~15_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~16_combout\);

-- Location: LCCOMB_X19_Y17_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~18_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~11_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~11_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~18_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~16_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~19_combout\);

-- Location: LCCOMB_X19_Y17_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~20_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~9_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~19_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~20_combout\);

-- Location: LCCOMB_X29_Y13_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][21]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[21]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][21]~feeder_combout\);

-- Location: LCFF_X29_Y13_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][21]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][21]~regout\);

-- Location: LCFF_X31_Y14_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][21]~regout\);

-- Location: LCCOMB_X31_Y14_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~18_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][21]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(21))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~17_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][21]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~17_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][21]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][21]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~18_combout\);

-- Location: LCFF_X30_Y14_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][21]~regout\);

-- Location: LCFF_X30_Y18_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[21]~98_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][21]~regout\);

-- Location: LCCOMB_X30_Y18_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][21]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][21]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][21]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~12_combout\);

-- Location: LCCOMB_X30_Y14_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][21]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][21]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][21]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][21]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~13_combout\);

-- Location: LCCOMB_X30_Y12_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~13_combout\) # (\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~15_combout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~15_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~13_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~16_combout\);

-- Location: LCCOMB_X30_Y12_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~18_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~11_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~11_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~18_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~16_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~19_combout\);

-- Location: LCCOMB_X16_Y12_N0
\RISC_V|RISCV|Processor|entrada_alu_b[21]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[21]~35_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux42~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~9_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~19_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[21]~35_combout\);

-- Location: LCCOMB_X16_Y12_N18
\RISC_V|RAM_c|din_2[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_2[5]~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(13) & ((\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[21]~35_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\ & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~20_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(13),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~20_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|WideOr15~combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[21]~35_combout\,
	combout => \RISC_V|RAM_c|din_2[5]~6_combout\);

-- Location: LCCOMB_X25_Y13_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][22]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[22]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][22]~feeder_combout\);

-- Location: LCFF_X25_Y13_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][22]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][22]~regout\);

-- Location: LCCOMB_X25_Y13_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][22]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][22]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][22]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][22]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~7_combout\);

-- Location: LCCOMB_X25_Y13_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][22]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][22]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][22]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][22]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~7_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~8_combout\);

-- Location: LCFF_X25_Y21_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][22]~regout\);

-- Location: LCCOMB_X25_Y14_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][22]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[22]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][22]~feeder_combout\);

-- Location: LCFF_X25_Y14_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][22]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][22]~regout\);

-- Location: LCFF_X29_Y14_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][22]~regout\);

-- Location: LCCOMB_X29_Y14_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|IRC|q\(20))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][22]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][22]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][22]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~4_combout\);

-- Location: LCCOMB_X25_Y21_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~5_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][22]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(23))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~4_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][22]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][22]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][22]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~4_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~5_combout\);

-- Location: LCCOMB_X25_Y19_N22
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][22]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[22]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][22]~feeder_combout\);

-- Location: LCFF_X25_Y19_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][22]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][22]~regout\);

-- Location: LCFF_X24_Y21_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][22]~regout\);

-- Location: LCCOMB_X24_Y21_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][22]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][22]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][22]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][22]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~2_combout\);

-- Location: LCCOMB_X25_Y19_N10
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][22]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[22]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][22]~feeder_combout\);

-- Location: LCFF_X25_Y19_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][22]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][22]~regout\);

-- Location: LCCOMB_X25_Y19_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][22]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][22]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][22]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~2_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][22]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~3_combout\);

-- Location: LCCOMB_X25_Y17_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~3_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~5_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~3_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~6_combout\);

-- Location: LCCOMB_X25_Y13_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~8_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~1_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~1_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~8_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~6_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~9_combout\);

-- Location: LCFF_X30_Y14_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][22]~regout\);

-- Location: LCFF_X30_Y14_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][22]~regout\);

-- Location: LCCOMB_X30_Y14_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][22]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][22]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][22]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~10_combout\);

-- Location: LCCOMB_X25_Y17_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][22]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][22]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][22]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][22]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~11_combout\);

-- Location: LCFF_X31_Y16_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][22]~regout\);

-- Location: LCFF_X31_Y16_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][22]~regout\);

-- Location: LCCOMB_X31_Y16_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][22]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][22]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][22]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][22]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~14_combout\);

-- Location: LCFF_X24_Y16_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][22]~regout\);

-- Location: LCCOMB_X24_Y16_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][22]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][22]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][22]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~14_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][22]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~15_combout\);

-- Location: LCCOMB_X25_Y18_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~13_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~15_combout\ & !\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~13_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~15_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~16_combout\);

-- Location: LCCOMB_X32_Y14_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][22]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[22]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][22]~feeder_combout\);

-- Location: LCFF_X32_Y14_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][22]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][22]~regout\);

-- Location: LCFF_X31_Y14_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][22]~regout\);

-- Location: LCFF_X31_Y14_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][22]~regout\);

-- Location: LCCOMB_X31_Y14_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22)) # (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][22]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) 
-- & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][22]~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][22]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][22]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~17_combout\);

-- Location: LCCOMB_X32_Y14_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][22]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][22]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][22]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][22]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~17_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~18_combout\);

-- Location: LCCOMB_X25_Y17_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~18_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~11_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~11_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~16_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~19_combout\);

-- Location: LCCOMB_X24_Y15_N18
\RISC_V|RISCV|Processor|entrada_alu_b[22]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[22]~32_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux41~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~9_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~19_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[22]~32_combout\);

-- Location: LCFF_X18_Y18_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][6]~regout\);

-- Location: LCFF_X19_Y18_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][6]~regout\);

-- Location: LCFF_X18_Y18_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][6]~regout\);

-- Location: LCFF_X19_Y18_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][6]~regout\);

-- Location: LCCOMB_X18_Y18_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|IRC|q\(23))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][6]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][6]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][6]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~0_combout\);

-- Location: LCCOMB_X19_Y18_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][6]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][6]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][6]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][6]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~0_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~1_combout\);

-- Location: LCFF_X18_Y17_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][6]~regout\);

-- Location: LCFF_X18_Y20_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][6]~regout\);

-- Location: LCCOMB_X18_Y20_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][6]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][6]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][6]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~4_combout\);

-- Location: LCCOMB_X18_Y17_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][6]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][6]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][6]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][6]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~4_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~5_combout\);

-- Location: LCCOMB_X20_Y20_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~3_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~3_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~5_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~6_combout\);

-- Location: LCCOMB_X20_Y20_N2
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][6]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[6]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][6]~feeder_combout\);

-- Location: LCFF_X20_Y20_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][6]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][6]~regout\);

-- Location: LCFF_X26_Y18_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][6]~regout\);

-- Location: LCCOMB_X26_Y18_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][6]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][6]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][6]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][6]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~7_combout\);

-- Location: LCCOMB_X20_Y19_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][6]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][6]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][6]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][6]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~7_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~8_combout\);

-- Location: LCCOMB_X20_Y20_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~8_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~1_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~1_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~6_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~8_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~9_combout\);

-- Location: LCFF_X21_Y19_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][6]~regout\);

-- Location: LCFF_X21_Y19_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][6]~regout\);

-- Location: LCCOMB_X21_Y20_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][6]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[6]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][6]~feeder_combout\);

-- Location: LCFF_X21_Y20_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][6]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][6]~regout\);

-- Location: LCCOMB_X24_Y20_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][6]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][6]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][6]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][6]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~14_combout\);

-- Location: LCCOMB_X21_Y19_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][6]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][6]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][6]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][6]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~14_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~15_combout\);

-- Location: LCCOMB_X23_Y17_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][6]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[6]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][6]~feeder_combout\);

-- Location: LCFF_X23_Y17_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][6]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][6]~regout\);

-- Location: LCFF_X23_Y16_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][6]~regout\);

-- Location: LCCOMB_X23_Y16_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~13_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~12_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][6]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(22))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][6]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~12_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][6]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][6]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~13_combout\);

-- Location: LCCOMB_X20_Y20_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~13_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~15_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~13_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~16_combout\);

-- Location: LCFF_X19_Y20_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][6]~regout\);

-- Location: LCFF_X19_Y20_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][6]~regout\);

-- Location: LCCOMB_X19_Y20_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~18_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~17_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][6]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~17_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~17_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][6]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][6]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~18_combout\);

-- Location: LCCOMB_X20_Y20_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~18_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~11_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~11_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~16_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~19_combout\);

-- Location: LCCOMB_X20_Y20_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~20_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~9_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~19_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~20_combout\);

-- Location: LCCOMB_X18_Y16_N8
\RISC_V|RAM_c|din_2[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_2[6]~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(13) & ((\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[22]~32_combout\)) # (!\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\ & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~20_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(13),
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr15~combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[22]~32_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~20_combout\,
	combout => \RISC_V|RAM_c|din_2[6]~7_combout\);

-- Location: M4K_X17_Y12
\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Practica17:RISC_V|RAMJD:RAM_c|altsyncram:ram_2_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \RISC_V|RAM_c|mem_ram_2~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y20_N14
\RISC_V|PSP_C|q[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|PSP_C|q\(6) = (\reset_n~combout\ & ((GLOBAL(\RISC_V|we_en_psp~clkctrl_outclk\) & (\RISC_V|PSP_C|q\(6))) # (!GLOBAL(\RISC_V|we_en_psp~clkctrl_outclk\) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_n~combout\,
	datab => \RISC_V|PSP_C|q\(6),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~20_combout\,
	datad => \RISC_V|we_en_psp~clkctrl_outclk\,
	combout => \RISC_V|PSP_C|q\(6));

-- Location: LCCOMB_X19_Y16_N24
\RISC_V|RISCV|Processor|d_in[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[1]~12_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & (((\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\)) # (!\RISC_V|RISCV|Processor|ALUR|q\(0)))) # (!\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & 
-- (((!\RISC_V|RISCV|Processor|ALUR|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(0),
	datab => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(31),
	datad => \RISC_V|RISCV|Processor|d_in[1]~11_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[1]~12_combout\);

-- Location: LCCOMB_X20_Y20_N0
\RISC_V|RISCV|Processor|d_in[6]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[6]~44_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & (((\RISC_V|RISCV|Processor|d_in[1]~12_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & ((\RISC_V|RISCV|Processor|d_in[1]~12_combout\ & 
-- (\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a6\)) # (!\RISC_V|RISCV|Processor|d_in[1]~12_combout\ & ((\RISC_V|PSP_C|q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a6\,
	datab => \RISC_V|RISCV|Processor|d_in[1]~11_combout\,
	datac => \RISC_V|PSP_C|q\(6),
	datad => \RISC_V|RISCV|Processor|d_in[1]~12_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[6]~44_combout\);

-- Location: LCCOMB_X20_Y20_N6
\RISC_V|RISCV|Processor|d_in[6]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[6]~45_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & ((\RISC_V|RISCV|Processor|d_in[6]~44_combout\ & ((\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a6\))) # (!\RISC_V|RISCV|Processor|d_in[6]~44_combout\ & 
-- (\RISC_V|RAM_c|half_out[14]~6_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & (((\RISC_V|RISCV|Processor|d_in[6]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|half_out[14]~6_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[1]~11_combout\,
	datac => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a6\,
	datad => \RISC_V|RISCV|Processor|d_in[6]~44_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[6]~45_combout\);

-- Location: LCCOMB_X20_Y20_N28
\RISC_V|RISCV|Processor|d_in[6]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[6]~46_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & (((\RISC_V|RISCV|Processor|d_in[1]~9_combout\) # (\RISC_V|RISCV|Processor|d_in[6]~45_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- (\RISC_V|RISCV|Processor|ALUR|q\(6) & (!\RISC_V|RISCV|Processor|d_in[1]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(6),
	datab => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[1]~9_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[6]~45_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[6]~46_combout\);

-- Location: LCCOMB_X20_Y20_N30
\RISC_V|RISCV|Processor|d_in[6]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[6]~47_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~9_combout\ & ((\RISC_V|RISCV|Processor|d_in[6]~46_combout\ & ((\RISC_V|PEP_C2|q\(6)))) # (!\RISC_V|RISCV|Processor|d_in[6]~46_combout\ & (\RISC_V|RISCV|Processor|PC|q\(6))))) # 
-- (!\RISC_V|RISCV|Processor|d_in[1]~9_combout\ & (((\RISC_V|RISCV|Processor|d_in[6]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(6),
	datab => \RISC_V|RISCV|Processor|d_in[1]~9_combout\,
	datac => \RISC_V|PEP_C2|q\(6),
	datad => \RISC_V|RISCV|Processor|d_in[6]~46_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[6]~47_combout\);

-- Location: LCCOMB_X20_Y20_N12
\RISC_V|RISCV|Processor|d_in[6]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[6]~48_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & \RISC_V|RISCV|Processor|d_in[6]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datad => \RISC_V|RISCV|Processor|d_in[6]~47_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[6]~48_combout\);

-- Location: LCFF_X24_Y17_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][6]~regout\);

-- Location: LCCOMB_X24_Y17_N6
\RISC_V|RISCV|Processor|entrada_alu_a[6]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~119_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[6]~118_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][6]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[6]~118_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[6]~118_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][6]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][6]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~119_combout\);

-- Location: LCFF_X23_Y20_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][6]~regout\);

-- Location: LCCOMB_X23_Y20_N4
\RISC_V|RISCV|Processor|entrada_alu_a[6]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~125_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][6]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][6]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][6]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~125_combout\);

-- Location: LCCOMB_X23_Y20_N26
\RISC_V|RISCV|Processor|entrada_alu_a[6]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~126_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[6]~125_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][6]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(17))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[6]~125_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(17) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][6]~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[6]~125_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][6]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~126_combout\);

-- Location: LCCOMB_X20_Y19_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][6]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[6]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][6]~feeder_combout\);

-- Location: LCFF_X20_Y19_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][6]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][6]~regout\);

-- Location: LCCOMB_X24_Y20_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][6]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[6]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][6]~feeder_combout\);

-- Location: LCFF_X24_Y20_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][6]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][6]~regout\);

-- Location: LCCOMB_X21_Y19_N2
\RISC_V|RISCV|Processor|entrada_alu_a[6]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~122_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][6]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][6]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][6]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~122_combout\);

-- Location: LCCOMB_X21_Y21_N6
\RISC_V|RISCV|Processor|entrada_alu_a[6]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~123_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[6]~122_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][6]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[6]~122_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][6]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[6]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][6]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][6]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[6]~122_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~123_combout\);

-- Location: LCCOMB_X21_Y20_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][6]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[6]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][6]~feeder_combout\);

-- Location: LCFF_X21_Y20_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][6]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][6]~regout\);

-- Location: LCCOMB_X22_Y20_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][6]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[6]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[6]~48_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][6]~feeder_combout\);

-- Location: LCFF_X22_Y20_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][6]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][6]~regout\);

-- Location: LCCOMB_X21_Y20_N14
\RISC_V|RISCV|Processor|entrada_alu_a[6]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~121_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[6]~120_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][6]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[6]~120_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][6]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[6]~120_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][6]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][6]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~121_combout\);

-- Location: LCCOMB_X22_Y13_N10
\RISC_V|RISCV|Processor|entrada_alu_a[6]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~124_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15)) # (\RISC_V|RISCV|Processor|entrada_alu_a[6]~121_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[6]~123_combout\ & (!\RISC_V|RISCV|Processor|IRC|q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[6]~123_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[6]~121_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~124_combout\);

-- Location: LCCOMB_X22_Y13_N28
\RISC_V|RISCV|Processor|entrada_alu_a[6]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~127_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[6]~124_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[6]~126_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[6]~124_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[6]~119_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[6]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[6]~119_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[6]~126_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[6]~124_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~127_combout\);

-- Location: LCFF_X14_Y14_N5
\RISC_V|RISCV|Processor|PC|q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|pc_in[6]~5_combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(6));

-- Location: LCFF_X15_Y14_N15
\RISC_V|RISCV|Processor|PC_IRC|q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(6),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(6));

-- Location: LCCOMB_X15_Y14_N14
\RISC_V|RISCV|Processor|entrada_alu_a[6]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[6]~128_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(6))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & ((\RISC_V|RISCV|Processor|PC_IRC|q\(6)))))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(6),
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(6),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[6]~128_combout\);

-- Location: LCCOMB_X22_Y18_N14
\RISC_V|RISCV|Processor|entrada_alu_a[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(6) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[6]~128_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[6]~128_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[6]~127_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[6]~128_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[6]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[6]~117_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[6]~127_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[6]~128_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(6));

-- Location: LCCOMB_X10_Y12_N20
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~51_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(6)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(8),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(6),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X12_Y19_N12
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~12_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(5)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(7),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(5),
	datad => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X8_Y15_N18
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~52_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~12_combout\))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~51_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~12_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X8_Y15_N20
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~66_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~52_combout\))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~65_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~52_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X27_Y17_N24
\RISC_V|RISCV|Processor|d_in[18]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[18]~83_combout\ = (\RISC_V|RISCV|Processor|d_in[18]~82_combout\ & ((\RISC_V|RISCV|Processor|d_in[30]~76_combout\) # ((\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & \RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|d_in[18]~82_combout\ & (\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[18]~82_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|d_in[30]~76_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[18]~83_combout\);

-- Location: LCFF_X24_Y21_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][18]~regout\);

-- Location: LCFF_X25_Y19_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][18]~regout\);

-- Location: LCCOMB_X25_Y20_N2
\RISC_V|RISCV|Processor|entrada_alu_a[18]~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~360_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][18]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][18]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][18]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~360_combout\);

-- Location: LCFF_X26_Y18_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][18]~regout\);

-- Location: LCFF_X26_Y19_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][18]~regout\);

-- Location: LCCOMB_X25_Y20_N20
\RISC_V|RISCV|Processor|entrada_alu_a[18]~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~361_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[18]~360_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][18]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[18]~360_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][18]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|entrada_alu_a[18]~360_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[18]~360_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][18]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][18]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~361_combout\);

-- Location: LCFF_X24_Y21_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][18]~regout\);

-- Location: LCFF_X25_Y19_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][18]~regout\);

-- Location: LCCOMB_X25_Y19_N14
\RISC_V|RISCV|Processor|entrada_alu_a[18]~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~367_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][18]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][18]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][18]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][18]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~367_combout\);

-- Location: LCCOMB_X27_Y21_N28
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][18]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[18]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[18]~83_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][18]~feeder_combout\);

-- Location: LCFF_X27_Y21_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][18]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][18]~regout\);

-- Location: LCCOMB_X27_Y21_N18
\RISC_V|RISCV|Processor|entrada_alu_a[18]~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~368_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[18]~367_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][18]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[18]~367_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][18]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[18]~367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][18]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[18]~367_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][18]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~368_combout\);

-- Location: LCCOMB_X25_Y20_N26
\RISC_V|RISCV|Processor|entrada_alu_a[18]~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~369_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[18]~366_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[18]~368_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[18]~366_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|entrada_alu_a[18]~361_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[18]~366_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[18]~361_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[18]~368_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~369_combout\);

-- Location: LCCOMB_X18_Y11_N18
\RISC_V|RISCV|Processor|GeneradorInm|inmediato~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\) # ((\RISC_V|RISCV|MaquinaEstados|WideOr12~combout\ & !\RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|WideOr12~combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\,
	datad => \RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\,
	combout => \RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\);

-- Location: LCCOMB_X22_Y12_N28
\RISC_V|RISCV|Processor|entrada_alu_b[18]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[18]~43_combout\ = (\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(18))) # 
-- (!\RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(31),
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[18]~43_combout\);

-- Location: LCCOMB_X22_Y12_N2
\RISC_V|RISCV|Processor|entrada_alu_b[18]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[18]~43_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_b[18]~44_combout\ & 
-- !\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[18]~44_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[18]~43_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\);

-- Location: LCCOMB_X22_Y12_N24
\RISC_V|RISCV|Processor|entrada_alu_b[17]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[17]~46_combout\ = (\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(17)))) # 
-- (!\RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(31),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[17]~46_combout\);

-- Location: LCFF_X27_Y15_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][17]~regout\);

-- Location: LCFF_X31_Y18_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][17]~regout\);

-- Location: LCFF_X31_Y17_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][17]~regout\);

-- Location: LCCOMB_X31_Y18_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|IRC|q\(22))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][17]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][17]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][17]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~17_combout\);

-- Location: LCCOMB_X27_Y15_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~18_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][17]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(21))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~17_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][17]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][17]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][17]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~17_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~18_combout\);

-- Location: LCFF_X31_Y16_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][17]~regout\);

-- Location: LCFF_X31_Y16_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][17]~regout\);

-- Location: LCCOMB_X31_Y16_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][17]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][17]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][17]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][17]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~14_combout\);

-- Location: LCFF_X32_Y16_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][17]~regout\);

-- Location: LCFF_X32_Y16_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][17]~regout\);

-- Location: LCCOMB_X32_Y16_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][17]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][17]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~14_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][17]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][17]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~15_combout\);

-- Location: LCFF_X26_Y17_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][17]~regout\);

-- Location: LCFF_X26_Y17_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][17]~regout\);

-- Location: LCCOMB_X26_Y17_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][17]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][17]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][17]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~12_combout\);

-- Location: LCCOMB_X26_Y17_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][17]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][17]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][17]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][17]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~13_combout\);

-- Location: LCCOMB_X32_Y16_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23)) # (\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~13_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~15_combout\ & (!\RISC_V|RISCV|Processor|IRC|q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~15_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~13_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~16_combout\);

-- Location: LCCOMB_X27_Y12_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~18_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~11_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~11_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~18_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~16_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~19_combout\);

-- Location: LCCOMB_X26_Y19_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][17]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][17]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][17]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][17]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~7_combout\);

-- Location: LCFF_X26_Y19_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][17]~regout\);

-- Location: LCCOMB_X26_Y19_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~8_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~7_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][17]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(23))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][17]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][17]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~7_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][17]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~8_combout\);

-- Location: LCFF_X18_Y21_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][17]~regout\);

-- Location: LCCOMB_X18_Y21_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][17]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][17]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][17]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][17]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~4_combout\);

-- Location: LCCOMB_X20_Y21_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][17]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[17]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][17]~feeder_combout\);

-- Location: LCFF_X20_Y21_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][17]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][17]~regout\);

-- Location: LCCOMB_X20_Y21_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~5_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][17]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(20))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~4_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(20) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][17]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~4_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][17]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~5_combout\);

-- Location: LCFF_X29_Y20_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][17]~regout\);

-- Location: LCFF_X29_Y20_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][17]~regout\);

-- Location: LCFF_X25_Y16_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][17]~regout\);

-- Location: LCFF_X25_Y19_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][17]~regout\);

-- Location: LCCOMB_X25_Y16_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][17]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][17]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][17]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~2_combout\);

-- Location: LCCOMB_X29_Y20_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][17]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][17]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][17]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][17]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~3_combout\);

-- Location: LCCOMB_X24_Y20_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|IRC|q\(22))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~3_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~5_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~3_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~6_combout\);

-- Location: LCCOMB_X23_Y12_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~8_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~1_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~1_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~8_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~6_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~9_combout\);

-- Location: LCCOMB_X23_Y12_N24
\RISC_V|RISCV|Processor|entrada_alu_b[17]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[17]~47_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~9_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux46~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~19_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~9_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[17]~47_combout\);

-- Location: LCCOMB_X22_Y12_N14
\RISC_V|RISCV|Processor|entrada_alu_b[17]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[17]~46_combout\) # ((!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[17]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[17]~46_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[17]~47_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\);

-- Location: LCCOMB_X15_Y13_N16
\RISC_V|RISCV|Processor|entrada_alu_b[16]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[16]~49_combout\ = (\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(16))) # 
-- (!\RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(31),
	datad => \RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[16]~49_combout\);

-- Location: LCCOMB_X26_Y13_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][16]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[16]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][16]~feeder_combout\);

-- Location: LCFF_X26_Y13_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][16]~regout\);

-- Location: LCFF_X15_Y13_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][16]~regout\);

-- Location: LCCOMB_X26_Y13_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~1_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][16]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(23))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~0_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][16]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~0_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][16]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][16]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~1_combout\);

-- Location: LCFF_X26_Y19_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][16]~regout\);

-- Location: LCCOMB_X27_Y19_N26
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][16]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[16]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][16]~feeder_combout\);

-- Location: LCFF_X27_Y19_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][16]~regout\);

-- Location: LCFF_X25_Y16_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][16]~regout\);

-- Location: LCCOMB_X27_Y19_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][16]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][16]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][16]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~7_combout\);

-- Location: LCCOMB_X26_Y19_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][16]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][16]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][16]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][16]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~7_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~8_combout\);

-- Location: LCCOMB_X15_Y13_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~9_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~6_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~8_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~6_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~6_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~1_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~8_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~9_combout\);

-- Location: LCFF_X31_Y18_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][16]~regout\);

-- Location: LCFF_X32_Y18_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][16]~regout\);

-- Location: LCCOMB_X32_Y18_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][16]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) 
-- & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][16]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][16]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][16]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~12_combout\);

-- Location: LCCOMB_X33_Y18_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][16]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][16]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][16]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][16]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~13_combout\);

-- Location: LCFF_X24_Y16_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][16]~regout\);

-- Location: LCFF_X24_Y19_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][16]~regout\);

-- Location: LCCOMB_X24_Y16_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~15_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~14_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][16]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~14_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~14_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][16]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][16]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~15_combout\);

-- Location: LCCOMB_X24_Y16_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~13_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~15_combout\ & !\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~13_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~15_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~16_combout\);

-- Location: LCFF_X29_Y15_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][16]~regout\);

-- Location: LCFF_X31_Y17_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][16]~regout\);

-- Location: LCCOMB_X32_Y17_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][16]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][16]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][16]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][16]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~10_combout\);

-- Location: LCCOMB_X32_Y15_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][16]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][16]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][16]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][16]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~11_combout\);

-- Location: LCFF_X31_Y18_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][16]~regout\);

-- Location: LCFF_X31_Y17_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][16]~regout\);

-- Location: LCCOMB_X23_Y19_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][16]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[16]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][16]~feeder_combout\);

-- Location: LCFF_X23_Y19_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][16]~regout\);

-- Location: LCCOMB_X31_Y17_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22)) # (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][16]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) 
-- & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][16]~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][16]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][16]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~17_combout\);

-- Location: LCCOMB_X31_Y18_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][16]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][16]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][16]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][16]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~17_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~18_combout\);

-- Location: LCCOMB_X24_Y16_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~18_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~11_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~16_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~11_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~19_combout\);

-- Location: LCCOMB_X16_Y13_N20
\RISC_V|RISCV|Processor|entrada_alu_b[16]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[16]~50_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux47~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(24),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~9_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~19_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[16]~50_combout\);

-- Location: LCCOMB_X15_Y13_N4
\RISC_V|RISCV|Processor|entrada_alu_b[16]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[16]~49_combout\) # ((!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[16]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[16]~49_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[16]~50_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\);

-- Location: LCCOMB_X10_Y18_N28
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~14_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(25))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(25),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(23),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~14_combout\);

-- Location: LCCOMB_X10_Y18_N14
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~13_combout\ = (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~12_combout\)) # 
-- (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~12_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~14_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~13_combout\);

-- Location: LCCOMB_X10_Y18_N8
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~34_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~11_combout\) # ((\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~13_combout\) # (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~11_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~13_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~16_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~34_combout\);

-- Location: LCFF_X30_Y16_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][19]~regout\);

-- Location: LCFF_X30_Y16_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][19]~regout\);

-- Location: LCCOMB_X31_Y20_N10
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][19]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[19]~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][19]~feeder_combout\);

-- Location: LCFF_X31_Y20_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][19]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][19]~regout\);

-- Location: LCCOMB_X31_Y20_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|IRC|q\(22))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][19]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][19]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][19]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~10_combout\);

-- Location: LCCOMB_X31_Y20_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][19]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][19]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][19]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][19]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~11_combout\);

-- Location: LCFF_X23_Y17_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][19]~regout\);

-- Location: LCFF_X29_Y15_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][19]~regout\);

-- Location: LCCOMB_X29_Y15_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~13_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~12_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][19]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(22))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][19]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~12_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][19]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][19]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~13_combout\);

-- Location: LCFF_X30_Y19_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][19]~regout\);

-- Location: LCCOMB_X30_Y19_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][19]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][19]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][19]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~14_combout\);

-- Location: LCFF_X32_Y16_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][19]~regout\);

-- Location: LCCOMB_X32_Y16_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][19]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][19]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~14_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][19]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][19]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~15_combout\);

-- Location: LCCOMB_X32_Y16_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~13_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~13_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~15_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~16_combout\);

-- Location: LCCOMB_X24_Y18_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~18_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~11_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~18_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~11_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~16_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~19_combout\);

-- Location: LCFF_X24_Y21_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][19]~regout\);

-- Location: LCFF_X24_Y21_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][19]~regout\);

-- Location: LCCOMB_X24_Y21_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][19]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][19]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][19]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][19]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~2_combout\);

-- Location: LCCOMB_X24_Y21_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][19]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][19]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][19]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][19]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~3_combout\);

-- Location: LCCOMB_X20_Y21_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][19]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[19]~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][19]~feeder_combout\);

-- Location: LCFF_X20_Y21_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][19]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][19]~regout\);

-- Location: LCFF_X18_Y20_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][19]~regout\);

-- Location: LCCOMB_X18_Y20_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][19]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][19]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][19]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~4_combout\);

-- Location: LCCOMB_X20_Y21_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][19]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][19]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][19]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][19]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~4_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~5_combout\);

-- Location: LCCOMB_X24_Y21_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~3_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~5_combout\ & !\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~3_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~5_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~6_combout\);

-- Location: LCFF_X20_Y11_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][19]~regout\);

-- Location: LCFF_X20_Y11_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][19]~regout\);

-- Location: LCFF_X15_Y18_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][19]~regout\);

-- Location: LCCOMB_X15_Y18_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|IRC|q\(23))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][19]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][19]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][19]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~0_combout\);

-- Location: LCCOMB_X20_Y11_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][19]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][19]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][19]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][19]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~0_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~1_combout\);

-- Location: LCCOMB_X24_Y21_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~9_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~8_combout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(21))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~6_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~1_combout\ & \RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~8_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~6_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~1_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~9_combout\);

-- Location: LCCOMB_X24_Y18_N24
\RISC_V|RISCV|Processor|entrada_alu_b[19]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[19]~41_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~9_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux44~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(24),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~19_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~9_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[19]~41_combout\);

-- Location: LCCOMB_X15_Y13_N12
\RISC_V|RISCV|Processor|entrada_alu_b[19]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[19]~40_combout\ = (\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(19))) # 
-- (!\RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(19),
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(31),
	datad => \RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[19]~40_combout\);

-- Location: LCCOMB_X15_Y13_N22
\RISC_V|RISCV|Processor|entrada_alu_b[19]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[19]~40_combout\) # ((!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[19]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[19]~41_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[19]~40_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\);

-- Location: LCCOMB_X14_Y14_N24
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|c_i_mas_1~0_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|c_i_mas_1~0_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(19),
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|s_i~combout\);

-- Location: LCCOMB_X12_Y19_N30
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~13_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~11_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~11_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~12_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X9_Y16_N24
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~61_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~13_combout\))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~17_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~13_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X9_Y15_N28
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~23_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(16)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(18),
	datac => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(16),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X9_Y17_N28
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~24_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(17))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(17),
	datac => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(19),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X9_Y16_N30
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~25_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~23_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~23_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~24_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X9_Y13_N28
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~6_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~5_combout\))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~5_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~6_combout\);

-- Location: LCCOMB_X10_Y13_N16
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~55_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~13_combout\)) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~13_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~6_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~55_combout\);

-- Location: LCCOMB_X11_Y18_N2
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~9_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(29))) # 
-- (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(29),
	datab => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(27),
	datad => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~9_combout\);

-- Location: LCCOMB_X11_Y18_N4
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~10_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(28)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(26),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(28),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~10_combout\);

-- Location: LCCOMB_X11_Y18_N26
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~11_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~9_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~10_combout\ & 
-- !\RISC_V|RISCV|Processor|shamt[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~9_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~10_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~11_combout\);

-- Location: LCCOMB_X11_Y18_N6
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~0_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~11_combout\))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~16_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~11_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~0_combout\);

-- Location: LCCOMB_X12_Y14_N28
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~1_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & ((\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~0_combout\))) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~55_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~1_combout\);

-- Location: LCCOMB_X14_Y13_N22
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\) # ((!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\);

-- Location: LCCOMB_X9_Y15_N6
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ = (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\) # ((!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- !\RISC_V|RISCV|Processor|shamt[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\);

-- Location: LCCOMB_X15_Y13_N24
\RISC_V|RISCV|Processor|entrada_alu_b[14]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[14]~55_combout\ = (\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(14))) # 
-- (!\RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(14),
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(31),
	datad => \RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[14]~55_combout\);

-- Location: LCFF_X23_Y16_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][14]~regout\);

-- Location: LCFF_X23_Y20_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][14]~regout\);

-- Location: LCCOMB_X23_Y20_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][14]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][14]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][14]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][14]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~12_combout\);

-- Location: LCCOMB_X27_Y13_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][14]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][14]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][14]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][14]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~13_combout\);

-- Location: LCFF_X22_Y21_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][14]~regout\);

-- Location: LCFF_X24_Y19_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][14]~regout\);

-- Location: LCCOMB_X24_Y19_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~15_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~14_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][14]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~14_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~14_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][14]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][14]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~15_combout\);

-- Location: LCCOMB_X15_Y19_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|IRC|q\(20))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~13_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~13_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~15_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~16_combout\);

-- Location: LCFF_X21_Y13_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][14]~regout\);

-- Location: LCFF_X21_Y13_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][14]~regout\);

-- Location: LCCOMB_X21_Y13_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][14]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][14]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][14]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~17_combout\);

-- Location: LCCOMB_X19_Y20_N26
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][14]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[14]~127_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][14]~feeder_combout\);

-- Location: LCFF_X19_Y20_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][14]~regout\);

-- Location: LCCOMB_X19_Y20_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~18_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][14]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(21))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~17_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][14]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][14]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~17_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][14]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~18_combout\);

-- Location: LCCOMB_X14_Y19_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~18_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~11_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~11_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~16_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~19_combout\);

-- Location: LCFF_X16_Y12_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][14]~regout\);

-- Location: LCFF_X18_Y12_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][14]~regout\);

-- Location: LCFF_X16_Y12_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][14]~regout\);

-- Location: LCCOMB_X18_Y12_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|IRC|q\(23))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][14]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][14]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][14]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~0_combout\);

-- Location: LCCOMB_X15_Y12_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][14]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][14]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][14]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][14]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~0_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~1_combout\);

-- Location: LCCOMB_X15_Y21_N28
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][14]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[14]~127_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][14]~feeder_combout\);

-- Location: LCFF_X15_Y21_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][14]~regout\);

-- Location: LCFF_X16_Y17_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][14]~regout\);

-- Location: LCFF_X16_Y17_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][14]~regout\);

-- Location: LCCOMB_X16_Y17_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][14]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][14]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][14]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][14]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~7_combout\);

-- Location: LCCOMB_X15_Y21_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][14]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][14]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][14]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][14]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~7_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~8_combout\);

-- Location: LCCOMB_X14_Y19_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~9_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~6_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~8_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~6_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~6_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~1_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~8_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~9_combout\);

-- Location: LCCOMB_X14_Y19_N22
\RISC_V|RISCV|Processor|entrada_alu_b[14]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[14]~56_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~9_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~19_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~9_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[14]~56_combout\);

-- Location: LCCOMB_X14_Y19_N16
\RISC_V|RISCV|Processor|entrada_alu_b[14]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[14]~55_combout\) # ((!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[14]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[14]~55_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[14]~56_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\);

-- Location: LCCOMB_X19_Y15_N18
\RISC_V|RISCV|Processor|entrada_alu_b[10]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[10]~69_combout\ = (\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\ & (\RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\ & 
-- !\RISC_V|RISCV|MaquinaEstados|WideOr12~combout\)) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\) # (!\RISC_V|RISCV|MaquinaEstados|WideOr12~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|WideOr12~combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[10]~69_combout\);

-- Location: LCFF_X25_Y13_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][10]~regout\);

-- Location: LCFF_X16_Y17_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][10]~regout\);

-- Location: LCFF_X16_Y17_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][10]~regout\);

-- Location: LCCOMB_X16_Y17_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][10]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][10]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][10]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][10]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~7_combout\);

-- Location: LCCOMB_X25_Y13_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][10]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][10]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][10]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][10]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~7_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~8_combout\);

-- Location: LCFF_X18_Y17_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][10]~regout\);

-- Location: LCFF_X18_Y17_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][10]~regout\);

-- Location: LCCOMB_X18_Y17_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~5_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][10]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(20))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~4_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][10]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~4_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][10]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][10]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~5_combout\);

-- Location: LCFF_X21_Y14_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][10]~regout\);

-- Location: LCFF_X21_Y14_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][10]~regout\);

-- Location: LCFF_X19_Y12_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][10]~regout\);

-- Location: LCFF_X19_Y12_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][10]~regout\);

-- Location: LCCOMB_X19_Y12_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][10]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][10]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][10]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~2_combout\);

-- Location: LCCOMB_X21_Y14_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][10]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][10]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][10]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][10]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~3_combout\);

-- Location: LCCOMB_X21_Y13_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21)) # (\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~3_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~5_combout\ & (!\RISC_V|RISCV|Processor|IRC|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~5_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~3_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~6_combout\);

-- Location: LCCOMB_X18_Y13_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~8_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~1_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~1_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~8_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~6_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~9_combout\);

-- Location: LCFF_X30_Y19_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][10]~regout\);

-- Location: LCFF_X30_Y19_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][10]~regout\);

-- Location: LCFF_X22_Y19_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][10]~regout\);

-- Location: LCCOMB_X30_Y19_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|IRC|q\(21))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][10]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][10]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][10]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~14_combout\);

-- Location: LCCOMB_X30_Y19_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][10]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][10]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][10]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][10]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~14_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~15_combout\);

-- Location: LCFF_X23_Y20_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][10]~regout\);

-- Location: LCFF_X23_Y20_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][10]~regout\);

-- Location: LCCOMB_X23_Y20_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][10]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][10]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][10]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~12_combout\);

-- Location: LCFF_X26_Y17_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][10]~regout\);

-- Location: LCCOMB_X27_Y17_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][10]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][10]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][10]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~12_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][10]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~13_combout\);

-- Location: LCCOMB_X19_Y13_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|IRC|q\(20))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~13_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~15_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~13_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~16_combout\);

-- Location: LCFF_X22_Y20_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][10]~regout\);

-- Location: LCFF_X23_Y16_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][10]~regout\);

-- Location: LCCOMB_X23_Y16_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~11_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~10_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][10]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~10_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~10_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][10]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][10]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~11_combout\);

-- Location: LCFF_X24_Y17_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][10]~regout\);

-- Location: LCCOMB_X24_Y17_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][10]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) 
-- & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][10]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][10]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][10]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~17_combout\);

-- Location: LCFF_X27_Y17_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][10]~regout\);

-- Location: LCCOMB_X19_Y20_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][10]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][10]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][10]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~17_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][10]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~18_combout\);

-- Location: LCCOMB_X18_Y13_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~18_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~11_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~16_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~11_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~19_combout\);

-- Location: LCCOMB_X18_Y13_N28
\RISC_V|RISCV|Processor|entrada_alu_b[10]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[10]~68_combout\ = (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~9_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~19_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[10]~68_combout\);

-- Location: LCCOMB_X18_Y13_N22
\RISC_V|RISCV|Processor|entrada_alu_b[10]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[10]~68_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(30) & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[10]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(30),
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[10]~69_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[10]~68_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\);

-- Location: LCFF_X16_Y12_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][9]~regout\);

-- Location: LCFF_X18_Y12_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][9]~regout\);

-- Location: LCFF_X23_Y22_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][9]~regout\);

-- Location: LCCOMB_X18_Y12_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][9]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][9]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][9]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~0_combout\);

-- Location: LCCOMB_X18_Y12_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~1_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~0_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][9]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(23))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][9]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][9]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][9]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~0_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~1_combout\);

-- Location: LCFF_X23_Y21_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][9]~regout\);

-- Location: LCFF_X22_Y14_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][9]~regout\);

-- Location: LCCOMB_X22_Y14_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][9]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][9]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][9]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~2_combout\);

-- Location: LCFF_X22_Y14_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][9]~regout\);

-- Location: LCFF_X23_Y22_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][9]~regout\);

-- Location: LCCOMB_X22_Y14_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][9]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][9]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~2_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][9]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][9]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~3_combout\);

-- Location: LCFF_X23_Y11_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][9]~regout\);

-- Location: LCFF_X23_Y11_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][9]~regout\);

-- Location: LCFF_X22_Y22_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][9]~regout\);

-- Location: LCFF_X22_Y22_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][9]~regout\);

-- Location: LCCOMB_X22_Y22_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][9]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(23) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][9]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][9]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~4_combout\);

-- Location: LCCOMB_X23_Y11_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][9]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][9]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][9]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][9]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~4_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~5_combout\);

-- Location: LCCOMB_X19_Y14_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|IRC|q\(22))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~3_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~3_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~5_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~6_combout\);

-- Location: LCCOMB_X18_Y14_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~8_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~1_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~8_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~1_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~6_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~9_combout\);

-- Location: LCCOMB_X24_Y16_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][9]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[9]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][9]~feeder_combout\);

-- Location: LCFF_X24_Y16_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][9]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][9]~regout\);

-- Location: LCFF_X20_Y17_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][9]~regout\);

-- Location: LCFF_X22_Y19_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][9]~regout\);

-- Location: LCCOMB_X20_Y17_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][9]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][9]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][9]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~14_combout\);

-- Location: LCCOMB_X24_Y16_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][9]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][9]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][9]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][9]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~14_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~15_combout\);

-- Location: LCFF_X22_Y19_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][9]~regout\);

-- Location: LCFF_X21_Y20_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][9]~regout\);

-- Location: LCCOMB_X22_Y20_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][9]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[9]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][9]~feeder_combout\);

-- Location: LCFF_X22_Y20_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][9]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][9]~regout\);

-- Location: LCCOMB_X21_Y20_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][9]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][9]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][9]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~12_combout\);

-- Location: LCCOMB_X22_Y20_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~13_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][9]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(22))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~12_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][9]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][9]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][9]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~12_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~13_combout\);

-- Location: LCCOMB_X23_Y16_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~13_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~15_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~13_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~16_combout\);

-- Location: LCFF_X23_Y19_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][9]~regout\);

-- Location: LCFF_X21_Y13_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][9]~regout\);

-- Location: LCCOMB_X21_Y13_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][9]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][9]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][9]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][9]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~17_combout\);

-- Location: LCFF_X21_Y13_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][9]~regout\);

-- Location: LCFF_X23_Y19_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][9]~regout\);

-- Location: LCCOMB_X21_Y13_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][9]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][9]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~17_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][9]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][9]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~18_combout\);

-- Location: LCFF_X23_Y20_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][9]~regout\);

-- Location: LCFF_X23_Y20_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][9]~regout\);

-- Location: LCCOMB_X24_Y18_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][9]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][9]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][9]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][9]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~10_combout\);

-- Location: LCCOMB_X25_Y20_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][9]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][9]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][9]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][9]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~11_combout\);

-- Location: LCCOMB_X18_Y14_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~18_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~11_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~16_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~18_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~11_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~19_combout\);

-- Location: LCCOMB_X18_Y14_N8
\RISC_V|RISCV|Processor|entrada_alu_b[9]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[9]~71_combout\ = (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~9_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~19_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[9]~71_combout\);

-- Location: LCCOMB_X18_Y14_N30
\RISC_V|RISCV|Processor|entrada_alu_b[9]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[9]~71_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_b[10]~69_combout\ & 
-- \RISC_V|RISCV|Processor|IRC|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[10]~69_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(29),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[9]~71_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\);

-- Location: LCFF_X19_Y15_N27
\RISC_V|RISCV|Processor|IRC|q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a26\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(26));

-- Location: LCCOMB_X20_Y20_N26
\RISC_V|RISCV|Processor|entrada_alu_b[6]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[6]~77_combout\ = (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(24),
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~9_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~19_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[6]~77_combout\);

-- Location: LCCOMB_X19_Y15_N26
\RISC_V|RISCV|Processor|entrada_alu_b[6]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[6]~77_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_b[10]~69_combout\ & 
-- \RISC_V|RISCV|Processor|IRC|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[10]~69_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(26),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[6]~77_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\);

-- Location: LCCOMB_X19_Y11_N24
\RISC_V|RISCV|Processor|entrada_alu_b[4]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[4]~81_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & (((\RISC_V|RISCV|Processor|entrada_alu_b[4]~99_combout\ & \RISC_V|RISCV|Processor|IRC|q\(11))) # (!\RISC_V|RISCV|Processor|GeneradorInm|inmediato~1_combout\))) # 
-- (!\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|entrada_alu_b[4]~99_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(24),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[4]~99_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(11),
	datad => \RISC_V|RISCV|Processor|GeneradorInm|inmediato~1_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[4]~81_combout\);

-- Location: LCCOMB_X20_Y18_N16
\RISC_V|RISCV|Processor|entrada_alu_b[4]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[4]~81_combout\)) # 
-- (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[4]~81_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\);

-- Location: LCCOMB_X21_Y10_N30
\Guardar_valor_e_p|q[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Guardar_valor_e_p|q[3]~4_combout\ = (\Recept|i4|registro\(3) & \Recept|i1|estado_act.bien2~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Recept|i4|registro\(3),
	datac => \Recept|i1|estado_act.bien2~regout\,
	combout => \Guardar_valor_e_p|q[3]~4_combout\);

-- Location: LCFF_X21_Y10_N31
\Guardar_valor_e_p|q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Guardar_valor_e_p|q[3]~4_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Guardar_valor_e_p|q[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Guardar_valor_e_p|q\(3));

-- Location: LCFF_X18_Y16_N17
\RISC_V|PEP_C1|q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \Guardar_valor_e_p|q\(3),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|PEP_C1|q\(3));

-- Location: LCFF_X18_Y16_N7
\RISC_V|PEP_C2|q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|PEP_C1|q\(3),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|PEP_C2|q\(3));

-- Location: LCCOMB_X16_Y12_N28
\RISC_V|RAM_c|din_2[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_2[1]~1_combout\ = (\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(13) & ((\RISC_V|RISCV|Processor|entrada_alu_b[17]~47_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr15~combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(13),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[17]~47_combout\,
	combout => \RISC_V|RAM_c|din_2[1]~1_combout\);

-- Location: LCCOMB_X18_Y16_N18
\RISC_V|RAM_c|din_2[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_2[3]~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(13) & ((\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[19]~41_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\ & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(13),
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr15~combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[19]~41_combout\,
	combout => \RISC_V|RAM_c|din_2[3]~3_combout\);

-- Location: M4K_X17_Y13
\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Practica17:RISC_V|RAMJD:RAM_c|altsyncram:ram_2_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \RISC_V|RAM_c|mem_ram_2~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X18_Y16_N30
\RISC_V|RAM_c|Mux36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|Mux36~0_combout\ = (\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & (((\RISC_V|RISCV|Processor|ALUR|q\(1))))) # (!\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & (((!\RISC_V|RISCV|Processor|IRC|q\(13))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr15~combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(13),
	datad => \RISC_V|RISCV|Processor|ALUR|q\(1),
	combout => \RISC_V|RAM_c|Mux36~0_combout\);

-- Location: LCCOMB_X16_Y19_N20
\RISC_V|RISCV|Processor|d_ram_alu[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_ram_alu[7]~0_combout\ = (\RISC_V|RAM_c|Mux36~0_combout\ & ((\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & ((\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a7\))) # (!\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ 
-- & (\RISC_V|RAM_c|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|Mux4~2_combout\,
	datab => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a7\,
	datac => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	datad => \RISC_V|RAM_c|Mux36~0_combout\,
	combout => \RISC_V|RISCV|Processor|d_ram_alu[7]~0_combout\);

-- Location: LCCOMB_X16_Y19_N14
\RISC_V|RISCV|Processor|d_ram_alu[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_ram_alu[7]~1_combout\ = (!\RISC_V|RISCV|Processor|ALUR|q\(31) & ((\RISC_V|RISCV|Processor|d_ram_alu[7]~0_combout\) # ((\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a7\ & !\RISC_V|RAM_c|Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a7\,
	datab => \RISC_V|RISCV|Processor|d_ram_alu[7]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(31),
	datad => \RISC_V|RAM_c|Mux36~0_combout\,
	combout => \RISC_V|RISCV|Processor|d_ram_alu[7]~1_combout\);

-- Location: LCCOMB_X21_Y10_N4
\Guardar_valor_e_p|q[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Guardar_valor_e_p|q[7]~0_combout\ = (\Recept|i1|estado_act.bien2~regout\ & \Recept|i4|registro\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i1|estado_act.bien2~regout\,
	datac => \Recept|i4|registro\(7),
	combout => \Guardar_valor_e_p|q[7]~0_combout\);

-- Location: LCFF_X21_Y10_N5
\Guardar_valor_e_p|q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Guardar_valor_e_p|q[7]~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Guardar_valor_e_p|q[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Guardar_valor_e_p|q\(7));

-- Location: LCCOMB_X18_Y16_N12
\RISC_V|PEP_C1|q[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|PEP_C1|q[7]~feeder_combout\ = \Guardar_valor_e_p|q\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Guardar_valor_e_p|q\(7),
	combout => \RISC_V|PEP_C1|q[7]~feeder_combout\);

-- Location: LCFF_X18_Y16_N13
\RISC_V|PEP_C1|q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|PEP_C1|q[7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|PEP_C1|q\(7));

-- Location: LCFF_X16_Y19_N29
\RISC_V|PEP_C2|q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|PEP_C1|q\(7),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|PEP_C2|q\(7));

-- Location: LCCOMB_X16_Y19_N18
\RISC_V|PSP_C|q[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|PSP_C|q\(7) = (\reset_n~combout\ & ((GLOBAL(\RISC_V|we_en_psp~clkctrl_outclk\) & (\RISC_V|PSP_C|q\(7))) # (!GLOBAL(\RISC_V|we_en_psp~clkctrl_outclk\) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_n~combout\,
	datab => \RISC_V|PSP_C|q\(7),
	datac => \RISC_V|we_en_psp~clkctrl_outclk\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~20_combout\,
	combout => \RISC_V|PSP_C|q\(7));

-- Location: LCCOMB_X16_Y19_N28
\RISC_V|RISCV|Processor|d_ram_alu[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_ram_alu[7]~2_combout\ = (\RISC_V|RISCV|Processor|ALUR|q\(31) & ((\RISC_V|RISCV|Processor|ALUR|q\(2) & (\RISC_V|PEP_C2|q\(7))) # (!\RISC_V|RISCV|Processor|ALUR|q\(2) & ((\RISC_V|PSP_C|q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(31),
	datab => \RISC_V|RISCV|Processor|ALUR|q\(2),
	datac => \RISC_V|PEP_C2|q\(7),
	datad => \RISC_V|PSP_C|q\(7),
	combout => \RISC_V|RISCV|Processor|d_ram_alu[7]~2_combout\);

-- Location: LCCOMB_X16_Y19_N26
\RISC_V|RISCV|Processor|d_ram_alu[7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_ram_alu[7]~3_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\ & (((\RISC_V|RISCV|Processor|d_ram_alu[7]~1_combout\) # (\RISC_V|RISCV|Processor|d_ram_alu[7]~2_combout\)))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\ & (\RISC_V|RISCV|Processor|ALUR|q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(7),
	datac => \RISC_V|RISCV|Processor|d_ram_alu[7]~1_combout\,
	datad => \RISC_V|RISCV|Processor|d_ram_alu[7]~2_combout\,
	combout => \RISC_V|RISCV|Processor|d_ram_alu[7]~3_combout\);

-- Location: LCCOMB_X16_Y19_N12
\RISC_V|RISCV|Processor|d_in[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[7]~8_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\ & (((!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & \RISC_V|RISCV|Processor|d_ram_alu[7]~3_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\ & (\RISC_V|RISCV|Processor|PC|q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(7),
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datad => \RISC_V|RISCV|Processor|d_ram_alu[7]~3_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[7]~8_combout\);

-- Location: LCFF_X21_Y17_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][7]~regout\);

-- Location: LCFF_X26_Y17_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][7]~regout\);

-- Location: LCFF_X23_Y20_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][7]~regout\);

-- Location: LCCOMB_X26_Y17_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][7]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][7]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][7]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][7]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~10_combout\);

-- Location: LCCOMB_X26_Y17_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][7]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][7]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][7]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][7]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~11_combout\);

-- Location: LCFF_X22_Y19_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][7]~regout\);

-- Location: LCCOMB_X24_Y19_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][7]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][7]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][7]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~14_combout\);

-- Location: LCCOMB_X22_Y21_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][7]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][7]~feeder_combout\);

-- Location: LCFF_X22_Y21_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][7]~regout\);

-- Location: LCCOMB_X24_Y19_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][7]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][7]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][7]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~14_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][7]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~15_combout\);

-- Location: LCFF_X15_Y19_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][7]~regout\);

-- Location: LCFF_X22_Y19_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][7]~regout\);

-- Location: LCCOMB_X15_Y19_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~13_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~12_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][7]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~12_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~12_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][7]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][7]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~13_combout\);

-- Location: LCCOMB_X15_Y19_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~13_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~15_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~13_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~16_combout\);

-- Location: LCCOMB_X15_Y19_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~18_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~11_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~18_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~11_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~16_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~19_combout\);

-- Location: LCCOMB_X15_Y18_N14
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][7]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][7]~feeder_combout\);

-- Location: LCFF_X15_Y18_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][7]~regout\);

-- Location: LCFF_X19_Y11_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][7]~regout\);

-- Location: LCCOMB_X19_Y11_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][7]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][7]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][7]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~0_combout\);

-- Location: LCCOMB_X15_Y18_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][7]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][7]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][7]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][7]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~0_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~1_combout\);

-- Location: LCFF_X16_Y15_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][7]~regout\);

-- Location: LCFF_X16_Y17_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][7]~regout\);

-- Location: LCFF_X15_Y17_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][7]~regout\);

-- Location: LCCOMB_X22_Y12_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][7]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][7]~feeder_combout\);

-- Location: LCFF_X22_Y12_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][7]~regout\);

-- Location: LCCOMB_X15_Y17_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][7]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][7]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][7]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~7_combout\);

-- Location: LCCOMB_X16_Y17_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][7]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][7]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][7]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][7]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~7_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~8_combout\);

-- Location: LCCOMB_X16_Y20_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][7]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][7]~feeder_combout\);

-- Location: LCFF_X16_Y20_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][7]~regout\);

-- Location: LCFF_X15_Y20_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][7]~regout\);

-- Location: LCCOMB_X15_Y20_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][7]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][7]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][7]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][7]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~4_combout\);

-- Location: LCCOMB_X15_Y20_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][7]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][7]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][7]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][7]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~4_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~5_combout\);

-- Location: LCFF_X21_Y14_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][7]~regout\);

-- Location: LCFF_X21_Y14_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][7]~regout\);

-- Location: LCFF_X19_Y12_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][7]~regout\);

-- Location: LCCOMB_X21_Y14_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][7]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][7]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][7]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~2_combout\);

-- Location: LCCOMB_X21_Y14_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][7]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][7]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][7]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][7]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~3_combout\);

-- Location: LCCOMB_X15_Y19_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|IRC|q\(22))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~3_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~5_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~3_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~6_combout\);

-- Location: LCCOMB_X15_Y19_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~8_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~1_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~1_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~8_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~6_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~9_combout\);

-- Location: LCCOMB_X15_Y19_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~20_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~9_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~19_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~9_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~20_combout\);

-- Location: LCCOMB_X16_Y13_N18
\RISC_V|RAM_c|din_2[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_2[7]~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(13) & ((\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[23]~29_combout\)) # (!\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\ & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~20_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(13),
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr15~combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[23]~29_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~20_combout\,
	combout => \RISC_V|RAM_c|din_2[7]~0_combout\);

-- Location: LCCOMB_X19_Y16_N28
\RISC_V|PSP_C|q[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|PSP_C|q\(3) = (\reset_n~combout\ & ((GLOBAL(\RISC_V|we_en_psp~clkctrl_outclk\) & (\RISC_V|PSP_C|q\(3))) # (!GLOBAL(\RISC_V|we_en_psp~clkctrl_outclk\) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_n~combout\,
	datab => \RISC_V|PSP_C|q\(3),
	datac => \RISC_V|we_en_psp~clkctrl_outclk\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\,
	combout => \RISC_V|PSP_C|q\(3));

-- Location: LCCOMB_X19_Y16_N0
\RISC_V|RISCV|Processor|d_in[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[3]~24_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & (((\RISC_V|RISCV|Processor|d_in[1]~12_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & ((\RISC_V|RISCV|Processor|d_in[1]~12_combout\ & 
-- (\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a3\)) # (!\RISC_V|RISCV|Processor|d_in[1]~12_combout\ & ((\RISC_V|PSP_C|q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a3\,
	datab => \RISC_V|RISCV|Processor|d_in[1]~11_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[1]~12_combout\,
	datad => \RISC_V|PSP_C|q\(3),
	combout => \RISC_V|RISCV|Processor|d_in[3]~24_combout\);

-- Location: LCCOMB_X19_Y16_N30
\RISC_V|RISCV|Processor|d_in[3]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[3]~25_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & ((\RISC_V|RISCV|Processor|d_in[3]~24_combout\ & (\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a3\)) # (!\RISC_V|RISCV|Processor|d_in[3]~24_combout\ & 
-- ((\RISC_V|RAM_c|half_out[11]~2_combout\))))) # (!\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & (((\RISC_V|RISCV|Processor|d_in[3]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[1]~11_combout\,
	datab => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a3\,
	datac => \RISC_V|RAM_c|half_out[11]~2_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[3]~24_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[3]~25_combout\);

-- Location: LCCOMB_X18_Y16_N28
\RISC_V|RISCV|Processor|d_in[3]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[3]~26_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & (((\RISC_V|RISCV|Processor|d_in[1]~9_combout\) # (\RISC_V|RISCV|Processor|d_in[3]~25_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- (\RISC_V|RISCV|Processor|ALUR|q\(3) & (!\RISC_V|RISCV|Processor|d_in[1]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(3),
	datac => \RISC_V|RISCV|Processor|d_in[1]~9_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[3]~25_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[3]~26_combout\);

-- Location: LCCOMB_X18_Y16_N6
\RISC_V|RISCV|Processor|d_in[3]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[3]~27_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~9_combout\ & ((\RISC_V|RISCV|Processor|d_in[3]~26_combout\ & ((\RISC_V|PEP_C2|q\(3)))) # (!\RISC_V|RISCV|Processor|d_in[3]~26_combout\ & (\RISC_V|RISCV|Processor|PC|q\(3))))) # 
-- (!\RISC_V|RISCV|Processor|d_in[1]~9_combout\ & (((\RISC_V|RISCV|Processor|d_in[3]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(3),
	datab => \RISC_V|RISCV|Processor|d_in[1]~9_combout\,
	datac => \RISC_V|PEP_C2|q\(3),
	datad => \RISC_V|RISCV|Processor|d_in[3]~26_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[3]~27_combout\);

-- Location: LCCOMB_X18_Y16_N16
\RISC_V|RISCV|Processor|d_in[3]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[3]~28_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & \RISC_V|RISCV|Processor|d_in[3]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datad => \RISC_V|RISCV|Processor|d_in[3]~27_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[3]~28_combout\);

-- Location: LCCOMB_X22_Y17_N2
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][3]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[3]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][3]~feeder_combout\);

-- Location: LCFF_X22_Y17_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][3]~regout\);

-- Location: LCCOMB_X22_Y19_N22
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][3]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[3]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][3]~feeder_combout\);

-- Location: LCFF_X22_Y19_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][3]~regout\);

-- Location: LCCOMB_X22_Y19_N12
\RISC_V|RISCV|Processor|entrada_alu_a[3]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~38_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][3]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][3]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][3]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~38_combout\);

-- Location: LCCOMB_X22_Y17_N8
\RISC_V|RISCV|Processor|entrada_alu_a[3]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~39_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[3]~38_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][3]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[3]~38_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][3]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][3]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][3]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[3]~38_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~39_combout\);

-- Location: LCCOMB_X21_Y18_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][3]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[3]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][3]~feeder_combout\);

-- Location: LCFF_X21_Y18_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][3]~regout\);

-- Location: LCCOMB_X21_Y18_N4
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][3]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[3]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][3]~feeder_combout\);

-- Location: LCFF_X21_Y18_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][3]~regout\);

-- Location: LCFF_X20_Y17_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][3]~regout\);

-- Location: LCFF_X21_Y19_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][3]~regout\);

-- Location: LCCOMB_X21_Y19_N26
\RISC_V|RISCV|Processor|entrada_alu_a[3]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~36_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][3]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][3]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][3]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~36_combout\);

-- Location: LCCOMB_X21_Y19_N30
\RISC_V|RISCV|Processor|entrada_alu_a[3]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~37_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[3]~36_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][3]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[3]~36_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][3]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[3]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][3]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][3]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[3]~36_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~37_combout\);

-- Location: LCCOMB_X23_Y15_N8
\RISC_V|RISCV|Processor|entrada_alu_a[3]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~40_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|IRC|q\(16))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[3]~37_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|entrada_alu_a[3]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[3]~39_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[3]~37_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~40_combout\);

-- Location: LCFF_X23_Y18_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][3]~regout\);

-- Location: LCFF_X22_Y18_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][3]~regout\);

-- Location: LCCOMB_X22_Y18_N24
\RISC_V|RISCV|Processor|entrada_alu_a[3]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~41_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][3]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][3]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][3]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~41_combout\);

-- Location: LCCOMB_X23_Y18_N4
\RISC_V|RISCV|Processor|entrada_alu_a[3]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~42_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[3]~41_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][3]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[3]~41_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][3]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[3]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][3]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][3]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[3]~41_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~42_combout\);

-- Location: LCFF_X23_Y18_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][3]~regout\);

-- Location: LCFF_X21_Y13_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][3]~regout\);

-- Location: LCCOMB_X23_Y13_N4
\RISC_V|RISCV|Processor|entrada_alu_a[3]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~34_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][3]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][3]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][3]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~34_combout\);

-- Location: LCFF_X21_Y13_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][3]~regout\);

-- Location: LCCOMB_X23_Y13_N2
\RISC_V|RISCV|Processor|entrada_alu_a[3]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~35_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[3]~34_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][3]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[3]~34_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][3]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[3]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][3]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[3]~34_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][3]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~35_combout\);

-- Location: LCCOMB_X23_Y15_N26
\RISC_V|RISCV|Processor|entrada_alu_a[3]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~43_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[3]~40_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[3]~42_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[3]~40_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[3]~35_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|entrada_alu_a[3]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[3]~40_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[3]~42_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[3]~35_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~43_combout\);

-- Location: LCFF_X19_Y13_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][3]~regout\);

-- Location: LCCOMB_X19_Y12_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][3]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[3]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][3]~feeder_combout\);

-- Location: LCFF_X19_Y12_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][3]~regout\);

-- Location: LCCOMB_X19_Y12_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][3]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[3]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][3]~feeder_combout\);

-- Location: LCFF_X19_Y12_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][3]~regout\);

-- Location: LCCOMB_X19_Y12_N10
\RISC_V|RISCV|Processor|entrada_alu_a[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~24_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][3]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][3]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][3]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~24_combout\);

-- Location: LCCOMB_X19_Y13_N14
\RISC_V|RISCV|Processor|entrada_alu_a[3]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~25_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[3]~24_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][3]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[3]~24_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][3]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[3]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][3]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][3]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[3]~24_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~25_combout\);

-- Location: LCFF_X18_Y17_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][3]~regout\);

-- Location: LCCOMB_X18_Y15_N4
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][3]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[3]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][3]~feeder_combout\);

-- Location: LCFF_X18_Y15_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][3]~regout\);

-- Location: LCFF_X18_Y12_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][3]~regout\);

-- Location: LCCOMB_X18_Y12_N2
\RISC_V|RISCV|Processor|entrada_alu_a[3]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~28_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][3]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][3]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][3]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][3]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~28_combout\);

-- Location: LCCOMB_X18_Y17_N26
\RISC_V|RISCV|Processor|entrada_alu_a[3]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~29_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[3]~28_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][3]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[3]~28_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][3]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[3]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][3]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][3]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[3]~28_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~29_combout\);

-- Location: LCCOMB_X19_Y13_N0
\RISC_V|RISCV|Processor|entrada_alu_a[3]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~30_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[3]~27_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(17) & \RISC_V|RISCV|Processor|entrada_alu_a[3]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[3]~27_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[3]~29_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~30_combout\);

-- Location: LCCOMB_X19_Y13_N2
\RISC_V|RISCV|Processor|entrada_alu_a[3]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[3]~33_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[3]~30_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[3]~32_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[3]~30_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[3]~25_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[3]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[3]~32_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[3]~25_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[3]~30_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[3]~33_combout\);

-- Location: LCCOMB_X19_Y15_N8
\RISC_V|RISCV|Processor|entrada_alu_a[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(3) = (\RISC_V|RISCV|Processor|entrada_alu_a[3]~44_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_a[3]~43_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[3]~44_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[3]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[3]~44_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[3]~43_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[3]~33_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(3));

-- Location: LCFF_X21_Y19_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][1]~regout\);

-- Location: LCCOMB_X20_Y17_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][1]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][1]~feeder_combout\);

-- Location: LCFF_X20_Y17_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][1]~regout\);

-- Location: LCCOMB_X21_Y17_N26
\RISC_V|RISCV|Processor|entrada_alu_a[1]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~76_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][1]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][1]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][1]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~76_combout\);

-- Location: LCCOMB_X22_Y15_N28
\RISC_V|RISCV|Processor|entrada_alu_a[1]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~77_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[1]~76_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][1]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(17))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[1]~76_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][1]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][1]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][1]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[1]~76_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~77_combout\);

-- Location: LCFF_X22_Y18_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][1]~regout\);

-- Location: LCFF_X23_Y19_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][1]~regout\);

-- Location: LCCOMB_X22_Y18_N12
\RISC_V|RISCV|Processor|entrada_alu_a[1]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~84_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[1]~83_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][1]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[1]~83_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][1]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[1]~83_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][1]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][1]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~84_combout\);

-- Location: LCFF_X21_Y19_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][1]~regout\);

-- Location: LCCOMB_X21_Y15_N6
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][1]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][1]~feeder_combout\);

-- Location: LCFF_X21_Y15_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][1]~regout\);

-- Location: LCFF_X21_Y16_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][1]~regout\);

-- Location: LCCOMB_X22_Y15_N4
\RISC_V|RISCV|Processor|entrada_alu_a[1]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~80_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][1]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][1]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][1]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~80_combout\);

-- Location: LCCOMB_X22_Y15_N22
\RISC_V|RISCV|Processor|entrada_alu_a[1]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~81_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[1]~80_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][1]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(17))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[1]~80_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][1]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][1]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][1]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[1]~80_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~81_combout\);

-- Location: LCCOMB_X21_Y13_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][1]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][1]~feeder_combout\);

-- Location: LCFF_X21_Y13_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][1]~regout\);

-- Location: LCFF_X23_Y17_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][1]~regout\);

-- Location: LCFF_X23_Y17_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][1]~regout\);

-- Location: LCCOMB_X23_Y17_N28
\RISC_V|RISCV|Processor|entrada_alu_a[1]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~78_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][1]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][1]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][1]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~78_combout\);

-- Location: LCCOMB_X22_Y15_N30
\RISC_V|RISCV|Processor|entrada_alu_a[1]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~79_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[1]~78_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][1]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[1]~78_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][1]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[1]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][1]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][1]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[1]~78_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~79_combout\);

-- Location: LCCOMB_X22_Y15_N0
\RISC_V|RISCV|Processor|entrada_alu_a[1]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~82_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[1]~79_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|entrada_alu_a[1]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[1]~81_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[1]~79_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~82_combout\);

-- Location: LCCOMB_X22_Y15_N18
\RISC_V|RISCV|Processor|entrada_alu_a[1]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~85_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[1]~82_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[1]~84_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[1]~82_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[1]~77_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[1]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[1]~77_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[1]~84_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[1]~82_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~85_combout\);

-- Location: LCCOMB_X20_Y16_N22
\RISC_V|RISCV|Processor|pc_in[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[1]~3_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (((\RISC_V|RISCV|Processor|ALUR|q\(1))))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(1),
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~7_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[1]~3_combout\);

-- Location: LCFF_X20_Y16_N23
\RISC_V|RISCV|Processor|PC|q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[1]~3_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(1));

-- Location: LCFF_X19_Y11_N17
\RISC_V|RISCV|Processor|PC_IRC|q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(1),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(1));

-- Location: LCCOMB_X19_Y11_N16
\RISC_V|RISCV|Processor|entrada_alu_a[1]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~86_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(1) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (((\RISC_V|RISCV|Processor|PC_IRC|q\(1)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(1),
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(1),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~86_combout\);

-- Location: LCFF_X22_Y14_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][1]~regout\);

-- Location: LCFF_X19_Y13_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][1]~regout\);

-- Location: LCFF_X22_Y14_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][1]~regout\);

-- Location: LCFF_X19_Y13_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][1]~regout\);

-- Location: LCCOMB_X22_Y15_N26
\RISC_V|RISCV|Processor|entrada_alu_a[1]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~68_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15)) # (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][1]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][1]~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][1]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][1]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~68_combout\);

-- Location: LCCOMB_X22_Y15_N8
\RISC_V|RISCV|Processor|entrada_alu_a[1]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~69_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[1]~68_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][1]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[1]~68_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][1]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[1]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][1]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][1]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[1]~68_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~69_combout\);

-- Location: LCFF_X20_Y14_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][1]~regout\);

-- Location: LCCOMB_X21_Y15_N30
\RISC_V|RISCV|Processor|entrada_alu_a[1]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~70_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][1]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][1]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][1]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~70_combout\);

-- Location: LCFF_X18_Y15_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][1]~regout\);

-- Location: LCCOMB_X22_Y15_N10
\RISC_V|RISCV|Processor|entrada_alu_a[1]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~71_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[1]~70_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][1]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[1]~70_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][1]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[1]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][1]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[1]~70_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][1]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~71_combout\);

-- Location: LCCOMB_X22_Y15_N24
\RISC_V|RISCV|Processor|entrada_alu_a[1]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~72_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18)) # ((\RISC_V|RISCV|Processor|entrada_alu_a[1]~69_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[1]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[1]~69_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[1]~71_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~72_combout\);

-- Location: LCCOMB_X23_Y15_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][1]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][1]~feeder_combout\);

-- Location: LCFF_X23_Y15_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][1]~regout\);

-- Location: LCCOMB_X20_Y13_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][1]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][1]~feeder_combout\);

-- Location: LCFF_X20_Y13_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][1]~regout\);

-- Location: LCCOMB_X23_Y15_N12
\RISC_V|RISCV|Processor|entrada_alu_a[1]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~73_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|IRC|q\(16))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][1]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][1]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][1]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~73_combout\);

-- Location: LCCOMB_X23_Y15_N2
\RISC_V|RISCV|Processor|entrada_alu_a[1]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~74_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[1]~73_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][1]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[1]~73_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][1]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[1]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][1]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][1]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[1]~73_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~74_combout\);

-- Location: LCCOMB_X22_Y15_N2
\RISC_V|RISCV|Processor|entrada_alu_a[1]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[1]~75_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[1]~72_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[1]~74_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[1]~72_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[1]~67_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[1]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[1]~67_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[1]~72_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[1]~74_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[1]~75_combout\);

-- Location: LCCOMB_X22_Y15_N16
\RISC_V|RISCV|Processor|entrada_alu_a[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(1) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[1]~86_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[1]~86_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[1]~85_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[1]~86_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[1]~75_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[1]~85_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[1]~86_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[1]~75_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(1));

-- Location: LCCOMB_X19_Y14_N18
\RISC_V|RISCV|Processor|entrada_alu_b[0]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[0]~88_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\ & (!\RISC_V|RISCV|MaquinaEstados|WideOr9~2_combout\ & (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & 
-- !\RISC_V|RISCV|MaquinaEstados|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~2_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datad => \RISC_V|RISCV|MaquinaEstados|WideOr12~combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[0]~88_combout\);

-- Location: LCFF_X19_Y14_N27
\RISC_V|RISCV|Processor|IRC|q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a7\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(7));

-- Location: LCCOMB_X19_Y14_N26
\RISC_V|RISCV|Processor|entrada_alu_b[0]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[0]~89_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[0]~88_combout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(20))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[0]~88_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(7),
	datad => \RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[0]~89_combout\);

-- Location: LCCOMB_X20_Y15_N18
\RISC_V|RISCV|Processor|entrada_alu_b[0]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[0]~87_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[0]~100_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[0]~100_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~9_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~19_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[0]~87_combout\);

-- Location: LCCOMB_X20_Y15_N14
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:0:i_1|c_i_mas_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:0:i_1|c_i_mas_1~1_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(0) & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (((\RISC_V|RISCV|Processor|entrada_alu_b[0]~89_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[0]~87_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[0]~89_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(0),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[0]~87_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:0:i_1|c_i_mas_1~1_combout\);

-- Location: LCCOMB_X20_Y15_N20
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:0:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:0:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(0) $ (((!\RISC_V|RISCV|Processor|entrada_alu_b[0]~89_combout\ & 
-- !\RISC_V|RISCV|Processor|entrada_alu_b[0]~87_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[0]~89_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(0),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[0]~87_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:0:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X19_Y15_N6
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|b_s\(1) & ((\RISC_V|RISCV|Processor|entrada_alu_a\(1)) # 
-- ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:0:i_1|c_i_mas_1~1_combout\) # (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:0:i_1|c_i_mas_1~0_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|b_s\(1) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(1) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:0:i_1|c_i_mas_1~1_combout\) # (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:0:i_1|c_i_mas_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|b_s\(1),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(1),
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:0:i_1|c_i_mas_1~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:0:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X19_Y15_N28
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:2:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:2:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(2) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(2) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(2),
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:2:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X19_Y15_N2
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:3:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:3:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(3) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:2:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(3) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:2:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(3),
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:2:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:3:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X19_Y15_N0
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:4:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:4:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(4) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:3:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(4) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:3:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(4),
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:3:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:4:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X19_Y15_N22
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:5:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:5:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(5) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:4:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(5) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:4:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(5),
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:4:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:5:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X19_Y15_N20
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:6:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:6:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(6) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:5:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(6) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:5:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(6),
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:5:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:6:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X16_Y15_N28
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:7:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:7:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(7) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:6:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(7) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:6:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(7),
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:6:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:7:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X16_Y15_N18
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(8) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:7:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(8) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:7:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(8),
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:7:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X16_Y15_N12
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:9:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:9:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(9) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(9) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(9),
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:9:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X16_Y15_N6
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(10) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:9:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(10) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:9:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(10),
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:9:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X16_Y15_N24
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:11:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:11:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(11) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(11) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(11),
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:11:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X15_Y15_N12
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(12) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:11:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(12) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:11:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(12),
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:11:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X15_Y15_N18
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:13:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:13:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(13) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(13) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(13),
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:13:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X15_Y15_N16
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:14:i_1|s_i~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:14:i_1|s_i~0_combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(14) $ (\RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:13:i_1|c_i_mas_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(14),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:13:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:14:i_1|s_i~0_combout\);

-- Location: LCCOMB_X9_Y17_N16
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~1_combout\ = (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- !\RISC_V|RISCV|Processor|shamt[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~1_combout\);

-- Location: LCCOMB_X10_Y15_N16
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~57_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(30)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~1_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(30),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~57_combout\);

-- Location: LCCOMB_X12_Y14_N24
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~5_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:14:i_1|s_i~0_combout\)) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:14:i_1|s_i~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~57_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~5_combout\);

-- Location: LCCOMB_X8_Y14_N28
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~70_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~69_combout\))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~18_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~69_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X9_Y13_N6
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~54_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(7))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(7),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(9),
	datad => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X8_Y14_N10
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~55_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~54_combout\))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~15_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~54_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X12_Y14_N20
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~71_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~55_combout\))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~70_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~55_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X12_Y14_N22
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~68_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~35_combout\))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~45_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~35_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X12_Y14_N30
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~72_combout\ = (\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~68_combout\))) # (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~71_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~68_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X12_Y14_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~6_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~5_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~4_combout\)) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~5_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~72_combout\))))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~4_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~5_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~72_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~6_combout\);

-- Location: LCCOMB_X12_Y14_N26
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~7_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~1_combout\) # ((!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~6_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~7_combout\);

-- Location: LCFF_X12_Y14_N27
\RISC_V|RISCV|Processor|ALUR|q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(14));

-- Location: LCCOMB_X12_Y14_N0
\RISC_V|RISCV|Processor|pc_in[14]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[14]~13_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (((\RISC_V|RISCV|Processor|ALUR|q\(14))))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(14),
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~7_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[14]~13_combout\);

-- Location: LCFF_X12_Y14_N1
\RISC_V|RISCV|Processor|PC|q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[14]~13_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(14));

-- Location: LCCOMB_X16_Y19_N22
\RISC_V|RAM_c|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|Mux4~0_combout\ = (!\RISC_V|RISCV|Processor|ALUR|q\(0) & ((\RISC_V|RISCV|Processor|ALUR|q\(1) & ((\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a7\))) # (!\RISC_V|RISCV|Processor|ALUR|q\(1) & 
-- (\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a7\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(1),
	datac => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a7\,
	datad => \RISC_V|RISCV|Processor|ALUR|q\(0),
	combout => \RISC_V|RAM_c|Mux4~0_combout\);

-- Location: LCCOMB_X16_Y11_N12
\RISC_V|RISCV|MaquinaEstados|l_u~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|l_u~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(14) & ((\RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\) # (\RISC_V|RISCV|MaquinaEstados|estado_act.lw4~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(14),
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.lw4~regout\,
	combout => \RISC_V|RISCV|MaquinaEstados|l_u~0_combout\);

-- Location: LCCOMB_X16_Y19_N24
\RISC_V|RAM_c|byte_sign_ext[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|byte_sign_ext[8]~0_combout\ = (!\RISC_V|RISCV|MaquinaEstados|l_u~0_combout\ & ((\RISC_V|RAM_c|Mux4~0_combout\) # ((\RISC_V|RAM_c|Mux4~1_combout\ & \RISC_V|RISCV|Processor|ALUR|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|Mux4~1_combout\,
	datab => \RISC_V|RAM_c|Mux4~0_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|l_u~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALUR|q\(0),
	combout => \RISC_V|RAM_c|byte_sign_ext[8]~0_combout\);

-- Location: LCCOMB_X15_Y16_N14
\RISC_V|RISCV|Processor|d_in[12]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[12]~50_combout\ = ((\RISC_V|RISCV|Processor|IRC|q\(13) & !\RISC_V|RISCV|Processor|ALUR|q\(31))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(13),
	datad => \RISC_V|RISCV|Processor|ALUR|q\(31),
	combout => \RISC_V|RISCV|Processor|d_in[12]~50_combout\);

-- Location: LCCOMB_X15_Y16_N30
\RISC_V|RISCV|Processor|d_in[12]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[12]~51_combout\ = ((\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & (!\RISC_V|RISCV|Processor|IRC|q\(13) & !\RISC_V|RISCV|Processor|ALUR|q\(31)))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.lw5~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(13),
	datad => \RISC_V|RISCV|Processor|ALUR|q\(31),
	combout => \RISC_V|RISCV|Processor|d_in[12]~51_combout\);

-- Location: LCCOMB_X15_Y16_N16
\RISC_V|RISCV|Processor|d_in[14]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[14]~67_combout\ = (\RISC_V|RISCV|Processor|d_in[12]~50_combout\ & ((\RISC_V|RISCV|Processor|d_in[12]~51_combout\ & ((\RISC_V|RISCV|Processor|ALUR|q\(14)))) # (!\RISC_V|RISCV|Processor|d_in[12]~51_combout\ & 
-- (\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a6\)))) # (!\RISC_V|RISCV|Processor|d_in[12]~50_combout\ & (((\RISC_V|RISCV|Processor|d_in[12]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a6\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(14),
	datac => \RISC_V|RISCV|Processor|d_in[12]~50_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[12]~51_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[14]~67_combout\);

-- Location: LCCOMB_X15_Y16_N26
\RISC_V|RISCV|Processor|d_in[14]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[14]~68_combout\ = (\RISC_V|RISCV|Processor|d_in[14]~67_combout\ & ((\RISC_V|RAM_c|half_out[14]~6_combout\) # ((!\RISC_V|RISCV|Processor|d_in[12]~49_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[14]~67_combout\ & 
-- (((\RISC_V|RAM_c|byte_sign_ext[8]~0_combout\ & \RISC_V|RISCV|Processor|d_in[12]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|half_out[14]~6_combout\,
	datab => \RISC_V|RAM_c|byte_sign_ext[8]~0_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[14]~67_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[12]~49_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[14]~68_combout\);

-- Location: LCCOMB_X16_Y16_N0
\RISC_V|RISCV|Processor|d_in[14]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[14]~69_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\ & ((\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(14))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & 
-- ((\RISC_V|RISCV|Processor|d_in[14]~68_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(14),
	datad => \RISC_V|RISCV|Processor|d_in[14]~68_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[14]~69_combout\);

-- Location: LCCOMB_X16_Y17_N22
\RISC_V|RISCV|Processor|d_in[14]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[14]~127_combout\ = (\RISC_V|RISCV|Processor|d_in[14]~69_combout\) # ((\RISC_V|RISCV|Processor|PC|q\(14) & ((\RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\) # (\RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\,
	datac => \RISC_V|RISCV|Processor|PC|q\(14),
	datad => \RISC_V|RISCV|Processor|d_in[14]~69_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[14]~127_combout\);

-- Location: LCCOMB_X15_Y20_N2
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][14]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[14]~127_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][14]~feeder_combout\);

-- Location: LCFF_X15_Y20_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][14]~regout\);

-- Location: LCCOMB_X16_Y20_N4
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][14]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[14]~127_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][14]~feeder_combout\);

-- Location: LCFF_X16_Y20_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][14]~regout\);

-- Location: LCCOMB_X16_Y20_N30
\RISC_V|RISCV|Processor|entrada_alu_a[14]~278\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~278_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][14]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][14]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][14]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~278_combout\);

-- Location: LCCOMB_X15_Y20_N24
\RISC_V|RISCV|Processor|entrada_alu_a[14]~279\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~279_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[14]~278_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][14]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[14]~278_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][14]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[14]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][14]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][14]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[14]~278_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~279_combout\);

-- Location: LCCOMB_X16_Y20_N20
\RISC_V|RISCV|Processor|entrada_alu_a[14]~282\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~282_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[14]~279_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|entrada_alu_a[14]~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[14]~281_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[14]~279_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~282_combout\);

-- Location: LCCOMB_X23_Y21_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][14]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[14]~127_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][14]~feeder_combout\);

-- Location: LCFF_X23_Y21_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][14]~regout\);

-- Location: LCCOMB_X23_Y22_N22
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][14]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[14]~127_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][14]~feeder_combout\);

-- Location: LCFF_X23_Y22_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][14]~regout\);

-- Location: LCCOMB_X23_Y22_N16
\RISC_V|RISCV|Processor|entrada_alu_a[14]~283\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~283_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][14]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][14]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][14]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~283_combout\);

-- Location: LCCOMB_X16_Y21_N18
\RISC_V|RISCV|Processor|entrada_alu_a[14]~284\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~284_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[14]~283_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][14]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[14]~283_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][14]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[14]~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][14]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][14]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[14]~283_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~284_combout\);

-- Location: LCCOMB_X16_Y20_N14
\RISC_V|RISCV|Processor|entrada_alu_a[14]~285\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~285_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[14]~282_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[14]~284_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[14]~282_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[14]~277_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[14]~282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[14]~277_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[14]~282_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[14]~284_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~285_combout\);

-- Location: LCCOMB_X19_Y20_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][14]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[14]~127_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][14]~feeder_combout\);

-- Location: LCFF_X19_Y20_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][14]~regout\);

-- Location: LCFF_X23_Y20_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][14]~regout\);

-- Location: LCCOMB_X23_Y20_N20
\RISC_V|RISCV|Processor|entrada_alu_a[14]~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~293_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][14]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][14]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][14]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~293_combout\);

-- Location: LCCOMB_X23_Y16_N2
\RISC_V|RISCV|Processor|entrada_alu_a[14]~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~294_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[14]~293_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][14]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[14]~293_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][14]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[14]~293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][14]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][14]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[14]~293_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~294_combout\);

-- Location: LCFF_X27_Y13_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][14]~regout\);

-- Location: LCCOMB_X21_Y13_N20
\RISC_V|RISCV|Processor|entrada_alu_a[14]~287\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~287_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[14]~286_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][14]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(17))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[14]~286_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][14]~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[14]~286_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][14]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][14]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~287_combout\);

-- Location: LCCOMB_X13_Y19_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][14]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[14]~127_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[14]~127_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][14]~feeder_combout\);

-- Location: LCFF_X13_Y19_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][14]~regout\);

-- Location: LCCOMB_X29_Y19_N6
\RISC_V|RISCV|Processor|entrada_alu_a[14]~290\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~290_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][14]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][14]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][14]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~290_combout\);

-- Location: LCCOMB_X13_Y19_N0
\RISC_V|RISCV|Processor|entrada_alu_a[14]~291\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~291_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[14]~290_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][14]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[14]~290_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][14]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][14]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][14]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[14]~290_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~291_combout\);

-- Location: LCCOMB_X15_Y20_N14
\RISC_V|RISCV|Processor|entrada_alu_a[14]~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~292_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[14]~289_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(15) & \RISC_V|RISCV|Processor|entrada_alu_a[14]~291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[14]~289_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[14]~291_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~292_combout\);

-- Location: LCCOMB_X16_Y20_N0
\RISC_V|RISCV|Processor|entrada_alu_a[14]~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[14]~295_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[14]~292_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[14]~294_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[14]~292_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[14]~287_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[14]~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[14]~294_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[14]~287_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[14]~292_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[14]~295_combout\);

-- Location: LCCOMB_X16_Y20_N22
\RISC_V|RISCV|Processor|entrada_alu_a[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(14) = (\RISC_V|RISCV|Processor|entrada_alu_a[14]~296_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_a[14]~295_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[14]~296_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[14]~285_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[14]~296_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[14]~285_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[14]~295_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(14));

-- Location: LCCOMB_X8_Y14_N30
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~18_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(12))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(12),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(14),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X8_Y15_N24
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~19_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(13)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(15),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(13),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X8_Y15_N2
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~20_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~18_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~18_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~19_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X9_Y16_N28
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~85_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~20_combout\))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~25_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~20_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X11_Y14_N20
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\) # ((\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(23))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X10_Y16_N12
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~8_combout\ = (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(2))) # 
-- (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(2),
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(3),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~8_combout\);

-- Location: LCCOMB_X10_Y16_N10
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~9_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(0))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(0),
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(1),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~9_combout\);

-- Location: LCCOMB_X10_Y12_N16
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~37_combout\ = (!\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~8_combout\) # 
-- ((\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~8_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~9_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X13_Y16_N16
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|s_i~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|s_i~2_combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(19) $ (\RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(19),
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|s_i~2_combout\);

-- Location: LCCOMB_X10_Y18_N0
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~14_combout\ = (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(31) & 
-- !\RISC_V|RISCV|Processor|shamt[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datad => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~14_combout\);

-- Location: LCCOMB_X10_Y18_N18
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~15_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~11_combout\) # ((\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~14_combout\) # (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~11_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~14_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~13_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~15_combout\);

-- Location: LCCOMB_X13_Y16_N12
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~0_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~15_combout\)))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|s_i~2_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|s_i~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~15_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~0_combout\);

-- Location: LCCOMB_X13_Y16_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~1_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(19) & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~0_combout\) # ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(19) & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(19),
	datab => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~1_combout\);

-- Location: LCCOMB_X14_Y12_N6
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~1_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~37_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~2_combout\);

-- Location: LCCOMB_X13_Y12_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~3_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~2_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~61_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~85_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~61_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~85_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~3_combout\);

-- Location: LCCOMB_X14_Y14_N12
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~4_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|s_i~combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|s_i~combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~4_combout\);

-- Location: LCCOMB_X14_Y14_N22
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~5_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~4_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(31)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~4_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~34_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~34_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~5_combout\);

-- Location: LCCOMB_X14_Y14_N6
\RISC_V|RISCV|Processor|pc_in[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[19]~19_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (\RISC_V|RISCV|Processor|ALUR|q\(19))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (((\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(19),
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~5_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[19]~19_combout\);

-- Location: LCFF_X14_Y14_N7
\RISC_V|RISCV|Processor|PC|q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[19]~19_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(19));

-- Location: LCFF_X14_Y14_N23
\RISC_V|RISCV|Processor|ALUR|q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(19));

-- Location: LCCOMB_X15_Y14_N18
\RISC_V|RISCV|Processor|d_in[19]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[19]~87_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & ((\RISC_V|RISCV|Processor|d_in[29]~77_combout\) # ((\RISC_V|RAM_c|Mux12~0_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (\RISC_V|RISCV|Processor|ALUR|q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(19),
	datad => \RISC_V|RAM_c|Mux12~0_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[19]~87_combout\);

-- Location: LCCOMB_X15_Y14_N0
\RISC_V|RISCV|Processor|d_in[19]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[19]~88_combout\ = (\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & ((\RISC_V|RISCV|Processor|d_in[19]~87_combout\ & (\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a3\)) # (!\RISC_V|RISCV|Processor|d_in[19]~87_combout\ & 
-- ((\RISC_V|RISCV|Processor|PC|q\(19)))))) # (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (((\RISC_V|RISCV|Processor|d_in[19]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a3\,
	datab => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datac => \RISC_V|RISCV|Processor|PC|q\(19),
	datad => \RISC_V|RISCV|Processor|d_in[19]~87_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[19]~88_combout\);

-- Location: LCFF_X18_Y11_N25
\RISC_V|RISCV|Processor|IRC|q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a19\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(19));

-- Location: LCCOMB_X24_Y15_N2
\RISC_V|RISCV|Processor|d_in[19]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[19]~89_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(19)) # ((\RISC_V|RISCV|Processor|d_in[19]~88_combout\ & \RISC_V|RISCV|Processor|d_in[30]~76_combout\)))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & (\RISC_V|RISCV|Processor|d_in[19]~88_combout\ & (\RISC_V|RISCV|Processor|d_in[30]~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datab => \RISC_V|RISCV|Processor|d_in[19]~88_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[30]~76_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(19),
	combout => \RISC_V|RISCV|Processor|d_in[19]~89_combout\);

-- Location: LCFF_X32_Y16_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][19]~regout\);

-- Location: LCCOMB_X30_Y16_N10
\RISC_V|RISCV|Processor|entrada_alu_a[19]~412\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~412_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][19]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][19]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][19]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~412_combout\);

-- Location: LCCOMB_X32_Y16_N12
\RISC_V|RISCV|Processor|entrada_alu_a[19]~413\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~413_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[19]~412_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][19]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[19]~412_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][19]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[19]~412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][19]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][19]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[19]~412_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~413_combout\);

-- Location: LCFF_X24_Y15_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][19]~regout\);

-- Location: LCFF_X24_Y15_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][19]~regout\);

-- Location: LCCOMB_X24_Y15_N14
\RISC_V|RISCV|Processor|entrada_alu_a[19]~420\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~420_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[19]~419_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][19]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[19]~419_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][19]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[19]~419_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][19]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][19]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~420_combout\);

-- Location: LCCOMB_X31_Y19_N8
\RISC_V|RISCV|Processor|entrada_alu_a[19]~421\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~421_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[19]~418_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[19]~420_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[19]~418_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|entrada_alu_a[19]~413_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[19]~418_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[19]~413_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[19]~420_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~421_combout\);

-- Location: LCFF_X15_Y14_N11
\RISC_V|RISCV|Processor|PC_IRC|q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(19),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(19));

-- Location: LCCOMB_X15_Y14_N10
\RISC_V|RISCV|Processor|entrada_alu_a[19]~422\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~422_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(19) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (((\RISC_V|RISCV|Processor|PC_IRC|q\(19)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(19),
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(19),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~422_combout\);

-- Location: LCFF_X15_Y18_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][19]~regout\);

-- Location: LCCOMB_X15_Y18_N18
\RISC_V|RISCV|Processor|entrada_alu_a[19]~403\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~403_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[19]~402_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][19]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(16))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[19]~402_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][19]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[19]~402_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][19]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][19]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~403_combout\);

-- Location: LCFF_X27_Y21_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][19]~regout\);

-- Location: LCCOMB_X27_Y21_N16
\RISC_V|RISCV|Processor|entrada_alu_a[19]~409\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~409_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15)) # (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][19]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][19]~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][19]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][19]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~409_combout\);

-- Location: LCCOMB_X23_Y21_N28
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][19]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[19]~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][19]~feeder_combout\);

-- Location: LCFF_X23_Y21_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][19]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][19]~regout\);

-- Location: LCCOMB_X27_Y21_N14
\RISC_V|RISCV|Processor|entrada_alu_a[19]~410\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~410_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[19]~409_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][19]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[19]~409_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][19]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[19]~409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][19]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[19]~409_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][19]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~410_combout\);

-- Location: LCFF_X26_Y18_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][19]~regout\);

-- Location: LCCOMB_X26_Y21_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][19]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[19]~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][19]~feeder_combout\);

-- Location: LCFF_X26_Y21_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][19]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][19]~regout\);

-- Location: LCCOMB_X26_Y18_N30
\RISC_V|RISCV|Processor|entrada_alu_a[19]~405\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~405_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[19]~404_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][19]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[19]~404_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[19]~404_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][19]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][19]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~405_combout\);

-- Location: LCFF_X18_Y20_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[19]~89_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][19]~regout\);

-- Location: LCCOMB_X18_Y20_N16
\RISC_V|RISCV|Processor|entrada_alu_a[19]~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~406_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][19]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][19]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][19]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~406_combout\);

-- Location: LCCOMB_X20_Y11_N10
\RISC_V|RISCV|Processor|entrada_alu_a[19]~407\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~407_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[19]~406_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][19]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[19]~406_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][19]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|entrada_alu_a[19]~406_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[19]~406_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][19]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][19]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~407_combout\);

-- Location: LCCOMB_X24_Y19_N28
\RISC_V|RISCV|Processor|entrada_alu_a[19]~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~408_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|IRC|q\(17))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[19]~405_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[19]~407_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[19]~405_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[19]~407_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~408_combout\);

-- Location: LCCOMB_X16_Y18_N20
\RISC_V|RISCV|Processor|entrada_alu_a[19]~411\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[19]~411_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[19]~408_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[19]~410_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[19]~408_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[19]~403_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[19]~408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[19]~403_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[19]~410_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[19]~408_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[19]~411_combout\);

-- Location: LCCOMB_X15_Y17_N24
\RISC_V|RISCV|Processor|entrada_alu_a[19]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(19) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[19]~422_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[19]~422_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[19]~421_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[19]~422_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[19]~411_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[19]~421_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[19]~422_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[19]~411_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(19));

-- Location: LCCOMB_X9_Y17_N8
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~19_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(19))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(19),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(17),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~19_combout\);

-- Location: LCCOMB_X9_Y17_N24
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~25_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(18))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(18),
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(16),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~25_combout\);

-- Location: LCCOMB_X9_Y17_N10
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~20_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~19_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~19_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~25_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~20_combout\);

-- Location: LCCOMB_X10_Y14_N12
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~21_combout\ = (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~18_combout\)) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~18_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~20_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~21_combout\);

-- Location: LCCOMB_X10_Y14_N24
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~70_combout\ = (!\RISC_V|RISCV|Processor|shamt[4]~4_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~21_combout\) # 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~26_combout\ & \RISC_V|RISCV|Processor|shamt[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~26_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~21_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~70_combout\);

-- Location: LCCOMB_X13_Y13_N28
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i~2_combout\ = \RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(16),
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i~2_combout\);

-- Location: LCCOMB_X12_Y13_N14
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~6_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\)) # (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- ((\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~70_combout\)) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~70_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~6_combout\);

-- Location: LCCOMB_X13_Y13_N26
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~7_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(16) & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~6_combout\) # ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(16) & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~6_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(16),
	datab => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~6_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~7_combout\);

-- Location: LCCOMB_X18_Y14_N2
\RISC_V|RISCV|Processor|entrada_alu_b[9]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[9]~96_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(24),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~9_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~19_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[9]~96_combout\);

-- Location: LCCOMB_X18_Y14_N20
\RISC_V|RAM_c|din_1[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_1[1]~1_combout\ = (\RISC_V|RAM_c|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[9]~96_combout\))) # (!\RISC_V|RAM_c|Equal0~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RAM_c|Equal0~0_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[9]~96_combout\,
	combout => \RISC_V|RAM_c|din_1[1]~1_combout\);

-- Location: LCCOMB_X18_Y15_N30
\RISC_V|RAM_c|din_1[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_1[3]~3_combout\ = (\RISC_V|RAM_c|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[11]~66_combout\))) # (!\RISC_V|RAM_c|Equal0~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|Equal0~0_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[11]~66_combout\,
	combout => \RISC_V|RAM_c|din_1[3]~3_combout\);

-- Location: LCCOMB_X16_Y19_N0
\RISC_V|RAM_c|din_1[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_1[7]~0_combout\ = (\RISC_V|RAM_c|Equal0~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[15]~53_combout\)) # (!\RISC_V|RAM_c|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RAM_c|Equal0~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[15]~53_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~20_combout\,
	combout => \RISC_V|RAM_c|din_1[7]~0_combout\);

-- Location: M4K_X17_Y19
\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Practica17:RISC_V|RAMJD:RAM_c|altsyncram:ram_1_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \RISC_V|RAM_c|mem_ram_1~1_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y18_N0
\RISC_V|RAM_c|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|Mux4~1_combout\ = (\RISC_V|RISCV|Processor|ALUR|q\(1) & (\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a7\)) # (!\RISC_V|RISCV|Processor|ALUR|q\(1) & ((\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a7\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(1),
	datad => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a7\,
	combout => \RISC_V|RAM_c|Mux4~1_combout\);

-- Location: LCFF_X14_Y13_N19
\RISC_V|RISCV|Processor|ALUR|q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(15));

-- Location: LCCOMB_X15_Y16_N20
\RISC_V|RISCV|Processor|d_in[15]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[15]~73_combout\ = (\RISC_V|RISCV|Processor|d_in[12]~50_combout\ & ((\RISC_V|RISCV|Processor|d_in[12]~51_combout\ & ((\RISC_V|RISCV|Processor|ALUR|q\(15)))) # (!\RISC_V|RISCV|Processor|d_in[12]~51_combout\ & 
-- (\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a7\)))) # (!\RISC_V|RISCV|Processor|d_in[12]~50_combout\ & (((\RISC_V|RISCV|Processor|d_in[12]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a7\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(15),
	datac => \RISC_V|RISCV|Processor|d_in[12]~50_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[12]~51_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[15]~73_combout\);

-- Location: LCCOMB_X16_Y19_N6
\RISC_V|RISCV|Processor|d_in[15]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[15]~74_combout\ = (\RISC_V|RISCV|Processor|d_in[12]~49_combout\ & ((\RISC_V|RISCV|Processor|d_in[15]~73_combout\ & ((\RISC_V|RAM_c|Mux4~1_combout\))) # (!\RISC_V|RISCV|Processor|d_in[15]~73_combout\ & 
-- (\RISC_V|RAM_c|byte_sign_ext[8]~0_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[12]~49_combout\ & (((\RISC_V|RISCV|Processor|d_in[15]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|byte_sign_ext[8]~0_combout\,
	datab => \RISC_V|RAM_c|Mux4~1_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[12]~49_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[15]~73_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[15]~74_combout\);

-- Location: LCCOMB_X16_Y19_N8
\RISC_V|RISCV|Processor|d_in[15]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[15]~75_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\ & ((\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(15))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & 
-- ((\RISC_V|RISCV|Processor|d_in[15]~74_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datad => \RISC_V|RISCV|Processor|d_in[15]~74_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[15]~75_combout\);

-- Location: LCCOMB_X18_Y19_N30
\RISC_V|RISCV|Processor|d_in[15]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[15]~129_combout\ = (\RISC_V|RISCV|Processor|d_in[15]~75_combout\) # ((\RISC_V|RISCV|Processor|PC|q\(15) & ((\RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\) # (\RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(15),
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\,
	datad => \RISC_V|RISCV|Processor|d_in[15]~75_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[15]~129_combout\);

-- Location: LCCOMB_X18_Y19_N26
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][15]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[15]~129_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][15]~feeder_combout\);

-- Location: LCFF_X18_Y19_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][15]~regout\);

-- Location: LCFF_X18_Y19_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][15]~regout\);

-- Location: LCCOMB_X18_Y19_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~11_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][15]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(21))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~10_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(21) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~10_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][15]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][15]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~11_combout\);

-- Location: LCCOMB_X27_Y19_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][15]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[15]~129_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][15]~feeder_combout\);

-- Location: LCFF_X27_Y19_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][15]~regout\);

-- Location: LCFF_X31_Y17_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][15]~regout\);

-- Location: LCFF_X23_Y19_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][15]~regout\);

-- Location: LCCOMB_X31_Y17_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][15]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) 
-- & (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][15]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][15]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~17_combout\);

-- Location: LCCOMB_X27_Y19_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][15]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][15]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][15]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][15]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~17_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~18_combout\);

-- Location: LCCOMB_X20_Y19_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~19_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~16_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~18_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(20)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~16_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~16_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~11_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~19_combout\);

-- Location: LCCOMB_X15_Y19_N30
\RISC_V|RISCV|Processor|entrada_alu_b[15]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[15]~53_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~9_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(24),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~19_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[15]~53_combout\);

-- Location: LCCOMB_X15_Y19_N0
\RISC_V|RISCV|Processor|entrada_alu_b[15]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[15]~52_combout\) # ((!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[15]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[15]~52_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[15]~53_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\);

-- Location: LCCOMB_X15_Y15_N0
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:14:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:14:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(14) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:13:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(14) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:13:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(14),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:13:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:14:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X15_Y15_N26
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:15:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:15:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(15) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:14:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(15) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:14:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(15),
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:14:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:15:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X15_Y15_N14
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_a\(16) $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:15:i_1|c_i_mas_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(16),
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:15:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i~combout\);

-- Location: LCCOMB_X12_Y13_N10
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~4_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~70_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_a\(31) & \RISC_V|RISCV|Processor|shamt[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~70_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~4_combout\);

-- Location: LCCOMB_X12_Y13_N12
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~5_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i~combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- ((\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~4_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i~combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~5_combout\);

-- Location: LCCOMB_X12_Y13_N0
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~8_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & ((\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~5_combout\)))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & (!\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~7_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~5_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~8_combout\);

-- Location: LCCOMB_X8_Y15_N0
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~45_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\) # ((\RISC_V|RISCV|Processor|shamt[2]~2_combout\) # (\RISC_V|RISCV|Processor|shamt[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~45_combout\);

-- Location: LCCOMB_X8_Y14_N0
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~77_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(14)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(16),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(14),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X8_Y15_N28
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~78_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~19_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~19_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~77_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X8_Y15_N26
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~79_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~65_combout\)) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~65_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~78_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X8_Y15_N4
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~1_combout\ = (\RISC_V|RISCV|Processor|shamt[4]~4_combout\ & (!\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~45_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(0)))) # 
-- (!\RISC_V|RISCV|Processor|shamt[4]~4_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~45_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(0),
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~79_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~1_combout\);

-- Location: LCCOMB_X12_Y19_N14
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~40_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(1)))) # 
-- (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(3),
	datab => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(1),
	datad => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X20_Y22_N6
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][4]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[4]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][4]~feeder_combout\);

-- Location: LCFF_X20_Y22_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][4]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][4]~regout\);

-- Location: LCCOMB_X21_Y12_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][4]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[4]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][4]~feeder_combout\);

-- Location: LCFF_X21_Y12_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][4]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][4]~regout\);

-- Location: LCCOMB_X21_Y12_N0
\RISC_V|RISCV|Processor|entrada_alu_a[4]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~89_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][4]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][4]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][4]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~89_combout\);

-- Location: LCCOMB_X21_Y12_N6
\RISC_V|RISCV|Processor|entrada_alu_a[4]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~90_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[4]~89_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][4]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[4]~89_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][4]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[4]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][4]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][4]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[4]~89_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~90_combout\);

-- Location: LCCOMB_X21_Y15_N14
\RISC_V|RISCV|Processor|entrada_alu_a[4]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~93_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18)) # (\RISC_V|RISCV|Processor|entrada_alu_a[4]~90_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[4]~92_combout\ & (!\RISC_V|RISCV|Processor|IRC|q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[4]~92_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[4]~90_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~93_combout\);

-- Location: LCFF_X21_Y14_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][4]~regout\);

-- Location: LCFF_X21_Y14_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][4]~regout\);

-- Location: LCCOMB_X20_Y22_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][4]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[4]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][4]~feeder_combout\);

-- Location: LCFF_X20_Y22_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][4]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][4]~regout\);

-- Location: LCCOMB_X22_Y13_N4
\RISC_V|RISCV|Processor|entrada_alu_a[4]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~94_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15)) # (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][4]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][4]~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][4]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][4]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~94_combout\);

-- Location: LCCOMB_X21_Y14_N0
\RISC_V|RISCV|Processor|entrada_alu_a[4]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~95_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[4]~94_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][4]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[4]~94_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][4]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[4]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][4]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][4]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[4]~94_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~95_combout\);

-- Location: LCCOMB_X21_Y15_N20
\RISC_V|RISCV|Processor|entrada_alu_a[4]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~96_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[4]~93_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[4]~95_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[4]~93_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[4]~88_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[4]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[4]~88_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[4]~93_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[4]~95_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~96_combout\);

-- Location: LCFF_X24_Y17_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][4]~regout\);

-- Location: LCCOMB_X23_Y18_N24
\RISC_V|RISCV|Processor|entrada_alu_a[4]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~99_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][4]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][4]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][4]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~99_combout\);

-- Location: LCCOMB_X24_Y17_N26
\RISC_V|RISCV|Processor|entrada_alu_a[4]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~100_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[4]~99_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][4]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[4]~99_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][4]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[4]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][4]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][4]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[4]~99_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~100_combout\);

-- Location: LCCOMB_X21_Y15_N18
\RISC_V|RISCV|Processor|entrada_alu_a[4]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~103_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[4]~100_combout\) # (\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[4]~102_combout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[4]~102_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[4]~100_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~103_combout\);

-- Location: LCFF_X21_Y19_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][4]~regout\);

-- Location: LCCOMB_X22_Y18_N22
\RISC_V|RISCV|Processor|entrada_alu_a[4]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~97_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][4]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][4]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][4]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~97_combout\);

-- Location: LCCOMB_X25_Y18_N10
\RISC_V|RISCV|Processor|entrada_alu_a[4]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~98_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[4]~97_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][4]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[4]~97_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][4]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[4]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][4]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][4]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[4]~97_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~98_combout\);

-- Location: LCFF_X22_Y18_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][4]~regout\);

-- Location: LCCOMB_X22_Y18_N0
\RISC_V|RISCV|Processor|entrada_alu_a[4]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~104_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][4]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][4]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][4]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][4]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~104_combout\);

-- Location: LCCOMB_X23_Y19_N14
\RISC_V|RISCV|Processor|entrada_alu_a[4]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~105_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[4]~104_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][4]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[4]~104_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][4]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|entrada_alu_a[4]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[4]~104_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][4]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][4]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~105_combout\);

-- Location: LCCOMB_X21_Y15_N28
\RISC_V|RISCV|Processor|entrada_alu_a[4]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[4]~106_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[4]~103_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[4]~105_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[4]~103_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[4]~98_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|entrada_alu_a[4]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[4]~103_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[4]~98_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[4]~105_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[4]~106_combout\);

-- Location: LCCOMB_X21_Y15_N10
\RISC_V|RISCV|Processor|entrada_alu_a[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(4) = (\RISC_V|RISCV|Processor|entrada_alu_a[4]~107_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_a[4]~106_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[4]~107_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[4]~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[4]~107_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[4]~96_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[4]~106_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(4));

-- Location: LCCOMB_X12_Y19_N8
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~41_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(2)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(4),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(2),
	datad => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X12_Y19_N10
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~42_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~40_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~41_combout\ & 
-- !\RISC_V|RISCV|Processor|shamt[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~40_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~41_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X8_Y15_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~0_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~42_combout\))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~52_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~42_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~0_combout\);

-- Location: LCCOMB_X8_Y15_N14
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~2_combout\ = (\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~0_combout\ & !\RISC_V|RISCV|Processor|shamt[4]~4_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~0_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~2_combout\);

-- Location: LCCOMB_X12_Y13_N28
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~3_combout\ = (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & ((\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~2_combout\))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i~combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~3_combout\);

-- Location: LCCOMB_X12_Y13_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~9_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~8_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i~combout\)) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~8_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~3_combout\))))) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~8_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i~combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~9_combout\);

-- Location: LCFF_X12_Y13_N19
\RISC_V|RISCV|Processor|ALUR|q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(16));

-- Location: LCCOMB_X14_Y16_N8
\RISC_V|RISCV|Processor|d_in[16]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[16]~78_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & ((\RISC_V|RAM_c|Mux12~0_combout\) # ((\RISC_V|RISCV|Processor|d_in[29]~77_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALUR|q\(16) & !\RISC_V|RISCV|Processor|d_in[29]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|Mux12~0_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(16),
	datad => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[16]~78_combout\);

-- Location: LCCOMB_X12_Y13_N8
\RISC_V|RISCV|Processor|pc_in[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[16]~16_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (\RISC_V|RISCV|Processor|ALUR|q\(16))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (((\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(16),
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~9_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[16]~16_combout\);

-- Location: LCFF_X12_Y13_N9
\RISC_V|RISCV|Processor|PC|q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[16]~16_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(16));

-- Location: LCCOMB_X14_Y16_N18
\RISC_V|RISCV|Processor|d_in[16]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[16]~79_combout\ = (\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & ((\RISC_V|RISCV|Processor|d_in[16]~78_combout\ & (\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0~portbdataout\)) # 
-- (!\RISC_V|RISCV|Processor|d_in[16]~78_combout\ & ((\RISC_V|RISCV|Processor|PC|q\(16)))))) # (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (((\RISC_V|RISCV|Processor|d_in[16]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datab => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[16]~78_combout\,
	datad => \RISC_V|RISCV|Processor|PC|q\(16),
	combout => \RISC_V|RISCV|Processor|d_in[16]~79_combout\);

-- Location: LCCOMB_X27_Y16_N22
\RISC_V|RISCV|Processor|d_in[16]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[16]~80_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\) # ((\RISC_V|RISCV|Processor|d_in[16]~79_combout\ & \RISC_V|RISCV|Processor|d_in[30]~76_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|d_in[16]~79_combout\ & \RISC_V|RISCV|Processor|d_in[30]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datac => \RISC_V|RISCV|Processor|d_in[16]~79_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[30]~76_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[16]~80_combout\);

-- Location: LCCOMB_X24_Y22_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][16]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[16]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][16]~feeder_combout\);

-- Location: LCFF_X24_Y22_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][16]~regout\);

-- Location: LCCOMB_X24_Y22_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][16]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[16]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][16]~feeder_combout\);

-- Location: LCFF_X24_Y22_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][16]~regout\);

-- Location: LCCOMB_X24_Y22_N24
\RISC_V|RISCV|Processor|entrada_alu_a[16]~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~346_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16)) # (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][16]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][16]~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][16]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][16]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~346_combout\);

-- Location: LCFF_X26_Y19_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][16]~regout\);

-- Location: LCCOMB_X26_Y19_N10
\RISC_V|RISCV|Processor|entrada_alu_a[16]~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~347_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[16]~346_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][16]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(16))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[16]~346_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][16]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][16]~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[16]~346_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][16]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~347_combout\);

-- Location: LCFF_X29_Y17_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][16]~regout\);

-- Location: LCCOMB_X25_Y12_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][16]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[16]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][16]~feeder_combout\);

-- Location: LCFF_X25_Y12_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][16]~regout\);

-- Location: LCCOMB_X29_Y17_N20
\RISC_V|RISCV|Processor|entrada_alu_a[16]~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~343_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][16]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][16]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][16]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][16]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~343_combout\);

-- Location: LCFF_X18_Y17_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][16]~regout\);

-- Location: LCCOMB_X29_Y17_N4
\RISC_V|RISCV|Processor|entrada_alu_a[16]~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~344_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[16]~343_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][16]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[16]~343_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][16]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[16]~343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][16]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[16]~343_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][16]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~344_combout\);

-- Location: LCFF_X18_Y17_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][16]~regout\);

-- Location: LCFF_X15_Y13_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][16]~regout\);

-- Location: LCCOMB_X15_Y13_N26
\RISC_V|RISCV|Processor|entrada_alu_a[16]~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~341_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][16]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][16]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][16]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][16]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~341_combout\);

-- Location: LCCOMB_X18_Y17_N12
\RISC_V|RISCV|Processor|entrada_alu_a[16]~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~342_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[16]~341_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][16]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[16]~341_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][16]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[16]~341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][16]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][16]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[16]~341_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~342_combout\);

-- Location: LCCOMB_X29_Y17_N10
\RISC_V|RISCV|Processor|entrada_alu_a[16]~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~345_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17)) # (\RISC_V|RISCV|Processor|entrada_alu_a[16]~342_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[16]~344_combout\ & (!\RISC_V|RISCV|Processor|IRC|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[16]~344_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[16]~342_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~345_combout\);

-- Location: LCCOMB_X29_Y17_N24
\RISC_V|RISCV|Processor|entrada_alu_a[16]~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~348_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[16]~345_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[16]~347_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[16]~345_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[16]~340_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[16]~345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[16]~340_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[16]~347_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[16]~345_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~348_combout\);

-- Location: LCCOMB_X29_Y15_N12
\RISC_V|RISCV|Processor|entrada_alu_a[16]~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~356_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][16]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][16]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][16]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][16]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~356_combout\);

-- Location: LCCOMB_X32_Y15_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][16]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[16]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][16]~feeder_combout\);

-- Location: LCFF_X32_Y15_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][16]~regout\);

-- Location: LCCOMB_X32_Y15_N2
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][16]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[16]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][16]~feeder_combout\);

-- Location: LCFF_X32_Y15_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][16]~regout\);

-- Location: LCCOMB_X32_Y15_N12
\RISC_V|RISCV|Processor|entrada_alu_a[16]~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~357_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[16]~356_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][16]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[16]~356_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][16]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|entrada_alu_a[16]~356_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[16]~356_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][16]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][16]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~357_combout\);

-- Location: LCFF_X31_Y16_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[16]~80_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][16]~regout\);

-- Location: LCCOMB_X31_Y16_N14
\RISC_V|RISCV|Processor|entrada_alu_a[16]~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~353_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][16]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][16]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][16]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~353_combout\);

-- Location: LCCOMB_X31_Y18_N24
\RISC_V|RISCV|Processor|entrada_alu_a[16]~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~354_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[16]~353_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][16]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[16]~353_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][16]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[16]~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][16]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[16]~353_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][16]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~354_combout\);

-- Location: LCCOMB_X32_Y17_N22
\RISC_V|RISCV|Processor|entrada_alu_a[16]~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~355_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[16]~352_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[16]~354_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[16]~352_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[16]~354_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~355_combout\);

-- Location: LCCOMB_X32_Y17_N16
\RISC_V|RISCV|Processor|entrada_alu_a[16]~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[16]~358_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[16]~355_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[16]~357_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[16]~355_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[16]~350_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[16]~355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[16]~350_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[16]~357_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[16]~355_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[16]~358_combout\);

-- Location: LCCOMB_X29_Y17_N6
\RISC_V|RISCV|Processor|entrada_alu_a[16]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(16) = (\RISC_V|RISCV|Processor|entrada_alu_a[16]~359_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_a[16]~358_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[16]~359_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[16]~348_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[16]~359_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[16]~348_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[16]~358_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(16));

-- Location: LCCOMB_X15_Y15_N28
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(16) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:15:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(16) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:15:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(16),
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:15:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X15_Y15_N30
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(17) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(17) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(17),
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X15_Y15_N24
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(18) $ (\RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|c_i_mas_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(18),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|s_i~combout\);

-- Location: LCCOMB_X11_Y17_N12
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~18_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(31))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(31))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(30),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~18_combout\);

-- Location: LCCOMB_X11_Y17_N30
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~19_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~18_combout\))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~11_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~18_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~19_combout\);

-- Location: LCCOMB_X22_Y16_N26
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~20_combout\ = (\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~19_combout\)) # (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~19_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~20_combout\);

-- Location: LCCOMB_X14_Y12_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ = (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (!\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ & 
-- \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\);

-- Location: LCCOMB_X12_Y14_N10
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~56_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~45_combout\))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~55_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~45_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X10_Y18_N10
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~16_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~14_combout\))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~15_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~14_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~16_combout\);

-- Location: LCCOMB_X11_Y18_N14
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~8_combout\ = (\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~17_combout\))) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~17_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~16_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~8_combout\);

-- Location: LCCOMB_X11_Y18_N0
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~7_combout\ = (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~11_combout\))) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~13_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~11_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~7_combout\);

-- Location: LCCOMB_X11_Y18_N28
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~9_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~7_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~8_combout\ & 
-- \RISC_V|RISCV|Processor|shamt[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~8_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~7_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~9_combout\);

-- Location: LCCOMB_X13_Y16_N2
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|s_i~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|s_i~2_combout\ = \RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_a\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(18),
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|s_i~2_combout\);

-- Location: LCCOMB_X14_Y16_N28
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~0_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\ & ((\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~9_combout\)) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|s_i~2_combout\))))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\ & (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~9_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|s_i~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~0_combout\);

-- Location: LCCOMB_X13_Y16_N28
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~1_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(18)) # 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~0_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(18) & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~0_combout\)))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(18),
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~1_combout\);

-- Location: LCCOMB_X14_Y12_N28
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~1_combout\) # ((!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\ & \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~36_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~2_combout\);

-- Location: LCCOMB_X14_Y12_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~3_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~2_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~56_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~82_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~56_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~3_combout\);

-- Location: LCCOMB_X14_Y12_N24
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~4_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~20_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~20_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~4_combout\);

-- Location: LCCOMB_X15_Y15_N2
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~5_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~4_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(31))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~4_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|s_i~combout\))))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|s_i~combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~5_combout\);

-- Location: LCFF_X15_Y15_N3
\RISC_V|RISCV|Processor|ALUR|q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(18));

-- Location: LCCOMB_X15_Y15_N4
\RISC_V|RISCV|Processor|pc_in[18]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[18]~17_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (\RISC_V|RISCV|Processor|ALUR|q\(18))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (((\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(18),
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~5_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[18]~17_combout\);

-- Location: LCFF_X15_Y15_N5
\RISC_V|RISCV|Processor|PC|q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[18]~17_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(18));

-- Location: LCFF_X26_Y15_N3
\RISC_V|RISCV|Processor|PC_IRC|q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(18),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(18));

-- Location: LCCOMB_X26_Y15_N2
\RISC_V|RISCV|Processor|entrada_alu_a[18]~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[18]~380_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (((\RISC_V|RISCV|Processor|PC_IRC|q\(18)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(18),
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[18]~380_combout\);

-- Location: LCCOMB_X25_Y20_N18
\RISC_V|RISCV|Processor|entrada_alu_a[18]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(18) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[18]~380_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[18]~380_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[18]~379_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[18]~380_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[18]~369_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[18]~379_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[18]~369_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[18]~380_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(18));

-- Location: LCCOMB_X26_Y19_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][20]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[20]~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][20]~feeder_combout\);

-- Location: LCFF_X26_Y19_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][20]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][20]~regout\);

-- Location: LCFF_X24_Y21_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][20]~regout\);

-- Location: LCCOMB_X27_Y21_N10
\RISC_V|RISCV|Processor|entrada_alu_a[20]~430\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~430_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][20]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][20]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][20]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~430_combout\);

-- Location: LCCOMB_X26_Y13_N30
\RISC_V|RISCV|Processor|entrada_alu_a[20]~431\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~431_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[20]~430_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][20]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[20]~430_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][20]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[20]~430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][20]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][20]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[20]~430_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~431_combout\);

-- Location: LCFF_X18_Y18_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][20]~regout\);

-- Location: LCFF_X18_Y18_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][20]~regout\);

-- Location: LCCOMB_X18_Y18_N0
\RISC_V|RISCV|Processor|entrada_alu_a[20]~425\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~425_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][20]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][20]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][20]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~425_combout\);

-- Location: LCCOMB_X20_Y21_N28
\RISC_V|RISCV|Processor|entrada_alu_a[20]~426\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~426_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[20]~425_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][20]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(15))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[20]~425_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][20]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][20]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][20]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[20]~425_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~426_combout\);

-- Location: LCFF_X19_Y18_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][20]~regout\);

-- Location: LCFF_X18_Y20_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][20]~regout\);

-- Location: LCCOMB_X19_Y18_N22
\RISC_V|RISCV|Processor|entrada_alu_a[20]~427\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~427_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|IRC|q\(16))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][20]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][20]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][20]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~427_combout\);

-- Location: LCFF_X25_Y14_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][20]~regout\);

-- Location: LCFF_X25_Y14_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][20]~regout\);

-- Location: LCCOMB_X25_Y14_N30
\RISC_V|RISCV|Processor|entrada_alu_a[20]~428\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~428_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[20]~427_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][20]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[20]~427_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][20]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|entrada_alu_a[20]~427_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[20]~427_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][20]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][20]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~428_combout\);

-- Location: LCCOMB_X25_Y14_N0
\RISC_V|RISCV|Processor|entrada_alu_a[20]~429\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~429_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|IRC|q\(18))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[20]~426_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[20]~428_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[20]~426_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[20]~428_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~429_combout\);

-- Location: LCCOMB_X23_Y12_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][20]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[20]~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][20]~feeder_combout\);

-- Location: LCFF_X23_Y12_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][20]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][20]~regout\);

-- Location: LCFF_X24_Y21_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][20]~regout\);

-- Location: LCCOMB_X26_Y21_N26
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][20]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[20]~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][20]~feeder_combout\);

-- Location: LCFF_X26_Y21_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][20]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][20]~regout\);

-- Location: LCCOMB_X24_Y21_N26
\RISC_V|RISCV|Processor|entrada_alu_a[20]~423\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~423_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][20]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][20]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][20]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~423_combout\);

-- Location: LCCOMB_X26_Y13_N22
\RISC_V|RISCV|Processor|entrada_alu_a[20]~424\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~424_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[20]~423_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][20]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[20]~423_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][20]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[20]~423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][20]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][20]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[20]~423_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~424_combout\);

-- Location: LCCOMB_X26_Y13_N16
\RISC_V|RISCV|Processor|entrada_alu_a[20]~432\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~432_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[20]~429_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[20]~431_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[20]~429_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[20]~424_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[20]~429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[20]~431_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[20]~429_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[20]~424_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~432_combout\);

-- Location: LCCOMB_X33_Y18_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][20]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[20]~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][20]~feeder_combout\);

-- Location: LCFF_X33_Y18_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][20]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][20]~regout\);

-- Location: LCFF_X32_Y18_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][20]~regout\);

-- Location: LCCOMB_X32_Y18_N20
\RISC_V|RISCV|Processor|entrada_alu_a[20]~436\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~436_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[20]~435_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][20]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[20]~435_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][20]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[20]~435_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][20]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][20]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~436_combout\);

-- Location: LCCOMB_X32_Y14_N20
\RISC_V|RISCV|Processor|entrada_alu_a[20]~439\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~439_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15)) # (\RISC_V|RISCV|Processor|entrada_alu_a[20]~436_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[20]~438_combout\ & (!\RISC_V|RISCV|Processor|IRC|q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[20]~438_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[20]~436_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~439_combout\);

-- Location: LCCOMB_X27_Y13_N2
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][20]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[20]~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][20]~feeder_combout\);

-- Location: LCFF_X27_Y13_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][20]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][20]~regout\);

-- Location: LCFF_X30_Y18_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][20]~regout\);

-- Location: LCFF_X31_Y14_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][20]~regout\);

-- Location: LCCOMB_X31_Y14_N2
\RISC_V|RISCV|Processor|entrada_alu_a[20]~433\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~433_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][20]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][20]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][20]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~433_combout\);

-- Location: LCCOMB_X32_Y14_N22
\RISC_V|RISCV|Processor|entrada_alu_a[20]~434\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~434_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[20]~433_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][20]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[20]~433_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][20]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[20]~433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][20]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][20]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[20]~433_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~434_combout\);

-- Location: LCCOMB_X32_Y14_N10
\RISC_V|RISCV|Processor|entrada_alu_a[20]~442\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[20]~442_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[20]~439_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[20]~441_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[20]~439_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[20]~434_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[20]~439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[20]~441_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[20]~439_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[20]~434_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[20]~442_combout\);

-- Location: LCCOMB_X26_Y14_N14
\RISC_V|RISCV|Processor|entrada_alu_a[20]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(20) = (\RISC_V|RISCV|Processor|entrada_alu_a[20]~443_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_a[20]~442_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[20]~443_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[20]~432_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[20]~443_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[20]~432_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[20]~442_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(20));

-- Location: LCCOMB_X9_Y15_N14
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~86_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(18))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(18),
	datac => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(20),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X9_Y15_N4
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~87_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~24_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~24_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~86_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X9_Y15_N22
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~88_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~78_combout\))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~87_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~78_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X25_Y15_N2
\RISC_V|RISCV|Processor|entrada_alu_b[20]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[20]~37_combout\ = (\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(20))) # (!\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(31),
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[20]~37_combout\);

-- Location: LCCOMB_X24_Y15_N4
\RISC_V|RISCV|Processor|entrada_alu_b[20]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[20]~37_combout\))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[20]~38_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[20]~37_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\);

-- Location: LCCOMB_X10_Y14_N6
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~26_combout\ = (\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~23_combout\))) # (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~25_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~23_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~26_combout\);

-- Location: LCCOMB_X10_Y14_N0
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~51_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~18_combout\ & (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\))) # 
-- (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~18_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~26_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~51_combout\);

-- Location: LCCOMB_X13_Y14_N26
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|s_i~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|s_i~2_combout\ = \RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_a\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(20),
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|s_i~2_combout\);

-- Location: LCCOMB_X11_Y14_N14
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~0_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\ & ((\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~51_combout\)) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|s_i~2_combout\))))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\ & (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~51_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|s_i~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~0_combout\);

-- Location: LCCOMB_X13_Y14_N14
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~1_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(20)) # 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~0_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(20) & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~0_combout\)))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(20),
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~1_combout\);

-- Location: LCCOMB_X10_Y16_N14
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~39_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(0) & (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- \RISC_V|RISCV|Processor|shamt[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(0),
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X10_Y16_N16
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~43_combout\ = (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~39_combout\) # ((!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~39_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~42_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X13_Y14_N28
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~1_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~43_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~2_combout\);

-- Location: LCCOMB_X10_Y14_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~3_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~2_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~66_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~88_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~66_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~88_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~3_combout\);

-- Location: LCCOMB_X10_Y18_N22
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~52_combout\ = (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~23_combout\))) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~25_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~23_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~52_combout\);

-- Location: LCCOMB_X10_Y18_N26
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~44_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~52_combout\) # ((\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~43_combout\) # (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~43_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~16_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~52_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~44_combout\);

-- Location: LCCOMB_X14_Y14_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~4_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\) # 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~44_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~44_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~4_combout\);

-- Location: LCCOMB_X14_Y15_N24
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(18) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(18) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(18),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X14_Y15_N10
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(19) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(19) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(19),
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|c_i_mas_1~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X14_Y14_N10
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_a\(20) $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|c_i_mas_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(20),
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|s_i~combout\);

-- Location: LCCOMB_X14_Y14_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~5_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~4_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(31))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~4_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|s_i~combout\))))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~4_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|s_i~combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~5_combout\);

-- Location: LCCOMB_X14_Y14_N16
\RISC_V|RISCV|Processor|pc_in[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[20]~20_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (\RISC_V|RISCV|Processor|ALUR|q\(20))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (((\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(20),
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~5_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[20]~20_combout\);

-- Location: LCFF_X14_Y14_N17
\RISC_V|RISCV|Processor|PC|q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[20]~20_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(20));

-- Location: LCFF_X14_Y14_N19
\RISC_V|RISCV|Processor|ALUR|q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(20));

-- Location: LCCOMB_X14_Y16_N2
\RISC_V|RISCV|Processor|d_in[20]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[20]~90_combout\ = (\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (((\RISC_V|RISCV|Processor|d_in[1]~15_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & ((\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- (\RISC_V|RAM_c|Mux12~0_combout\)) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & ((\RISC_V|RISCV|Processor|ALUR|q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|Mux12~0_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(20),
	datad => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[20]~90_combout\);

-- Location: LCCOMB_X18_Y16_N26
\RISC_V|RISCV|Processor|d_in[20]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[20]~91_combout\ = (\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & ((\RISC_V|RISCV|Processor|d_in[20]~90_combout\ & ((\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a4\))) # (!\RISC_V|RISCV|Processor|d_in[20]~90_combout\ & 
-- (\RISC_V|RISCV|Processor|PC|q\(20))))) # (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (((\RISC_V|RISCV|Processor|d_in[20]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(20),
	datac => \RISC_V|RISCV|Processor|d_in[20]~90_combout\,
	datad => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a4\,
	combout => \RISC_V|RISCV|Processor|d_in[20]~91_combout\);

-- Location: LCCOMB_X24_Y15_N20
\RISC_V|RISCV|Processor|d_in[20]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[20]~92_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[20]~37_combout\) # ((\RISC_V|RISCV|Processor|d_in[20]~91_combout\ & 
-- \RISC_V|RISCV|Processor|d_in[30]~76_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & (\RISC_V|RISCV|Processor|d_in[20]~91_combout\ & (\RISC_V|RISCV|Processor|d_in[30]~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datab => \RISC_V|RISCV|Processor|d_in[20]~91_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[30]~76_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[20]~37_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[20]~92_combout\);

-- Location: LCFF_X32_Y14_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][20]~regout\);

-- Location: LCFF_X31_Y14_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][20]~regout\);

-- Location: LCCOMB_X31_Y14_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][20]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][20]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][20]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~17_combout\);

-- Location: LCCOMB_X30_Y15_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~18_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][20]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(22))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~17_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][20]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][20]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][20]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~17_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~18_combout\);

-- Location: LCCOMB_X25_Y17_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][20]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[20]~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][20]~feeder_combout\);

-- Location: LCFF_X25_Y17_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][20]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][20]~regout\);

-- Location: LCCOMB_X30_Y14_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][20]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[20]~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[20]~92_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][20]~feeder_combout\);

-- Location: LCFF_X30_Y14_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][20]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][20]~regout\);

-- Location: LCCOMB_X30_Y18_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][20]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][20]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][20]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][20]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~10_combout\);

-- Location: LCCOMB_X27_Y15_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][20]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][20]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][20]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][20]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~11_combout\);

-- Location: LCCOMB_X27_Y15_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~19_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~16_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~18_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(20)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~16_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~16_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~18_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~11_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~19_combout\);

-- Location: LCCOMB_X24_Y15_N6
\RISC_V|RISCV|Processor|entrada_alu_b[20]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[20]~38_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux43~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~9_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(24),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~19_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[20]~38_combout\);

-- Location: LCCOMB_X16_Y12_N30
\RISC_V|RAM_c|din_2[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_2[4]~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(13) & ((\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[20]~38_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|WideOr15~combout\ & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~20_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(13),
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr15~combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~20_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[20]~38_combout\,
	combout => \RISC_V|RAM_c|din_2[4]~4_combout\);

-- Location: LCCOMB_X19_Y19_N16
\RISC_V|RAM_c|din_1[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_1[2]~5_combout\ = (\RISC_V|RAM_c|Equal0~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[10]~98_combout\)) # (!\RISC_V|RAM_c|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[10]~98_combout\,
	datab => \RISC_V|RAM_c|Equal0~0_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~20_combout\,
	combout => \RISC_V|RAM_c|din_1[2]~5_combout\);

-- Location: LCCOMB_X18_Y16_N0
\RISC_V|RAM_c|din_1[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_1[4]~4_combout\ = (\RISC_V|RAM_c|Equal0~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[12]~62_combout\)) # (!\RISC_V|RAM_c|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[12]~62_combout\,
	datab => \RISC_V|RAM_c|Equal0~0_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~20_combout\,
	combout => \RISC_V|RAM_c|din_1[4]~4_combout\);

-- Location: LCCOMB_X16_Y16_N22
\RISC_V|RISCV|Processor|d_in[13]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[13]~70_combout\ = (\RISC_V|RISCV|Processor|d_in[12]~51_combout\ & ((\RISC_V|RISCV|Processor|ALUR|q\(13)) # ((!\RISC_V|RISCV|Processor|d_in[12]~50_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[12]~51_combout\ & 
-- (((\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a5\ & \RISC_V|RISCV|Processor|d_in[12]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(13),
	datab => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a5\,
	datac => \RISC_V|RISCV|Processor|d_in[12]~51_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[12]~50_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[13]~70_combout\);

-- Location: LCCOMB_X16_Y16_N12
\RISC_V|RISCV|Processor|d_in[13]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[13]~71_combout\ = (\RISC_V|RISCV|Processor|d_in[12]~49_combout\ & ((\RISC_V|RISCV|Processor|d_in[13]~70_combout\ & (\RISC_V|RAM_c|half_out[13]~5_combout\)) # (!\RISC_V|RISCV|Processor|d_in[13]~70_combout\ & 
-- ((\RISC_V|RAM_c|byte_sign_ext[8]~0_combout\))))) # (!\RISC_V|RISCV|Processor|d_in[12]~49_combout\ & (((\RISC_V|RISCV|Processor|d_in[13]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|half_out[13]~5_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[12]~49_combout\,
	datac => \RISC_V|RAM_c|byte_sign_ext[8]~0_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[13]~70_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[13]~71_combout\);

-- Location: LCCOMB_X16_Y16_N26
\RISC_V|RISCV|Processor|d_in[13]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[13]~72_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\ & ((\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(13))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & 
-- ((\RISC_V|RISCV|Processor|d_in[13]~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(13),
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[13]~71_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[13]~72_combout\);

-- Location: LCCOMB_X25_Y16_N16
\RISC_V|RISCV|Processor|d_in[13]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[13]~128_combout\ = (\RISC_V|RISCV|Processor|d_in[13]~72_combout\) # ((\RISC_V|RISCV|Processor|PC|q\(13) & ((\RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\) # (\RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(13),
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\,
	datad => \RISC_V|RISCV|Processor|d_in[13]~72_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[13]~128_combout\);

-- Location: LCFF_X29_Y15_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][13]~regout\);

-- Location: LCFF_X30_Y17_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][13]~regout\);

-- Location: LCFF_X30_Y17_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][13]~regout\);

-- Location: LCCOMB_X30_Y17_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][13]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][13]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][13]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][13]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~10_combout\);

-- Location: LCCOMB_X29_Y15_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][13]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][13]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][13]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][13]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~11_combout\);

-- Location: LCFF_X24_Y16_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][13]~regout\);

-- Location: LCFF_X31_Y16_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][13]~regout\);

-- Location: LCFF_X31_Y16_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][13]~regout\);

-- Location: LCCOMB_X31_Y16_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][13]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][13]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][13]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][13]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~14_combout\);

-- Location: LCCOMB_X24_Y16_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][13]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][13]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][13]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][13]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~14_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~15_combout\);

-- Location: LCCOMB_X29_Y16_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][13]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[13]~128_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][13]~feeder_combout\);

-- Location: LCFF_X29_Y16_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][13]~regout\);

-- Location: LCFF_X30_Y16_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][13]~regout\);

-- Location: LCFF_X30_Y16_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][13]~regout\);

-- Location: LCCOMB_X30_Y16_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][13]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) 
-- & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][13]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][13]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][13]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~12_combout\);

-- Location: LCCOMB_X29_Y16_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][13]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][13]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][13]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][13]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~13_combout\);

-- Location: LCCOMB_X24_Y14_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|IRC|q\(23))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~13_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~15_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~13_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~16_combout\);

-- Location: LCCOMB_X23_Y14_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~18_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~11_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~18_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~11_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~16_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~19_combout\);

-- Location: LCCOMB_X15_Y13_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][13]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[13]~128_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][13]~feeder_combout\);

-- Location: LCFF_X15_Y13_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][13]~regout\);

-- Location: LCCOMB_X15_Y20_N4
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][13]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[13]~128_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][13]~feeder_combout\);

-- Location: LCFF_X15_Y20_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][13]~regout\);

-- Location: LCFF_X18_Y21_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][13]~regout\);

-- Location: LCCOMB_X18_Y21_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][13]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][13]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][13]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~4_combout\);

-- Location: LCCOMB_X15_Y13_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][13]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][13]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][13]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][13]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~4_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~5_combout\);

-- Location: LCFF_X27_Y16_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][13]~regout\);

-- Location: LCFF_X26_Y12_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][13]~regout\);

-- Location: LCFF_X26_Y12_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][13]~regout\);

-- Location: LCFF_X25_Y16_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][13]~regout\);

-- Location: LCCOMB_X26_Y12_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|IRC|q\(23))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][13]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][13]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][13]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~2_combout\);

-- Location: LCCOMB_X26_Y12_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][13]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][13]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][13]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][13]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~3_combout\);

-- Location: LCCOMB_X23_Y12_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~3_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~5_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~3_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~6_combout\);

-- Location: LCCOMB_X16_Y12_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][13]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[13]~128_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][13]~feeder_combout\);

-- Location: LCFF_X16_Y12_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][13]~regout\);

-- Location: LCFF_X26_Y16_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][13]~regout\);

-- Location: LCCOMB_X26_Y16_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][13]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][13]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][13]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~0_combout\);

-- Location: LCCOMB_X23_Y12_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][13]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][13]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][13]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][13]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~0_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~1_combout\);

-- Location: LCCOMB_X23_Y12_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~8_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~1_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~8_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~6_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~1_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~9_combout\);

-- Location: LCCOMB_X23_Y14_N8
\RISC_V|RISCV|Processor|entrada_alu_b[13]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[13]~59_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~9_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~19_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(24),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~9_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[13]~59_combout\);

-- Location: LCCOMB_X19_Y17_N16
\RISC_V|RAM_c|din_1[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_1[5]~6_combout\ = (\RISC_V|RAM_c|Equal0~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[13]~59_combout\)) # (!\RISC_V|RAM_c|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[13]~59_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~20_combout\,
	datad => \RISC_V|RAM_c|Equal0~0_combout\,
	combout => \RISC_V|RAM_c|din_1[5]~6_combout\);

-- Location: LCCOMB_X18_Y16_N22
\RISC_V|RAM_c|din_1[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_1[6]~7_combout\ = (\RISC_V|RAM_c|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[14]~56_combout\))) # (!\RISC_V|RAM_c|Equal0~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[14]~56_combout\,
	datad => \RISC_V|RAM_c|Equal0~0_combout\,
	combout => \RISC_V|RAM_c|din_1[6]~7_combout\);

-- Location: LCCOMB_X16_Y16_N24
\RISC_V|RAM_c|half_out[13]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|half_out[13]~5_combout\ = (\RISC_V|RISCV|Processor|ALUR|q\(1) & ((\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a5\))) # (!\RISC_V|RISCV|Processor|ALUR|q\(1) & (\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(1),
	datab => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a5\,
	datad => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a5\,
	combout => \RISC_V|RAM_c|half_out[13]~5_combout\);

-- Location: LCCOMB_X19_Y17_N20
\RISC_V|PSP_C|q[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|PSP_C|q\(5) = (\reset_n~combout\ & ((GLOBAL(\RISC_V|we_en_psp~clkctrl_outclk\) & (\RISC_V|PSP_C|q\(5))) # (!GLOBAL(\RISC_V|we_en_psp~clkctrl_outclk\) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(5),
	datab => \reset_n~combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~20_combout\,
	datad => \RISC_V|we_en_psp~clkctrl_outclk\,
	combout => \RISC_V|PSP_C|q\(5));

-- Location: LCCOMB_X19_Y17_N18
\RISC_V|RISCV|Processor|d_in[5]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[5]~39_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & ((\RISC_V|RAM_c|half_out[13]~5_combout\) # ((\RISC_V|RISCV|Processor|d_in[1]~12_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & 
-- (((\RISC_V|PSP_C|q\(5) & !\RISC_V|RISCV|Processor|d_in[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[1]~11_combout\,
	datab => \RISC_V|RAM_c|half_out[13]~5_combout\,
	datac => \RISC_V|PSP_C|q\(5),
	datad => \RISC_V|RISCV|Processor|d_in[1]~12_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[5]~39_combout\);

-- Location: LCCOMB_X19_Y17_N28
\RISC_V|RISCV|Processor|d_in[5]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[5]~40_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~12_combout\ & ((\RISC_V|RISCV|Processor|d_in[5]~39_combout\ & (\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a5\)) # (!\RISC_V|RISCV|Processor|d_in[5]~39_combout\ & 
-- ((\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a5\))))) # (!\RISC_V|RISCV|Processor|d_in[1]~12_combout\ & (((\RISC_V|RISCV|Processor|d_in[5]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[1]~12_combout\,
	datab => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a5\,
	datac => \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a5\,
	datad => \RISC_V|RISCV|Processor|d_in[5]~39_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[5]~40_combout\);

-- Location: LCCOMB_X19_Y17_N2
\RISC_V|RISCV|Processor|d_in[5]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[5]~41_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & (((\RISC_V|RISCV|Processor|d_in[1]~9_combout\) # (\RISC_V|RISCV|Processor|d_in[5]~40_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- (\RISC_V|RISCV|Processor|ALUR|q\(5) & (!\RISC_V|RISCV|Processor|d_in[1]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(5),
	datab => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[1]~9_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[5]~40_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[5]~41_combout\);

-- Location: LCCOMB_X19_Y17_N22
\RISC_V|RISCV|Processor|d_in[5]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[5]~42_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~9_combout\ & ((\RISC_V|RISCV|Processor|d_in[5]~41_combout\ & ((\RISC_V|PEP_C2|q\(5)))) # (!\RISC_V|RISCV|Processor|d_in[5]~41_combout\ & (\RISC_V|RISCV|Processor|PC|q\(5))))) # 
-- (!\RISC_V|RISCV|Processor|d_in[1]~9_combout\ & (((\RISC_V|RISCV|Processor|d_in[5]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(5),
	datab => \RISC_V|RISCV|Processor|d_in[1]~9_combout\,
	datac => \RISC_V|PEP_C2|q\(5),
	datad => \RISC_V|RISCV|Processor|d_in[5]~41_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[5]~42_combout\);

-- Location: LCCOMB_X19_Y17_N26
\RISC_V|RISCV|Processor|d_in[5]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[5]~43_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & \RISC_V|RISCV|Processor|d_in[5]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datad => \RISC_V|RISCV|Processor|d_in[5]~42_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[5]~43_combout\);

-- Location: LCFF_X23_Y13_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][5]~regout\);

-- Location: LCFF_X21_Y14_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][5]~regout\);

-- Location: LCFF_X21_Y14_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][5]~regout\);

-- Location: LCCOMB_X21_Y14_N20
\RISC_V|RISCV|Processor|entrada_alu_a[5]~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~136_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|IRC|q\(15))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][5]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][5]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][5]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~136_combout\);

-- Location: LCCOMB_X23_Y13_N20
\RISC_V|RISCV|Processor|entrada_alu_a[5]~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~137_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[5]~136_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][5]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[5]~136_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][5]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[5]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][5]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][5]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[5]~136_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~137_combout\);

-- Location: LCFF_X22_Y14_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][5]~regout\);

-- Location: LCCOMB_X22_Y14_N2
\RISC_V|RISCV|Processor|entrada_alu_a[5]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~129_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][5]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][5]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][5]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~129_combout\);

-- Location: LCCOMB_X16_Y17_N12
\RISC_V|RISCV|Processor|entrada_alu_a[5]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~130_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[5]~129_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][5]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[5]~129_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][5]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[5]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][5]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][5]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[5]~129_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~130_combout\);

-- Location: LCFF_X18_Y21_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][5]~regout\);

-- Location: LCFF_X19_Y21_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][5]~regout\);

-- Location: LCCOMB_X19_Y21_N2
\RISC_V|RISCV|Processor|entrada_alu_a[5]~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~133_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][5]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][5]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][5]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][5]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~133_combout\);

-- Location: LCFF_X19_Y21_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][5]~regout\);

-- Location: LCCOMB_X19_Y21_N28
\RISC_V|RISCV|Processor|entrada_alu_a[5]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~134_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[5]~133_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][5]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(15))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[5]~133_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][5]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][5]~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[5]~133_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][5]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~134_combout\);

-- Location: LCCOMB_X19_Y17_N14
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][5]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[5]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][5]~feeder_combout\);

-- Location: LCFF_X19_Y17_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][5]~regout\);

-- Location: LCCOMB_X18_Y13_N14
\RISC_V|RISCV|Processor|entrada_alu_a[5]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~131_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][5]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][5]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][5]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][5]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~131_combout\);

-- Location: LCCOMB_X18_Y13_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][5]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[5]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[5]~43_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][5]~feeder_combout\);

-- Location: LCFF_X18_Y13_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][5]~regout\);

-- Location: LCCOMB_X18_Y13_N24
\RISC_V|RISCV|Processor|entrada_alu_a[5]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~132_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[5]~131_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][5]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[5]~131_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][5]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[5]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][5]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[5]~131_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][5]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~132_combout\);

-- Location: LCCOMB_X23_Y17_N0
\RISC_V|RISCV|Processor|entrada_alu_a[5]~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~135_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17)) # (\RISC_V|RISCV|Processor|entrada_alu_a[5]~132_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[5]~134_combout\ & (!\RISC_V|RISCV|Processor|IRC|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[5]~134_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[5]~132_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~135_combout\);

-- Location: LCCOMB_X23_Y17_N26
\RISC_V|RISCV|Processor|entrada_alu_a[5]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[5]~138_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[5]~135_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[5]~137_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[5]~135_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[5]~130_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[5]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[5]~137_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[5]~130_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[5]~135_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[5]~138_combout\);

-- Location: LCCOMB_X23_Y17_N12
\RISC_V|RISCV|Processor|entrada_alu_a[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(5) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[5]~149_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[5]~149_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[5]~148_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[5]~149_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[5]~138_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[5]~148_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[5]~149_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[5]~138_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(5));

-- Location: LCCOMB_X12_Y19_N24
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~44_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(3)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(5),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(3),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X12_Y19_N26
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~45_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~44_combout\))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~11_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~44_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X12_Y14_N12
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~46_combout\ = (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~35_combout\)) # 
-- (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~35_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~45_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X11_Y18_N8
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~54_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (((!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~11_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~8_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~11_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~54_combout\);

-- Location: LCCOMB_X25_Y15_N4
\RISC_V|RISCV|Processor|entrada_alu_b[22]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[22]~31_combout\ = (\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(22))) # (!\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(31),
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[22]~31_combout\);

-- Location: LCCOMB_X24_Y15_N24
\RISC_V|RISCV|Processor|entrada_alu_b[22]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[22]~31_combout\))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[22]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[22]~32_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[22]~31_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\);

-- Location: LCCOMB_X13_Y14_N22
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|s_i~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|s_i~2_combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(22) $ (\RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(22),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|s_i~2_combout\);

-- Location: LCCOMB_X13_Y14_N0
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~6_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~54_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|s_i~2_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~54_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|s_i~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~6_combout\);

-- Location: LCCOMB_X13_Y14_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~7_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~6_combout\) # ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_a\(22))))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~6_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(22)) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~6_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(22),
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~7_combout\);

-- Location: LCCOMB_X12_Y14_N4
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~8_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~7_combout\))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~46_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~46_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~7_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~8_combout\);

-- Location: LCCOMB_X9_Y14_N4
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~89_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(19)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(21),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(19),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X10_Y17_N12
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~26_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(20)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(22),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(20),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X10_Y14_N30
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~90_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~89_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~89_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~26_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X8_Y14_N22
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~80_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(15))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(15),
	datac => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(17),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X9_Y14_N18
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~81_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~80_combout\))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~23_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~80_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X11_Y14_N24
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~91_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~81_combout\))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~90_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~81_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X12_Y14_N14
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~9_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~8_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~8_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~71_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~8_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~91_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~8_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~71_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~91_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~9_combout\);

-- Location: LCCOMB_X11_Y16_N16
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~46_combout\ = (\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~45_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(31))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~45_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~45_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(30),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~46_combout\);

-- Location: LCCOMB_X11_Y16_N14
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~47_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~46_combout\) # ((!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~46_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~47_combout\);

-- Location: LCCOMB_X14_Y14_N14
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~10_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\) # 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~47_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~9_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~47_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~10_combout\);

-- Location: LCCOMB_X14_Y15_N20
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(20) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(20) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(20),
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X14_Y15_N26
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(21) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(21) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(21),
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|c_i_mas_1~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X13_Y14_N2
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(22) $ (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|c_i_mas_1~0_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(22),
	datab => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|c_i_mas_1~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|s_i~combout\);

-- Location: LCCOMB_X13_Y14_N10
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~11_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~10_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(31))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~10_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|s_i~combout\))))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~10_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|s_i~combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~11_combout\);

-- Location: LCFF_X13_Y14_N11
\RISC_V|RISCV|Processor|ALUR|q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(22));

-- Location: LCCOMB_X13_Y14_N6
\RISC_V|RISCV|Processor|pc_in[22]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[22]~21_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (((\RISC_V|RISCV|Processor|ALUR|q\(22))))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(22),
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~11_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[22]~21_combout\);

-- Location: LCFF_X13_Y14_N7
\RISC_V|RISCV|Processor|PC|q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[22]~21_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(22));

-- Location: LCCOMB_X15_Y14_N26
\RISC_V|RISCV|Processor|d_in[22]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[22]~93_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & ((\RISC_V|RISCV|Processor|d_in[29]~77_combout\) # ((\RISC_V|RAM_c|Mux12~0_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (\RISC_V|RISCV|Processor|ALUR|q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(22),
	datad => \RISC_V|RAM_c|Mux12~0_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[22]~93_combout\);

-- Location: LCCOMB_X15_Y14_N24
\RISC_V|RISCV|Processor|d_in[22]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[22]~94_combout\ = (\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & ((\RISC_V|RISCV|Processor|d_in[22]~93_combout\ & (\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a6\)) # (!\RISC_V|RISCV|Processor|d_in[22]~93_combout\ & 
-- ((\RISC_V|RISCV|Processor|PC|q\(22)))))) # (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (((\RISC_V|RISCV|Processor|d_in[22]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a6\,
	datab => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datac => \RISC_V|RISCV|Processor|PC|q\(22),
	datad => \RISC_V|RISCV|Processor|d_in[22]~93_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[22]~94_combout\);

-- Location: LCCOMB_X24_Y15_N10
\RISC_V|RISCV|Processor|d_in[22]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[22]~95_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[22]~31_combout\) # ((\RISC_V|RISCV|Processor|d_in[22]~94_combout\ & 
-- \RISC_V|RISCV|Processor|d_in[30]~76_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & (\RISC_V|RISCV|Processor|d_in[22]~94_combout\ & (\RISC_V|RISCV|Processor|d_in[30]~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datab => \RISC_V|RISCV|Processor|d_in[22]~94_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[30]~76_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[22]~31_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[22]~95_combout\);

-- Location: LCCOMB_X25_Y13_N14
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][22]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[22]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][22]~feeder_combout\);

-- Location: LCFF_X25_Y13_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][22]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][22]~regout\);

-- Location: LCFF_X24_Y21_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][22]~regout\);

-- Location: LCCOMB_X25_Y19_N12
\RISC_V|RISCV|Processor|entrada_alu_a[22]~451\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~451_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][22]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][22]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][22]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~451_combout\);

-- Location: LCCOMB_X25_Y13_N2
\RISC_V|RISCV|Processor|entrada_alu_a[22]~452\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~452_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~451_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][22]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~451_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][22]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[22]~451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][22]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][22]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~451_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~452_combout\);

-- Location: LCCOMB_X25_Y14_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][22]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[22]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][22]~feeder_combout\);

-- Location: LCFF_X25_Y14_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][22]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][22]~regout\);

-- Location: LCFF_X20_Y11_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][22]~regout\);

-- Location: LCCOMB_X24_Y14_N12
\RISC_V|RISCV|Processor|entrada_alu_a[22]~448\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~448_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|IRC|q\(16))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][22]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][22]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][22]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~448_combout\);

-- Location: LCCOMB_X25_Y14_N22
\RISC_V|RISCV|Processor|entrada_alu_a[22]~449\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~449_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~448_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][22]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~448_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][22]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[22]~448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][22]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][22]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~448_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~449_combout\);

-- Location: LCFF_X26_Y21_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][22]~regout\);

-- Location: LCCOMB_X26_Y21_N30
\RISC_V|RISCV|Processor|entrada_alu_a[22]~446\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~446_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][22]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(15) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][22]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][22]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~446_combout\);

-- Location: LCCOMB_X18_Y18_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][22]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[22]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][22]~feeder_combout\);

-- Location: LCFF_X18_Y18_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][22]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][22]~regout\);

-- Location: LCCOMB_X25_Y21_N26
\RISC_V|RISCV|Processor|entrada_alu_a[22]~447\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~447_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~446_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][22]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~446_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][22]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[22]~446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][22]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[22]~446_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][22]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~447_combout\);

-- Location: LCCOMB_X25_Y13_N20
\RISC_V|RISCV|Processor|entrada_alu_a[22]~450\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~450_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[22]~447_combout\) # (\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[22]~449_combout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~449_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[22]~447_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~450_combout\);

-- Location: LCCOMB_X25_Y19_N20
\RISC_V|RISCV|Processor|entrada_alu_a[22]~444\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~444_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][22]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][22]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][22]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][22]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~444_combout\);

-- Location: LCCOMB_X25_Y16_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][22]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[22]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][22]~feeder_combout\);

-- Location: LCFF_X25_Y16_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][22]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][22]~regout\);

-- Location: LCCOMB_X25_Y13_N26
\RISC_V|RISCV|Processor|entrada_alu_a[22]~445\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~445_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~444_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][22]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~444_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][22]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[22]~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][22]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[22]~444_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][22]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~445_combout\);

-- Location: LCCOMB_X25_Y13_N24
\RISC_V|RISCV|Processor|entrada_alu_a[22]~453\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~453_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~450_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[22]~452_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~450_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~445_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[22]~450_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~452_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[22]~450_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~445_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~453_combout\);

-- Location: LCFF_X15_Y14_N17
\RISC_V|RISCV|Processor|PC_IRC|q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(22),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(22));

-- Location: LCCOMB_X15_Y14_N16
\RISC_V|RISCV|Processor|entrada_alu_a[22]~464\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~464_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(22) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (((\RISC_V|RISCV|Processor|PC_IRC|q\(22)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(22),
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~464_combout\);

-- Location: LCCOMB_X30_Y18_N28
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][22]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[22]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][22]~feeder_combout\);

-- Location: LCFF_X30_Y18_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][22]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][22]~regout\);

-- Location: LCCOMB_X30_Y14_N30
\RISC_V|RISCV|Processor|entrada_alu_a[22]~454\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~454_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][22]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][22]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][22]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~454_combout\);

-- Location: LCCOMB_X31_Y14_N28
\RISC_V|RISCV|Processor|entrada_alu_a[22]~455\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~455_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~454_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][22]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~454_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][22]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[22]~454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][22]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[22]~454_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][22]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~455_combout\);

-- Location: LCFF_X25_Y18_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][22]~regout\);

-- Location: LCFF_X29_Y18_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][22]~regout\);

-- Location: LCCOMB_X25_Y18_N22
\RISC_V|RISCV|Processor|entrada_alu_a[22]~459\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~459_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~458_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][22]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~458_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(18) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~458_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][22]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][22]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~459_combout\);

-- Location: LCCOMB_X29_Y18_N14
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][22]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[22]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[22]~95_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][22]~feeder_combout\);

-- Location: LCFF_X29_Y18_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][22]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][22]~regout\);

-- Location: LCCOMB_X31_Y16_N2
\RISC_V|RISCV|Processor|entrada_alu_a[22]~456\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~456_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][22]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][22]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][22]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][22]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~456_combout\);

-- Location: LCCOMB_X29_Y18_N16
\RISC_V|RISCV|Processor|entrada_alu_a[22]~457\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~457_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~456_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][22]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~456_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][22]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[22]~456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][22]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][22]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~456_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~457_combout\);

-- Location: LCCOMB_X30_Y13_N26
\RISC_V|RISCV|Processor|entrada_alu_a[22]~460\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~460_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15)) # ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~457_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|entrada_alu_a[22]~459_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[22]~459_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~457_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~460_combout\);

-- Location: LCCOMB_X30_Y13_N24
\RISC_V|RISCV|Processor|entrada_alu_a[22]~463\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[22]~463_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~460_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[22]~462_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~460_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~455_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[22]~460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~462_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[22]~455_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~460_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[22]~463_combout\);

-- Location: LCCOMB_X24_Y13_N12
\RISC_V|RISCV|Processor|entrada_alu_a[22]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(22) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[22]~464_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~464_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~463_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~464_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[22]~453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~453_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[22]~464_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~463_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(22));

-- Location: LCCOMB_X10_Y17_N30
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~15_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(24)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(22),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(24),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~15_combout\);

-- Location: LCCOMB_X9_Y17_N20
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~24_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(23)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(21),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(23),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~24_combout\);

-- Location: LCCOMB_X10_Y17_N14
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~43_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~15_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~15_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~24_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~43_combout\);

-- Location: LCCOMB_X10_Y13_N24
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~0_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~45_combout\)) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~45_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~43_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~0_combout\);

-- Location: LCCOMB_X9_Y13_N30
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~39_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~3_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~33_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~39_combout\);

-- Location: LCCOMB_X9_Y17_N12
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~6_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(20)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(18),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(20),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~6_combout\);

-- Location: LCCOMB_X9_Y17_N4
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~44_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~6_combout\))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~19_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~6_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~44_combout\);

-- Location: LCCOMB_X10_Y13_N14
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~57_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~44_combout\))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~39_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~44_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~57_combout\);

-- Location: LCCOMB_X11_Y13_N6
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~1_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & ((\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~0_combout\)) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~57_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~1_combout\);

-- Location: LCCOMB_X8_Y14_N12
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~58_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~51_combout\))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~54_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~51_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X9_Y14_N26
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~75_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~58_combout\))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~74_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~58_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X12_Y19_N16
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~48_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~41_combout\))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~44_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~41_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X9_Y14_N24
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~73_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~9_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~48_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~9_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X9_Y14_N8
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~76_combout\ = (\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~73_combout\))) # (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~75_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~73_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X11_Y17_N0
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(31) & ((\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(20))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & ((!\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~20_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~0_combout\);

-- Location: LCCOMB_X11_Y17_N4
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~68_combout\ = (!\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\ & ((\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~0_combout\)) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~30_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~68_combout\);

-- Location: LCCOMB_X22_Y12_N8
\RISC_V|RISCV|Processor|entrada_alu_b[13]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[13]~58_combout\ = (\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(13))) # 
-- (!\RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(13),
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(31),
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[13]~58_combout\);

-- Location: LCCOMB_X23_Y14_N22
\RISC_V|RISCV|Processor|entrada_alu_b[13]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[13]~58_combout\) # ((!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[13]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[13]~59_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[13]~58_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\);

-- Location: LCCOMB_X12_Y13_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~5_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a\(13) & \RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\)) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(13) & ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(13) & ((\RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(13),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~5_combout\);

-- Location: LCCOMB_X11_Y13_N16
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~6_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~5_combout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~68_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~68_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~5_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~6_combout\);

-- Location: LCCOMB_X11_Y16_N26
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~58_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~38_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(31))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~38_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~38_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~30_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~58_combout\);

-- Location: LCCOMB_X15_Y15_N10
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:13:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:13:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_a\(13) $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|c_i_mas_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(13),
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:13:i_1|s_i~combout\);

-- Location: LCCOMB_X11_Y12_N22
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:13:i_1|s_i~combout\) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~58_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~58_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:13:i_1|s_i~combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~2_combout\);

-- Location: LCCOMB_X11_Y12_N12
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~3_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~6_combout\))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~76_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~76_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~6_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~3_combout\);

-- Location: LCCOMB_X11_Y12_N24
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~4_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~1_combout\) # ((!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~4_combout\);

-- Location: LCFF_X11_Y12_N25
\RISC_V|RISCV|Processor|ALUR|q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(13));

-- Location: LCCOMB_X11_Y12_N16
\RISC_V|RISCV|Processor|pc_in[13]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[13]~14_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (((\RISC_V|RISCV|Processor|ALUR|q\(13))))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(13),
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~4_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	combout => \RISC_V|RISCV|Processor|pc_in[13]~14_combout\);

-- Location: LCFF_X11_Y12_N17
\RISC_V|RISCV|Processor|PC|q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[13]~14_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(13));

-- Location: LCFF_X15_Y11_N25
\RISC_V|RISCV|Processor|PC_IRC|q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(13),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(13));

-- Location: LCCOMB_X15_Y11_N24
\RISC_V|RISCV|Processor|entrada_alu_a[13]~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~317_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(13))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & ((\RISC_V|RISCV|Processor|PC_IRC|q\(13)))))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(13),
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(13),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~317_combout\);

-- Location: LCCOMB_X25_Y16_N14
\RISC_V|RISCV|Processor|entrada_alu_a[13]~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~299_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][13]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][13]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][13]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~299_combout\);

-- Location: LCCOMB_X27_Y16_N4
\RISC_V|RISCV|Processor|entrada_alu_a[13]~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~300_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[13]~299_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][13]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[13]~299_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][13]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[13]~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][13]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][13]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[13]~299_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~300_combout\);

-- Location: LCFF_X26_Y16_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][13]~regout\);

-- Location: LCFF_X18_Y21_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][13]~regout\);

-- Location: LCCOMB_X18_Y21_N12
\RISC_V|RISCV|Processor|entrada_alu_a[13]~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~301_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|IRC|q\(15))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][13]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][13]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][13]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~301_combout\);

-- Location: LCCOMB_X26_Y16_N14
\RISC_V|RISCV|Processor|entrada_alu_a[13]~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~302_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[13]~301_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][13]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[13]~301_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][13]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[13]~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][13]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][13]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[13]~301_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~302_combout\);

-- Location: LCCOMB_X27_Y16_N26
\RISC_V|RISCV|Processor|entrada_alu_a[13]~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~303_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18)) # ((\RISC_V|RISCV|Processor|entrada_alu_a[13]~300_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[13]~302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[13]~300_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[13]~302_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~303_combout\);

-- Location: LCCOMB_X16_Y12_N14
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][13]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[13]~128_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[13]~128_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][13]~feeder_combout\);

-- Location: LCFF_X16_Y12_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][13]~regout\);

-- Location: LCCOMB_X16_Y12_N26
\RISC_V|RISCV|Processor|entrada_alu_a[13]~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~298_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[13]~297_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][13]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(16))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[13]~297_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][13]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[13]~297_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][13]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][13]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~298_combout\);

-- Location: LCCOMB_X27_Y13_N30
\RISC_V|RISCV|Processor|entrada_alu_a[13]~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[13]~306_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[13]~303_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[13]~305_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[13]~303_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[13]~298_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[13]~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[13]~305_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[13]~303_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[13]~298_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[13]~306_combout\);

-- Location: LCCOMB_X27_Y13_N8
\RISC_V|RISCV|Processor|entrada_alu_a[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(13) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[13]~317_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[13]~317_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[13]~316_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[13]~317_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[13]~306_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[13]~316_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[13]~317_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[13]~306_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(13));

-- Location: LCCOMB_X8_Y14_N26
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~69_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(11))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(11),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(13),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X8_Y14_N6
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~74_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~64_combout\))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~69_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~64_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X8_Y14_N8
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~83_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~77_combout\))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~80_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~77_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X9_Y14_N16
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~84_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~74_combout\)) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~74_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~83_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X11_Y14_N2
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\ = (\RISC_V|RISCV|Processor|shamt[4]~4_combout\) # ((\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(23)))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\);

-- Location: LCCOMB_X9_Y14_N14
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~1_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~84_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~98_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~84_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~1_combout\);

-- Location: LCCOMB_X9_Y14_N22
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~92_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~86_combout\))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~89_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~86_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X9_Y14_N0
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~60_combout\) # 
-- ((!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~1_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~60_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~92_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~2_combout\);

-- Location: LCCOMB_X12_Y13_N4
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & (\RISC_V|RISCV|Processor|shamt[4]~4_combout\)) # (!\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & 
-- ((!\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3_combout\);

-- Location: LCCOMB_X25_Y15_N10
\RISC_V|RISCV|Processor|entrada_alu_b[25]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[25]~24_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[25]~22_combout\) # ((\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[25]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[25]~22_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[25]~23_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[25]~24_combout\);

-- Location: LCCOMB_X12_Y15_N30
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|s_i~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|s_i~0_combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(25) $ (\RISC_V|RISCV|Processor|entrada_alu_b[25]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(25),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[25]~24_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|s_i~0_combout\);

-- Location: LCCOMB_X11_Y17_N28
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~47_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a\(31) & !\RISC_V|RISCV|Processor|shamt[0]~0_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~30_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~47_combout\);

-- Location: LCCOMB_X10_Y13_N28
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~64_combout\ = (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~47_combout\))) # 
-- (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~45_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~47_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~64_combout\);

-- Location: LCCOMB_X13_Y15_N28
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~3_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\ & ((\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~64_combout\))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|s_i~0_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\ & (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|s_i~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~64_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~3_combout\);

-- Location: LCCOMB_X12_Y15_N28
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~4_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(25) & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~3_combout\) # ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[25]~24_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(25) & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~3_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[25]~24_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(25),
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~3_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[25]~24_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~4_combout\);

-- Location: LCCOMB_X12_Y13_N2
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~5_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~4_combout\))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~2_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~5_combout\);

-- Location: LCCOMB_X12_Y13_N20
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~6_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~5_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(31)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~5_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~54_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~54_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~5_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~6_combout\);

-- Location: LCCOMB_X13_Y15_N22
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~0_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|s_i~0_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|c_i_mas_1~0_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|s_i~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|c_i_mas_1~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~0_combout\);

-- Location: LCCOMB_X13_Y15_N20
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~7_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~0_combout\) # ((!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\ & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~6_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~7_combout\);

-- Location: LCFF_X13_Y15_N21
\RISC_V|RISCV|Processor|ALUR|q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(25));

-- Location: LCCOMB_X12_Y15_N22
\RISC_V|RISCV|Processor|pc_in[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[25]~25_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (((\RISC_V|RISCV|Processor|ALUR|q\(25))))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(25),
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~7_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[25]~25_combout\);

-- Location: LCFF_X12_Y15_N23
\RISC_V|RISCV|Processor|PC|q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[25]~25_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(25));

-- Location: LCFF_X26_Y15_N5
\RISC_V|RISCV|Processor|PC_IRC|q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(25),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(25));

-- Location: LCCOMB_X26_Y15_N4
\RISC_V|RISCV|Processor|entrada_alu_a[25]~548\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~548_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(25))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & ((\RISC_V|RISCV|Processor|PC_IRC|q\(25)))))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(25),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(25),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~548_combout\);

-- Location: LCFF_X25_Y15_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][25]~regout\);

-- Location: LCFF_X31_Y14_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][25]~regout\);

-- Location: LCCOMB_X27_Y20_N30
\RISC_V|RISCV|Processor|entrada_alu_a[25]~546\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~546_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[25]~545_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][25]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[25]~545_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[25]~545_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][25]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][25]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~546_combout\);

-- Location: LCFF_X31_Y20_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][25]~regout\);

-- Location: LCFF_X29_Y14_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][25]~regout\);

-- Location: LCCOMB_X31_Y20_N20
\RISC_V|RISCV|Processor|entrada_alu_a[25]~543\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~543_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[25]~542_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][25]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(17))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[25]~542_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(17) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[25]~542_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][25]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][25]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~543_combout\);

-- Location: LCCOMB_X31_Y20_N2
\RISC_V|RISCV|Processor|entrada_alu_a[25]~544\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~544_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[25]~541_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[25]~543_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[25]~541_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[25]~543_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~544_combout\);

-- Location: LCCOMB_X27_Y20_N24
\RISC_V|RISCV|Processor|entrada_alu_a[25]~547\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[25]~547_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[25]~544_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[25]~546_combout\) # (!\RISC_V|RISCV|Processor|IRC|q\(16))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[25]~544_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[25]~539_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[25]~539_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[25]~546_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[25]~544_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[25]~547_combout\);

-- Location: LCCOMB_X26_Y20_N6
\RISC_V|RISCV|Processor|entrada_alu_a[25]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(25) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[25]~548_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[25]~548_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[25]~547_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[25]~548_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[25]~537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[25]~537_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[25]~548_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[25]~547_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(25));

-- Location: LCCOMB_X11_Y18_N30
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~17_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(27)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(25),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(27),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~17_combout\);

-- Location: LCCOMB_X10_Y18_N2
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~18_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~17_combout\))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~12_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~17_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~18_combout\);

-- Location: LCCOMB_X10_Y18_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~5_combout\ = (\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~18_combout\))) # 
-- (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~25_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~18_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~5_combout\);

-- Location: LCCOMB_X20_Y14_N6
\RISC_V|RISCV|Processor|entrada_alu_b[12]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[12]~61_combout\ = (\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(12)))) # 
-- (!\RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(31),
	datac => \RISC_V|RISCV|Processor|IRC|q\(12),
	datad => \RISC_V|RISCV|Processor|GeneradorInm|inmediato~0_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[12]~61_combout\);

-- Location: LCCOMB_X24_Y18_N14
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][12]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[12]~126_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][12]~feeder_combout\);

-- Location: LCFF_X24_Y18_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][12]~regout\);

-- Location: LCFF_X23_Y20_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][12]~regout\);

-- Location: LCCOMB_X23_Y20_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][12]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][12]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][12]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~12_combout\);

-- Location: LCCOMB_X24_Y18_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][12]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][12]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][12]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][12]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~13_combout\);

-- Location: LCFF_X30_Y19_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][12]~regout\);

-- Location: LCCOMB_X30_Y19_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][12]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][12]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][12]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~14_combout\);

-- Location: LCCOMB_X30_Y19_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][12]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][12]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][12]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][12]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~14_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~15_combout\);

-- Location: LCCOMB_X21_Y18_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~13_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~13_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~15_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~16_combout\);

-- Location: LCFF_X19_Y20_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][12]~regout\);

-- Location: LCCOMB_X22_Y21_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][12]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) 
-- & (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][12]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][12]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~17_combout\);

-- Location: LCCOMB_X22_Y20_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][12]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][12]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][12]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][12]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~17_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~18_combout\);

-- Location: LCFF_X29_Y18_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][12]~regout\);

-- Location: LCCOMB_X29_Y16_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][12]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[12]~126_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][12]~feeder_combout\);

-- Location: LCFF_X29_Y16_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][12]~regout\);

-- Location: LCFF_X30_Y16_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][12]~regout\);

-- Location: LCCOMB_X30_Y16_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][12]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][12]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][12]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~10_combout\);

-- Location: LCCOMB_X29_Y18_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][12]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][12]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][12]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][12]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~11_combout\);

-- Location: LCCOMB_X21_Y18_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~18_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~11_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~16_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~18_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~11_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~19_combout\);

-- Location: LCCOMB_X21_Y18_N30
\RISC_V|RISCV|Processor|entrada_alu_b[12]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[12]~62_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~9_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~19_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~9_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[12]~62_combout\);

-- Location: LCCOMB_X21_Y18_N12
\RISC_V|RISCV|Processor|entrada_alu_b[12]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[12]~61_combout\) # ((!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[12]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[12]~61_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[12]~62_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\);

-- Location: LCCOMB_X12_Y16_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~1_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(12)) # ((\RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(12) & (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~0_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(12),
	datac => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~1_combout\);

-- Location: LCCOMB_X10_Y16_N24
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~63_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~39_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~42_combout\ & 
-- !\RISC_V|RISCV|Processor|shamt[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~39_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~42_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X11_Y16_N0
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~67_combout\ = (\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~63_combout\)) # (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~63_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~66_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X12_Y16_N8
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~56_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~67_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~67_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~56_combout\);

-- Location: LCCOMB_X12_Y16_N0
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:11:i_1|c_i_mas_1~0_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(12) $ (\RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:11:i_1|c_i_mas_1~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(12),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|s_i~combout\);

-- Location: LCCOMB_X12_Y16_N6
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|s_i~combout\) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~56_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~56_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|s_i~combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~2_combout\);

-- Location: LCCOMB_X12_Y16_N28
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~3_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~1_combout\)) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~67_combout\))))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~67_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~3_combout\);

-- Location: LCCOMB_X12_Y16_N12
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~6_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~4_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~5_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~4_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~5_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~6_combout\);

-- Location: LCFF_X12_Y16_N13
\RISC_V|RISCV|Processor|ALUR|q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(12));

-- Location: LCCOMB_X13_Y14_N24
\RISC_V|RISCV|Processor|pc_in[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[12]~12_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (((\RISC_V|RISCV|Processor|ALUR|q\(12))))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(12),
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~6_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[12]~12_combout\);

-- Location: LCFF_X13_Y14_N25
\RISC_V|RISCV|Processor|PC|q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[12]~12_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(12));

-- Location: LCFF_X23_Y12_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][29]~regout\);

-- Location: LCFF_X27_Y18_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][29]~regout\);

-- Location: LCCOMB_X27_Y14_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~8_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~7_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][29]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(20)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~7_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~7_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][29]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][29]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~8_combout\);

-- Location: LCFF_X26_Y12_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][29]~regout\);

-- Location: LCCOMB_X22_Y14_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][29]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[29]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][29]~feeder_combout\);

-- Location: LCFF_X22_Y14_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][29]~regout\);

-- Location: LCCOMB_X26_Y12_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][29]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][29]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][29]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~2_combout\);

-- Location: LCCOMB_X25_Y17_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][29]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[29]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][29]~feeder_combout\);

-- Location: LCFF_X25_Y17_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][29]~regout\);

-- Location: LCCOMB_X26_Y12_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~3_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][29]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(20))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~2_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][29]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][29]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~2_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][29]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~3_combout\);

-- Location: LCFF_X25_Y21_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][29]~regout\);

-- Location: LCFF_X27_Y14_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][29]~regout\);

-- Location: LCFF_X25_Y14_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][29]~regout\);

-- Location: LCFF_X29_Y14_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][29]~regout\);

-- Location: LCCOMB_X29_Y14_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|IRC|q\(20))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][29]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][29]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][29]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~4_combout\);

-- Location: LCCOMB_X27_Y20_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][29]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][29]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][29]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][29]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~4_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~5_combout\);

-- Location: LCCOMB_X27_Y20_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~3_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~5_combout\ & !\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~3_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~5_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~6_combout\);

-- Location: LCCOMB_X26_Y17_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~8_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~1_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~1_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~8_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~6_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~9_combout\);

-- Location: LCCOMB_X16_Y18_N26
\RISC_V|RAM_c|din_3[5]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[5]~61_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(13) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~9_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & ((\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux50~9_combout\)) # (!\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~9_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(13),
	datac => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~9_combout\,
	combout => \RISC_V|RAM_c|din_3[5]~61_combout\);

-- Location: LCCOMB_X19_Y17_N0
\RISC_V|RAM_c|din_3[5]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[5]~44_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RAM_c|Equal0~0_combout\) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~9_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & (!\RISC_V|RAM_c|Equal0~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(24),
	datab => \RISC_V|RAM_c|Equal0~0_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~9_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~19_combout\,
	combout => \RISC_V|RAM_c|din_3[5]~44_combout\);

-- Location: LCCOMB_X16_Y18_N12
\RISC_V|RAM_c|din_3[5]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[5]~45_combout\ = (\RISC_V|RAM_c|Equal0~0_combout\ & ((\RISC_V|RAM_c|din_3[5]~44_combout\ & ((\RISC_V|RAM_c|din_3[5]~61_combout\))) # (!\RISC_V|RAM_c|din_3[5]~44_combout\ & (\RISC_V|RAM_c|din_3[5]~60_combout\)))) # 
-- (!\RISC_V|RAM_c|Equal0~0_combout\ & (((\RISC_V|RAM_c|din_3[5]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|din_3[5]~60_combout\,
	datab => \RISC_V|RAM_c|din_3[5]~61_combout\,
	datac => \RISC_V|RAM_c|Equal0~0_combout\,
	datad => \RISC_V|RAM_c|din_3[5]~44_combout\,
	combout => \RISC_V|RAM_c|din_3[5]~45_combout\);

-- Location: LCCOMB_X19_Y20_N18
\RISC_V|RAM_c|din_3[6]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[6]~46_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~9_combout\) # (\RISC_V|RAM_c|Equal0~0_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux57~19_combout\ & ((!\RISC_V|RAM_c|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(24),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~19_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~9_combout\,
	datad => \RISC_V|RAM_c|Equal0~0_combout\,
	combout => \RISC_V|RAM_c|din_3[6]~46_combout\);

-- Location: LCCOMB_X25_Y15_N28
\RISC_V|RISCV|Processor|entrada_alu_b[30]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[30]~8_combout\ = (\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(30))) # (!\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(30),
	datac => \RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(31),
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[30]~8_combout\);

-- Location: LCCOMB_X11_Y15_N28
\RISC_V|RISCV|Processor|d_in[30]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[30]~120_combout\ = (\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (((\RISC_V|RISCV|Processor|d_in[1]~15_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & ((\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- ((\RISC_V|RAM_c|Mux12~0_combout\))) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & (\RISC_V|RISCV|Processor|ALUR|q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(30),
	datab => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datac => \RISC_V|RAM_c|Mux12~0_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[30]~120_combout\);

-- Location: LCCOMB_X10_Y15_N12
\RISC_V|RISCV|Processor|d_in[30]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[30]~121_combout\ = (\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & ((\RISC_V|RISCV|Processor|d_in[30]~120_combout\ & (\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a6\)) # (!\RISC_V|RISCV|Processor|d_in[30]~120_combout\ & 
-- ((\RISC_V|RISCV|Processor|PC|q\(30)))))) # (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (((\RISC_V|RISCV|Processor|d_in[30]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a6\,
	datab => \RISC_V|RISCV|Processor|PC|q\(30),
	datac => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[30]~120_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[30]~121_combout\);

-- Location: LCCOMB_X25_Y15_N26
\RISC_V|RISCV|Processor|d_in[30]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[30]~122_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[30]~8_combout\) # ((\RISC_V|RISCV|Processor|d_in[30]~121_combout\ & 
-- \RISC_V|RISCV|Processor|d_in[30]~76_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & (((\RISC_V|RISCV|Processor|d_in[30]~121_combout\ & \RISC_V|RISCV|Processor|d_in[30]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[30]~8_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[30]~121_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[30]~76_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[30]~122_combout\);

-- Location: LCFF_X19_Y18_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][30]~regout\);

-- Location: LCFF_X18_Y18_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][30]~regout\);

-- Location: LCCOMB_X19_Y18_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~1_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~0_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][30]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(20))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][30]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~0_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][30]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][30]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~1_combout\);

-- Location: LCFF_X27_Y18_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][30]~regout\);

-- Location: LCFF_X29_Y12_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][30]~regout\);

-- Location: LCCOMB_X29_Y12_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23)) # (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][30]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][30]~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][30]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][30]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~7_combout\);

-- Location: LCCOMB_X27_Y16_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][30]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][30]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][30]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][30]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~7_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~8_combout\);

-- Location: LCFF_X27_Y12_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][30]~regout\);

-- Location: LCCOMB_X23_Y14_N26
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][30]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[30]~122_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][30]~feeder_combout\);

-- Location: LCFF_X23_Y14_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][30]~regout\);

-- Location: LCCOMB_X27_Y12_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][30]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][30]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][30]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~2_combout\);

-- Location: LCFF_X23_Y21_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][30]~regout\);

-- Location: LCCOMB_X26_Y16_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][30]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][30]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][30]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~2_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][30]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~3_combout\);

-- Location: LCCOMB_X21_Y16_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~3_combout\) # (\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~5_combout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~5_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~3_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~6_combout\);

-- Location: LCCOMB_X20_Y16_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~8_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~1_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~1_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~8_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~6_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~9_combout\);

-- Location: LCCOMB_X14_Y19_N18
\RISC_V|RAM_c|din_3[6]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[6]~63_combout\ = (\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(13) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~9_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux49~9_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~9_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(13),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~9_combout\,
	combout => \RISC_V|RAM_c|din_3[6]~63_combout\);

-- Location: LCCOMB_X18_Y19_N8
\RISC_V|RAM_c|din_3[6]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[6]~47_combout\ = (\RISC_V|RAM_c|Equal0~0_combout\ & ((\RISC_V|RAM_c|din_3[6]~46_combout\ & ((\RISC_V|RAM_c|din_3[6]~63_combout\))) # (!\RISC_V|RAM_c|din_3[6]~46_combout\ & (\RISC_V|RAM_c|din_3[6]~62_combout\)))) # 
-- (!\RISC_V|RAM_c|Equal0~0_combout\ & (((\RISC_V|RAM_c|din_3[6]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|din_3[6]~62_combout\,
	datab => \RISC_V|RAM_c|Equal0~0_combout\,
	datac => \RISC_V|RAM_c|din_3[6]~46_combout\,
	datad => \RISC_V|RAM_c|din_3[6]~63_combout\,
	combout => \RISC_V|RAM_c|din_3[6]~47_combout\);

-- Location: LCCOMB_X18_Y16_N10
\RISC_V|RAM_c|half_out[12]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|half_out[12]~3_combout\ = (\RISC_V|RISCV|Processor|ALUR|q\(1) & ((\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a4\))) # (!\RISC_V|RISCV|Processor|ALUR|q\(1) & (\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALUR|q\(1),
	datac => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a4\,
	datad => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a4\,
	combout => \RISC_V|RAM_c|half_out[12]~3_combout\);

-- Location: LCCOMB_X15_Y16_N10
\RISC_V|RISCV|Processor|d_in[12]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[12]~64_combout\ = (\RISC_V|RISCV|Processor|d_in[12]~50_combout\ & ((\RISC_V|RISCV|Processor|d_in[12]~51_combout\ & ((\RISC_V|RISCV|Processor|ALUR|q\(12)))) # (!\RISC_V|RISCV|Processor|d_in[12]~51_combout\ & 
-- (\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a4\)))) # (!\RISC_V|RISCV|Processor|d_in[12]~50_combout\ & (((\RISC_V|RISCV|Processor|d_in[12]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a4\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(12),
	datac => \RISC_V|RISCV|Processor|d_in[12]~50_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[12]~51_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[12]~64_combout\);

-- Location: LCCOMB_X15_Y16_N6
\RISC_V|RISCV|Processor|d_in[12]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[12]~65_combout\ = (\RISC_V|RISCV|Processor|d_in[12]~49_combout\ & ((\RISC_V|RISCV|Processor|d_in[12]~64_combout\ & ((\RISC_V|RAM_c|half_out[12]~3_combout\))) # (!\RISC_V|RISCV|Processor|d_in[12]~64_combout\ & 
-- (\RISC_V|RAM_c|byte_sign_ext[8]~0_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[12]~49_combout\ & (((\RISC_V|RISCV|Processor|d_in[12]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[12]~49_combout\,
	datab => \RISC_V|RAM_c|byte_sign_ext[8]~0_combout\,
	datac => \RISC_V|RAM_c|half_out[12]~3_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[12]~64_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[12]~65_combout\);

-- Location: LCCOMB_X15_Y16_N28
\RISC_V|RISCV|Processor|d_in[12]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[12]~66_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\ & ((\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(12))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & 
-- ((\RISC_V|RISCV|Processor|d_in[12]~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(12),
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[12]~65_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[12]~66_combout\);

-- Location: LCCOMB_X19_Y20_N16
\RISC_V|RISCV|Processor|d_in[12]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[12]~126_combout\ = (\RISC_V|RISCV|Processor|d_in[12]~66_combout\) # ((\RISC_V|RISCV|Processor|PC|q\(12) & ((\RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\) # (\RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\,
	datac => \RISC_V|RISCV|Processor|PC|q\(12),
	datad => \RISC_V|RISCV|Processor|d_in[12]~66_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[12]~126_combout\);

-- Location: LCCOMB_X26_Y16_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][12]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[12]~126_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][12]~feeder_combout\);

-- Location: LCFF_X26_Y16_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][12]~regout\);

-- Location: LCFF_X18_Y18_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[12]~126_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][12]~regout\);

-- Location: LCCOMB_X26_Y16_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~1_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~0_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][12]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(20))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][12]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~0_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][12]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][12]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~1_combout\);

-- Location: LCCOMB_X18_Y17_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~5_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~4_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][12]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(20))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][12]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~4_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][12]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][12]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~5_combout\);

-- Location: LCCOMB_X27_Y20_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][12]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][12]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][12]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~2_combout\);

-- Location: LCCOMB_X27_Y20_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][12]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][12]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][12]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][12]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~3_combout\);

-- Location: LCCOMB_X21_Y18_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~3_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~5_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~3_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~6_combout\);

-- Location: LCCOMB_X21_Y18_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~8_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~1_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~8_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~1_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~6_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~9_combout\);

-- Location: LCCOMB_X21_Y18_N14
\RISC_V|RAM_c|din_3[4]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[4]~57_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(13) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~9_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & ((\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~9_combout\)) # (!\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(13),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~9_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~9_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	combout => \RISC_V|RAM_c|din_3[4]~57_combout\);

-- Location: LCCOMB_X16_Y13_N26
\RISC_V|RAM_c|din_3[4]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[4]~56_combout\ = (\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(13) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~19_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux51~19_combout\))))) # (!\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux35~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~19_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~19_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(13),
	combout => \RISC_V|RAM_c|din_3[4]~56_combout\);

-- Location: LCCOMB_X16_Y18_N30
\RISC_V|RAM_c|din_3[4]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[4]~41_combout\ = (\RISC_V|RAM_c|din_3[4]~40_combout\ & (((\RISC_V|RAM_c|din_3[4]~57_combout\)) # (!\RISC_V|RAM_c|Equal0~0_combout\))) # (!\RISC_V|RAM_c|din_3[4]~40_combout\ & (\RISC_V|RAM_c|Equal0~0_combout\ & 
-- ((\RISC_V|RAM_c|din_3[4]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|din_3[4]~40_combout\,
	datab => \RISC_V|RAM_c|Equal0~0_combout\,
	datac => \RISC_V|RAM_c|din_3[4]~57_combout\,
	datad => \RISC_V|RAM_c|din_3[4]~56_combout\,
	combout => \RISC_V|RAM_c|din_3[4]~41_combout\);

-- Location: LCCOMB_X16_Y16_N4
\RISC_V|RAM_c|half_out[10]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|half_out[10]~4_combout\ = (\RISC_V|RISCV|Processor|ALUR|q\(1) & ((\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2~portbdataout\))) # (!\RISC_V|RISCV|Processor|ALUR|q\(1) & 
-- (\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2~portbdataout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(1),
	datad => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2~portbdataout\,
	combout => \RISC_V|RAM_c|half_out[10]~4_combout\);

-- Location: LCCOMB_X16_Y16_N16
\RISC_V|RISCV|Processor|d_in[10]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[10]~55_combout\ = (\RISC_V|RISCV|Processor|d_in[12]~51_combout\ & (((\RISC_V|RISCV|Processor|ALUR|q\(10)) # (!\RISC_V|RISCV|Processor|d_in[12]~50_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[12]~51_combout\ & 
-- (\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2~portbdataout\ & ((\RISC_V|RISCV|Processor|d_in[12]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2~portbdataout\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(10),
	datac => \RISC_V|RISCV|Processor|d_in[12]~51_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[12]~50_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[10]~55_combout\);

-- Location: LCCOMB_X16_Y16_N2
\RISC_V|RISCV|Processor|d_in[10]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[10]~56_combout\ = (\RISC_V|RISCV|Processor|d_in[10]~55_combout\ & (((\RISC_V|RAM_c|half_out[10]~4_combout\) # (!\RISC_V|RISCV|Processor|d_in[12]~49_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[10]~55_combout\ & 
-- (\RISC_V|RAM_c|byte_sign_ext[8]~0_combout\ & ((\RISC_V|RISCV|Processor|d_in[12]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|byte_sign_ext[8]~0_combout\,
	datab => \RISC_V|RAM_c|half_out[10]~4_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[10]~55_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[12]~49_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[10]~56_combout\);

-- Location: LCCOMB_X16_Y17_N28
\RISC_V|RISCV|Processor|d_in[10]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[10]~57_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\ & (((!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & \RISC_V|RISCV|Processor|d_in[10]~56_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\ & (\RISC_V|RISCV|Processor|PC|q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(10),
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datad => \RISC_V|RISCV|Processor|d_in[10]~56_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[10]~57_combout\);

-- Location: LCFF_X25_Y13_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][10]~regout\);

-- Location: LCCOMB_X25_Y13_N16
\RISC_V|RISCV|Processor|entrada_alu_a[10]~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~200_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[10]~199_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][10]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[10]~199_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[10]~199_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][10]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][10]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~200_combout\);

-- Location: LCCOMB_X29_Y17_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][10]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[10]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][10]~feeder_combout\);

-- Location: LCFF_X29_Y17_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][10]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][10]~regout\);

-- Location: LCFF_X18_Y12_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][10]~regout\);

-- Location: LCCOMB_X18_Y12_N30
\RISC_V|RISCV|Processor|entrada_alu_a[10]~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~196_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][10]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][10]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][10]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~196_combout\);

-- Location: LCCOMB_X29_Y17_N14
\RISC_V|RISCV|Processor|entrada_alu_a[10]~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~197_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[10]~196_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][10]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[10]~196_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][10]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[10]~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][10]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][10]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[10]~196_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~197_combout\);

-- Location: LCCOMB_X21_Y17_N4
\RISC_V|RISCV|Processor|entrada_alu_a[10]~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~198_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[10]~195_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[10]~197_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[10]~195_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[10]~197_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~198_combout\);

-- Location: LCCOMB_X19_Y12_N14
\RISC_V|RISCV|Processor|entrada_alu_a[10]~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~201_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[10]~198_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[10]~200_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[10]~198_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[10]~193_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[10]~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[10]~193_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[10]~200_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[10]~198_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~201_combout\);

-- Location: LCFF_X19_Y20_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][10]~regout\);

-- Location: LCCOMB_X23_Y20_N18
\RISC_V|RISCV|Processor|entrada_alu_a[10]~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~209_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][10]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][10]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][10]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~209_combout\);

-- Location: LCCOMB_X27_Y17_N2
\RISC_V|RISCV|Processor|entrada_alu_a[10]~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~210_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[10]~209_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][10]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[10]~209_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][10]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[10]~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][10]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][10]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[10]~209_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~210_combout\);

-- Location: LCCOMB_X22_Y21_N2
\RISC_V|RISCV|Processor|entrada_alu_a[10]~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~204_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][10]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][10]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][10]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~204_combout\);

-- Location: LCCOMB_X22_Y20_N12
\RISC_V|RISCV|Processor|entrada_alu_a[10]~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~205_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[10]~204_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][10]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[10]~204_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][10]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[10]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][10]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][10]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[10]~204_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~205_combout\);

-- Location: LCCOMB_X22_Y20_N26
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][10]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[10]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][10]~feeder_combout\);

-- Location: LCFF_X22_Y20_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][10]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][10]~regout\);

-- Location: LCCOMB_X22_Y19_N0
\RISC_V|RISCV|Processor|entrada_alu_a[10]~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~206_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][10]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][10]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][10]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~206_combout\);

-- Location: LCCOMB_X22_Y20_N4
\RISC_V|RISCV|Processor|entrada_alu_a[10]~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~207_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[10]~206_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][10]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[10]~206_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][10]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[10]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][10]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][10]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[10]~206_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~207_combout\);

-- Location: LCCOMB_X19_Y12_N16
\RISC_V|RISCV|Processor|entrada_alu_a[10]~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~208_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[10]~205_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[10]~207_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[10]~205_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[10]~207_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~208_combout\);

-- Location: LCFF_X24_Y17_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[10]~57_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][10]~regout\);

-- Location: LCCOMB_X24_Y17_N2
\RISC_V|RISCV|Processor|entrada_alu_a[10]~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~202_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][10]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][10]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][10]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~202_combout\);

-- Location: LCCOMB_X27_Y17_N20
\RISC_V|RISCV|Processor|entrada_alu_a[10]~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~203_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[10]~202_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][10]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[10]~202_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][10]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[10]~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][10]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[10]~202_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][10]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~203_combout\);

-- Location: LCCOMB_X19_Y12_N2
\RISC_V|RISCV|Processor|entrada_alu_a[10]~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[10]~211_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[10]~208_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[10]~210_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[10]~208_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[10]~203_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[10]~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[10]~210_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[10]~208_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[10]~203_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[10]~211_combout\);

-- Location: LCCOMB_X19_Y12_N4
\RISC_V|RISCV|Processor|entrada_alu_a[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(10) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[10]~212_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[10]~212_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[10]~211_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[10]~212_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[10]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[10]~212_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[10]~201_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[10]~211_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(10));

-- Location: LCCOMB_X8_Y14_N4
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~15_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(8))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(8),
	datac => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(10),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X8_Y14_N20
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~17_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~15_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~15_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~16_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X9_Y16_N22
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~21_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~17_combout\)) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~17_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~20_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X9_Y16_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~3_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~2_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~21_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~94_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~21_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~3_combout\);

-- Location: LCCOMB_X14_Y15_N28
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(22) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(22) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(22),
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X14_Y15_N14
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(23) $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|c_i_mas_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(23),
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|s_i~combout\);

-- Location: LCCOMB_X14_Y14_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~4_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|s_i~combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|s_i~combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~4_combout\);

-- Location: LCCOMB_X14_Y14_N28
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~5_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~4_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(31)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~4_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~51_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~51_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~5_combout\);

-- Location: LCCOMB_X14_Y14_N2
\RISC_V|RISCV|Processor|pc_in[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[23]~23_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (\RISC_V|RISCV|Processor|ALUR|q\(23))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (((\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(23),
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~5_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[23]~23_combout\);

-- Location: LCFF_X14_Y14_N3
\RISC_V|RISCV|Processor|PC|q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[23]~23_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(23));

-- Location: LCFF_X14_Y14_N29
\RISC_V|RISCV|Processor|ALUR|q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(23));

-- Location: LCCOMB_X14_Y16_N24
\RISC_V|RISCV|Processor|d_in[23]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[23]~99_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & ((\RISC_V|RAM_c|Mux12~0_combout\) # ((\RISC_V|RISCV|Processor|d_in[29]~77_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALUR|q\(23) & !\RISC_V|RISCV|Processor|d_in[29]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|Mux12~0_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(23),
	datad => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[23]~99_combout\);

-- Location: LCCOMB_X14_Y16_N6
\RISC_V|RISCV|Processor|d_in[23]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[23]~100_combout\ = (\RISC_V|RISCV|Processor|d_in[23]~99_combout\ & ((\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a7\) # ((!\RISC_V|RISCV|Processor|d_in[29]~77_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|d_in[23]~99_combout\ & (((\RISC_V|RISCV|Processor|PC|q\(23) & \RISC_V|RISCV|Processor|d_in[29]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a7\,
	datab => \RISC_V|RISCV|Processor|PC|q\(23),
	datac => \RISC_V|RISCV|Processor|d_in[23]~99_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[23]~100_combout\);

-- Location: LCCOMB_X27_Y16_N18
\RISC_V|RISCV|Processor|d_in[23]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[23]~101_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[23]~28_combout\ & ((\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\) # ((\RISC_V|RISCV|Processor|d_in[23]~100_combout\ & 
-- \RISC_V|RISCV|Processor|d_in[30]~76_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[23]~28_combout\ & (((\RISC_V|RISCV|Processor|d_in[23]~100_combout\ & \RISC_V|RISCV|Processor|d_in[30]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[23]~28_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datac => \RISC_V|RISCV|Processor|d_in[23]~100_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[30]~76_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[23]~101_combout\);

-- Location: LCFF_X21_Y11_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][23]~regout\);

-- Location: LCCOMB_X21_Y11_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][23]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][23]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][23]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][23]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~0_combout\);

-- Location: LCCOMB_X21_Y11_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~1_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~0_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][23]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(20))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][23]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][23]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][23]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~0_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~1_combout\);

-- Location: LCFF_X27_Y19_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][23]~regout\);

-- Location: LCFF_X30_Y20_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[23]~101_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][23]~regout\);

-- Location: LCCOMB_X27_Y19_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~8_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~7_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][23]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(23))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][23]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~7_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][23]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][23]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~8_combout\);

-- Location: LCCOMB_X21_Y11_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~9_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~6_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~8_combout\) # (!\RISC_V|RISCV|Processor|IRC|q\(21))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~1_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~6_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~1_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~8_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~9_combout\);

-- Location: LCCOMB_X21_Y11_N22
\RISC_V|RISCV|Processor|entrada_alu_b[23]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[23]~29_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~9_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux40~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~19_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~9_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[23]~29_combout\);

-- Location: LCCOMB_X24_Y13_N8
\RISC_V|RISCV|Processor|entrada_alu_b[23]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[23]~28_combout\ = (\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(23)))) # (!\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(31),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[23]~28_combout\);

-- Location: LCCOMB_X16_Y13_N12
\RISC_V|RISCV|Processor|entrada_alu_b[23]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[23]~28_combout\))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[23]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[23]~29_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[23]~28_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\);

-- Location: LCCOMB_X14_Y15_N22
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(23) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(23) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(23),
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X14_Y15_N8
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(24) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[24]~27_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(24) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[24]~27_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(24),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[24]~27_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X14_Y15_N18
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(25) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[25]~24_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(25) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[25]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(25),
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|c_i_mas_1~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[25]~24_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X13_Y15_N0
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~4_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|s_i~0_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|c_i_mas_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|s_i~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~4_combout\);

-- Location: LCCOMB_X13_Y15_N26
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~11_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~4_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~10_combout\ & !\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~10_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~11_combout\);

-- Location: LCFF_X13_Y15_N27
\RISC_V|RISCV|Processor|ALUR|q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(26));

-- Location: LCCOMB_X14_Y16_N20
\RISC_V|RISCV|Processor|d_in[26]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[26]~108_combout\ = (\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (((\RISC_V|RISCV|Processor|d_in[1]~15_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & ((\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- (\RISC_V|RAM_c|Mux12~0_combout\)) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & ((\RISC_V|RISCV|Processor|ALUR|q\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|Mux12~0_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(26),
	datad => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[26]~108_combout\);

-- Location: LCCOMB_X14_Y16_N14
\RISC_V|RISCV|Processor|d_in[26]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[26]~109_combout\ = (\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & ((\RISC_V|RISCV|Processor|d_in[26]~108_combout\ & ((\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2~portbdataout\))) # 
-- (!\RISC_V|RISCV|Processor|d_in[26]~108_combout\ & (\RISC_V|RISCV|Processor|PC|q\(26))))) # (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (((\RISC_V|RISCV|Processor|d_in[26]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(26),
	datab => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[26]~108_combout\,
	datad => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2~portbdataout\,
	combout => \RISC_V|RISCV|Processor|d_in[26]~109_combout\);

-- Location: LCCOMB_X25_Y15_N20
\RISC_V|RISCV|Processor|entrada_alu_b[26]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[26]~20_combout\ = (\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(26)))) # (!\RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|GeneradorInm|Equal0~0_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(31),
	datad => \RISC_V|RISCV|Processor|IRC|q\(26),
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[26]~20_combout\);

-- Location: LCCOMB_X25_Y15_N18
\RISC_V|RISCV|Processor|d_in[26]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[26]~110_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[26]~20_combout\) # ((\RISC_V|RISCV|Processor|d_in[26]~109_combout\ & 
-- \RISC_V|RISCV|Processor|d_in[30]~76_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & (\RISC_V|RISCV|Processor|d_in[26]~109_combout\ & ((\RISC_V|RISCV|Processor|d_in[30]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datab => \RISC_V|RISCV|Processor|d_in[26]~109_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[26]~20_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[30]~76_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[26]~110_combout\);

-- Location: LCFF_X29_Y18_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][26]~regout\);

-- Location: LCCOMB_X29_Y18_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][26]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) 
-- & (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][26]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][26]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~10_combout\);

-- Location: LCCOMB_X33_Y18_N6
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][26]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[26]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][26]~feeder_combout\);

-- Location: LCFF_X33_Y18_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][26]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][26]~regout\);

-- Location: LCCOMB_X29_Y18_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][26]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][26]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~10_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][26]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][26]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~11_combout\);

-- Location: LCCOMB_X31_Y15_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][26]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[26]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][26]~feeder_combout\);

-- Location: LCFF_X31_Y15_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][26]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][26]~regout\);

-- Location: LCCOMB_X30_Y20_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][26]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][26]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][26]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~17_combout\);

-- Location: LCCOMB_X30_Y20_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][26]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][26]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][26]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][26]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~17_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~18_combout\);

-- Location: LCFF_X24_Y18_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][26]~regout\);

-- Location: LCCOMB_X30_Y18_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~13_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][26]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(22))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~12_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][26]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~12_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][26]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][26]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~13_combout\);

-- Location: LCFF_X26_Y20_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[26]~110_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][26]~regout\);

-- Location: LCCOMB_X26_Y20_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][26]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][26]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][26]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~14_combout\);

-- Location: LCCOMB_X26_Y20_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][26]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][26]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][26]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][26]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~14_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~15_combout\);

-- Location: LCCOMB_X30_Y20_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~13_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~15_combout\ & !\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~13_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~15_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~16_combout\);

-- Location: LCCOMB_X30_Y20_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~18_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~11_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~11_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~18_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~16_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~19_combout\);

-- Location: LCCOMB_X20_Y19_N18
\RISC_V|RAM_c|din_3[2]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[2]~58_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(13) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~19_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & ((\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~19_combout\)) # (!\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~19_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(13),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~19_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	combout => \RISC_V|RAM_c|din_3[2]~58_combout\);

-- Location: LCCOMB_X21_Y16_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][2]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[2]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][2]~feeder_combout\);

-- Location: LCFF_X21_Y16_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][2]~regout\);

-- Location: LCCOMB_X21_Y16_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][2]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[2]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][2]~feeder_combout\);

-- Location: LCFF_X21_Y16_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][2]~regout\);

-- Location: LCCOMB_X21_Y16_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][2]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][2]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][2]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~10_combout\);

-- Location: LCCOMB_X23_Y16_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][2]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][2]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][2]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][2]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~11_combout\);

-- Location: LCCOMB_X22_Y19_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][2]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][2]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][2]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~14_combout\);

-- Location: LCCOMB_X21_Y19_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][2]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][2]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][2]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~14_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][2]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~15_combout\);

-- Location: LCFF_X23_Y16_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][2]~regout\);

-- Location: LCFF_X23_Y17_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][2]~regout\);

-- Location: LCCOMB_X22_Y18_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][2]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[2]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][2]~feeder_combout\);

-- Location: LCFF_X22_Y18_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][2]~regout\);

-- Location: LCCOMB_X20_Y17_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][2]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][2]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][2]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~12_combout\);

-- Location: LCCOMB_X23_Y17_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][2]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][2]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][2]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][2]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~13_combout\);

-- Location: LCCOMB_X19_Y19_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~13_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~15_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~13_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~16_combout\);

-- Location: LCCOMB_X19_Y19_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~18_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~11_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~18_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~11_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~16_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~19_combout\);

-- Location: LCCOMB_X19_Y19_N20
\RISC_V|RAM_c|din_3[2]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[2]~42_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~9_combout\) # (\RISC_V|RAM_c|Equal0~0_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~19_combout\ & ((!\RISC_V|RAM_c|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(24),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~19_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~9_combout\,
	datad => \RISC_V|RAM_c|Equal0~0_combout\,
	combout => \RISC_V|RAM_c|din_3[2]~42_combout\);

-- Location: LCCOMB_X20_Y19_N12
\RISC_V|RAM_c|din_3[2]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[2]~59_combout\ = (\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(13) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux53~9_combout\))))) # (!\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux37~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(13),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~9_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~9_combout\,
	combout => \RISC_V|RAM_c|din_3[2]~59_combout\);

-- Location: LCCOMB_X20_Y19_N28
\RISC_V|RAM_c|din_3[2]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[2]~43_combout\ = (\RISC_V|RAM_c|Equal0~0_combout\ & ((\RISC_V|RAM_c|din_3[2]~42_combout\ & ((\RISC_V|RAM_c|din_3[2]~59_combout\))) # (!\RISC_V|RAM_c|din_3[2]~42_combout\ & (\RISC_V|RAM_c|din_3[2]~58_combout\)))) # 
-- (!\RISC_V|RAM_c|Equal0~0_combout\ & (((\RISC_V|RAM_c|din_3[2]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|Equal0~0_combout\,
	datab => \RISC_V|RAM_c|din_3[2]~58_combout\,
	datac => \RISC_V|RAM_c|din_3[2]~42_combout\,
	datad => \RISC_V|RAM_c|din_3[2]~59_combout\,
	combout => \RISC_V|RAM_c|din_3[2]~43_combout\);

-- Location: LCCOMB_X16_Y14_N28
\RISC_V|RISCV|Processor|d_in[29]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[29]~118_combout\ = (\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & ((\RISC_V|RISCV|Processor|d_in[29]~117_combout\ & ((\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a5\))) # (!\RISC_V|RISCV|Processor|d_in[29]~117_combout\ 
-- & (\RISC_V|RISCV|Processor|PC|q\(29))))) # (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (\RISC_V|RISCV|Processor|d_in[29]~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[29]~117_combout\,
	datac => \RISC_V|RISCV|Processor|PC|q\(29),
	datad => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a5\,
	combout => \RISC_V|RISCV|Processor|d_in[29]~118_combout\);

-- Location: LCCOMB_X16_Y14_N10
\RISC_V|RISCV|Processor|d_in[29]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[29]~119_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[29]~11_combout\) # ((\RISC_V|RISCV|Processor|d_in[30]~76_combout\ & 
-- \RISC_V|RISCV|Processor|d_in[29]~118_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & (((\RISC_V|RISCV|Processor|d_in[30]~76_combout\ & \RISC_V|RISCV|Processor|d_in[29]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[29]~11_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[30]~76_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[29]~118_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[29]~119_combout\);

-- Location: LCCOMB_X25_Y18_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][29]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[29]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][29]~feeder_combout\);

-- Location: LCFF_X25_Y18_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][29]~regout\);

-- Location: LCFF_X29_Y18_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][29]~regout\);

-- Location: LCFF_X29_Y18_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][29]~regout\);

-- Location: LCCOMB_X29_Y18_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][29]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) 
-- & (((!\RISC_V|RISCV|Processor|IRC|q\(22) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][29]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][29]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~12_combout\);

-- Location: LCCOMB_X25_Y18_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][29]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][29]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][29]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][29]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~13_combout\);

-- Location: LCFF_X29_Y19_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][29]~regout\);

-- Location: LCCOMB_X30_Y19_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][29]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][29]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][29]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~14_combout\);

-- Location: LCCOMB_X30_Y19_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][29]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[29]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][29]~feeder_combout\);

-- Location: LCFF_X30_Y19_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][29]~regout\);

-- Location: LCCOMB_X30_Y19_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][29]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][29]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][29]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~14_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][29]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~15_combout\);

-- Location: LCCOMB_X25_Y18_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|IRC|q\(23))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~13_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~13_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~15_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~16_combout\);

-- Location: LCCOMB_X29_Y13_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][29]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[29]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][29]~feeder_combout\);

-- Location: LCFF_X29_Y13_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][29]~regout\);

-- Location: LCCOMB_X24_Y15_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][29]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[29]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][29]~feeder_combout\);

-- Location: LCFF_X24_Y15_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][29]~regout\);

-- Location: LCCOMB_X29_Y14_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~18_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~17_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][29]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(22))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][29]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~17_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][29]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][29]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~18_combout\);

-- Location: LCCOMB_X26_Y17_N26
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][29]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[29]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][29]~feeder_combout\);

-- Location: LCFF_X26_Y17_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][29]~regout\);

-- Location: LCFF_X23_Y18_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][29]~regout\);

-- Location: LCCOMB_X23_Y18_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][29]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][29]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][29]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~10_combout\);

-- Location: LCCOMB_X25_Y17_N28
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][29]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[29]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][29]~feeder_combout\);

-- Location: LCFF_X25_Y17_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][29]~regout\);

-- Location: LCCOMB_X23_Y18_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~11_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][29]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(21))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~10_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(21) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][29]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~10_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][29]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~11_combout\);

-- Location: LCCOMB_X24_Y14_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~18_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~11_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~16_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~18_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~11_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~19_combout\);

-- Location: LCCOMB_X16_Y14_N12
\RISC_V|RISCV|Processor|entrada_alu_b[29]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[29]~10_combout\ = (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux34~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~9_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~19_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(24),
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[29]~10_combout\);

-- Location: LCCOMB_X16_Y14_N24
\RISC_V|RISCV|Processor|entrada_alu_b[29]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[29]~12_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[29]~10_combout\) # ((\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[29]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[29]~11_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[29]~10_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[29]~12_combout\);

-- Location: LCCOMB_X12_Y14_N2
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|s_i~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|s_i~0_combout\ = \RISC_V|RISCV|Processor|entrada_alu_b[29]~12_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_a\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[29]~12_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(29),
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|s_i~0_combout\);

-- Location: LCCOMB_X12_Y15_N26
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~4_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|s_i~0_combout\ $ 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|s_i~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~4_combout\);

-- Location: LCCOMB_X14_Y15_N0
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(28) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[28]~15_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(28) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[28]~15_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(28),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[28]~15_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X13_Y15_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~12_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~4_combout\ $ 
-- (!\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|c_i_mas_1~0_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~11_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|c_i_mas_1~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~12_combout\);

-- Location: LCFF_X13_Y15_N31
\RISC_V|RISCV|Processor|ALUR|q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(29));

-- Location: LCCOMB_X13_Y15_N24
\RISC_V|RISCV|Processor|pc_in[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[29]~29_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (\RISC_V|RISCV|Processor|ALUR|q\(29))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (((\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(29),
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~12_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[29]~29_combout\);

-- Location: LCFF_X13_Y15_N25
\RISC_V|RISCV|Processor|PC|q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[29]~29_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(29));

-- Location: LCFF_X16_Y14_N23
\RISC_V|RISCV|Processor|PC_IRC|q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(29),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(29));

-- Location: LCCOMB_X16_Y14_N22
\RISC_V|RISCV|Processor|entrada_alu_a[29]~632\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~632_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(29))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & ((\RISC_V|RISCV|Processor|PC_IRC|q\(29)))))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(29),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(29),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~632_combout\);

-- Location: LCFF_X29_Y19_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][29]~regout\);

-- Location: LCCOMB_X24_Y18_N2
\RISC_V|RISCV|Processor|entrada_alu_a[29]~622\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~622_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17)) # (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][29]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][29]~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][29]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][29]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~622_combout\);

-- Location: LCCOMB_X27_Y14_N20
\RISC_V|RISCV|Processor|entrada_alu_a[29]~623\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~623_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[29]~622_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][29]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[29]~622_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][29]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[29]~622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][29]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][29]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[29]~622_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~623_combout\);

-- Location: LCCOMB_X31_Y15_N14
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][29]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[29]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][29]~feeder_combout\);

-- Location: LCFF_X31_Y15_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][29]~regout\);

-- Location: LCCOMB_X27_Y17_N18
\RISC_V|RISCV|Processor|entrada_alu_a[29]~629\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~629_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][29]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][29]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][29]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~629_combout\);

-- Location: LCCOMB_X23_Y18_N14
\RISC_V|RISCV|Processor|entrada_alu_a[29]~630\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~630_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[29]~629_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][29]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(17))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[29]~629_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][29]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][29]~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[29]~629_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][29]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~630_combout\);

-- Location: LCCOMB_X29_Y19_N18
\RISC_V|RISCV|Processor|entrada_alu_a[29]~626\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~626_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][29]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][29]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][29]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][29]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~626_combout\);

-- Location: LCCOMB_X29_Y18_N28
\RISC_V|RISCV|Processor|entrada_alu_a[29]~627\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~627_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[29]~626_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][29]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[29]~626_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][29]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][29]~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[29]~626_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][29]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~627_combout\);

-- Location: LCFF_X31_Y15_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][29]~regout\);

-- Location: LCCOMB_X30_Y19_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][29]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[29]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][29]~feeder_combout\);

-- Location: LCFF_X30_Y19_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][29]~regout\);

-- Location: LCCOMB_X31_Y15_N8
\RISC_V|RISCV|Processor|entrada_alu_a[29]~624\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~624_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][29]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][29]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][29]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~624_combout\);

-- Location: LCCOMB_X29_Y18_N22
\RISC_V|RISCV|Processor|entrada_alu_a[29]~625\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~625_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[29]~624_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][29]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[29]~624_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][29]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[29]~624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][29]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][29]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[29]~624_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~625_combout\);

-- Location: LCCOMB_X23_Y18_N2
\RISC_V|RISCV|Processor|entrada_alu_a[29]~628\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~628_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|IRC|q\(16))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[29]~625_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|entrada_alu_a[29]~627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[29]~627_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[29]~625_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~628_combout\);

-- Location: LCCOMB_X23_Y18_N8
\RISC_V|RISCV|Processor|entrada_alu_a[29]~631\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~631_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[29]~628_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[29]~630_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[29]~628_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[29]~623_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[29]~628_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[29]~623_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[29]~630_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[29]~628_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~631_combout\);

-- Location: LCCOMB_X26_Y12_N26
\RISC_V|RISCV|Processor|entrada_alu_a[29]~612\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~612_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][29]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][29]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][29]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~612_combout\);

-- Location: LCFF_X23_Y12_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][29]~regout\);

-- Location: LCCOMB_X23_Y12_N28
\RISC_V|RISCV|Processor|entrada_alu_a[29]~613\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~613_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[29]~612_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][29]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[29]~612_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][29]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|entrada_alu_a[29]~612_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[29]~612_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][29]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][29]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~613_combout\);

-- Location: LCFF_X25_Y14_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][29]~regout\);

-- Location: LCCOMB_X25_Y14_N8
\RISC_V|RISCV|Processor|entrada_alu_a[29]~617\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~617_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[29]~616_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][29]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(15))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[29]~616_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][29]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[29]~616_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][29]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][29]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~617_combout\);

-- Location: LCFF_X26_Y21_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][29]~regout\);

-- Location: LCCOMB_X25_Y21_N30
\RISC_V|RISCV|Processor|entrada_alu_a[29]~614\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~614_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][29]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][29]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][29]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~614_combout\);

-- Location: LCFF_X27_Y14_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[29]~119_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][29]~regout\);

-- Location: LCCOMB_X27_Y19_N10
\RISC_V|RISCV|Processor|entrada_alu_a[29]~615\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~615_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[29]~614_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][29]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[29]~614_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][29]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[29]~614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][29]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[29]~614_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][29]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~615_combout\);

-- Location: LCCOMB_X24_Y19_N6
\RISC_V|RISCV|Processor|entrada_alu_a[29]~618\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~618_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[29]~615_combout\) # (\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[29]~617_combout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[29]~617_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[29]~615_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~618_combout\);

-- Location: LCCOMB_X23_Y18_N10
\RISC_V|RISCV|Processor|entrada_alu_a[29]~621\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[29]~621_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[29]~618_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[29]~620_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[29]~618_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[29]~613_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[29]~618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[29]~620_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[29]~613_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[29]~618_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[29]~621_combout\);

-- Location: LCCOMB_X23_Y18_N30
\RISC_V|RISCV|Processor|entrada_alu_a[29]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(29) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[29]~632_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[29]~632_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[29]~631_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[29]~632_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[29]~621_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[29]~632_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[29]~631_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[29]~621_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(29));

-- Location: LCCOMB_X14_Y15_N6
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(29) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[29]~12_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(29) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[29]~12_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[29]~12_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(29),
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X14_Y15_N30
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:30:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:30:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_a\(30) $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|c_i_mas_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(30),
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:30:i_1|s_i~combout\);

-- Location: LCCOMB_X14_Y19_N6
\RISC_V|RISCV|Processor|entrada_alu_b[30]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[30]~7_combout\ = (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~9_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux33~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~19_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~9_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(24),
	datad => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[30]~7_combout\);

-- Location: LCCOMB_X15_Y13_N28
\RISC_V|RISCV|Processor|entrada_alu_b[30]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[30]~7_combout\) # ((\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[30]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[30]~8_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[30]~7_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\);

-- Location: LCCOMB_X10_Y15_N2
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~8_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\ & \RISC_V|RISCV|Processor|entrada_alu_a\(30))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(30)))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(30),
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~8_combout\);

-- Location: LCCOMB_X11_Y16_N24
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~7_combout\ = (!\RISC_V|RISCV|Processor|shamt[4]~4_combout\ & (!\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~38_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~17_combout\ & !\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~38_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~17_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~7_combout\);

-- Location: LCCOMB_X10_Y15_N14
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~10_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~9_combout\ & (!\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~8_combout\) # 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~7_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~9_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~8_combout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\) # 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~9_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~8_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~7_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~10_combout\);

-- Location: LCCOMB_X11_Y14_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~4_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~3_combout\) # ((\RISC_V|RISCV|Processor|shamt[4]~4_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~3_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~72_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~4_combout\);

-- Location: LCCOMB_X10_Y15_N22
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~5_combout\ = (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~4_combout\) # ((!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:30:i_1|s_i~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~4_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:30:i_1|s_i~combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~5_combout\);

-- Location: LCCOMB_X10_Y15_N0
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~11_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ & (!\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~5_combout\)))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~10_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~5_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~11_combout\);

-- Location: LCCOMB_X10_Y15_N10
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~12_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~11_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~6_combout\)) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~11_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:30:i_1|s_i~combout\))))) # (!\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~6_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:30:i_1|s_i~combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~11_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~12_combout\);

-- Location: LCCOMB_X10_Y15_N4
\RISC_V|RISCV|Processor|pc_in[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[30]~30_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (\RISC_V|RISCV|Processor|ALUR|q\(30))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (((\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(30),
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~12_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[30]~30_combout\);

-- Location: LCFF_X10_Y15_N5
\RISC_V|RISCV|Processor|PC|q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[30]~30_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(30));

-- Location: LCFF_X26_Y15_N23
\RISC_V|RISCV|Processor|PC_IRC|q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(30),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(30));

-- Location: LCCOMB_X26_Y15_N22
\RISC_V|RISCV|Processor|entrada_alu_a[30]~653\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~653_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(30) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (((\RISC_V|RISCV|Processor|PC_IRC|q\(30)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(30),
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(30),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~653_combout\);

-- Location: LCCOMB_X29_Y12_N14
\RISC_V|RISCV|Processor|entrada_alu_a[30]~635\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~635_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][30]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][30]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][30]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~635_combout\);

-- Location: LCCOMB_X29_Y12_N26
\RISC_V|RISCV|Processor|entrada_alu_a[30]~636\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~636_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[30]~635_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][30]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[30]~635_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][30]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[30]~635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][30]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[30]~635_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][30]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~636_combout\);

-- Location: LCCOMB_X26_Y15_N14
\RISC_V|RISCV|Processor|entrada_alu_a[30]~639\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~639_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18)) # (\RISC_V|RISCV|Processor|entrada_alu_a[30]~636_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[30]~638_combout\ & (!\RISC_V|RISCV|Processor|IRC|q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[30]~638_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[30]~636_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~639_combout\);

-- Location: LCCOMB_X27_Y16_N10
\RISC_V|RISCV|Processor|entrada_alu_a[30]~640\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~640_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][30]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][30]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][30]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~640_combout\);

-- Location: LCCOMB_X27_Y20_N14
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][30]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[30]~122_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][30]~feeder_combout\);

-- Location: LCFF_X27_Y20_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][30]~regout\);

-- Location: LCCOMB_X27_Y18_N28
\RISC_V|RISCV|Processor|entrada_alu_a[30]~641\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~641_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[30]~640_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][30]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[30]~640_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][30]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[30]~640_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][30]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[30]~640_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][30]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~641_combout\);

-- Location: LCCOMB_X26_Y15_N24
\RISC_V|RISCV|Processor|entrada_alu_a[30]~642\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~642_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[30]~639_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[30]~641_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[30]~639_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[30]~634_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[30]~639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[30]~634_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[30]~639_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[30]~641_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~642_combout\);

-- Location: LCCOMB_X24_Y17_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][30]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[30]~122_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][30]~feeder_combout\);

-- Location: LCFF_X24_Y17_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][30]~regout\);

-- Location: LCCOMB_X29_Y13_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][30]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[30]~122_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][30]~feeder_combout\);

-- Location: LCFF_X29_Y13_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][30]~regout\);

-- Location: LCCOMB_X29_Y13_N0
\RISC_V|RISCV|Processor|entrada_alu_a[30]~646\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~646_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[30]~645_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][30]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[30]~645_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][30]~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[30]~645_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][30]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][30]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~646_combout\);

-- Location: LCFF_X30_Y16_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][30]~regout\);

-- Location: LCCOMB_X30_Y16_N24
\RISC_V|RISCV|Processor|entrada_alu_a[30]~647\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~647_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][30]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][30]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][30]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~647_combout\);

-- Location: LCFF_X20_Y19_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][30]~regout\);

-- Location: LCCOMB_X29_Y14_N8
\RISC_V|RISCV|Processor|entrada_alu_a[30]~648\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~648_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[30]~647_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][30]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(17))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[30]~647_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][30]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][30]~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[30]~647_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][30]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~648_combout\);

-- Location: LCCOMB_X30_Y13_N30
\RISC_V|RISCV|Processor|entrada_alu_a[30]~649\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~649_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|IRC|q\(15))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[30]~646_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[30]~648_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[30]~646_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[30]~648_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~649_combout\);

-- Location: LCFF_X30_Y13_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][30]~regout\);

-- Location: LCFF_X30_Y16_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][30]~regout\);

-- Location: LCCOMB_X30_Y16_N22
\RISC_V|RISCV|Processor|entrada_alu_a[30]~643\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~643_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][30]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][30]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][30]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~643_combout\);

-- Location: LCCOMB_X30_Y13_N8
\RISC_V|RISCV|Processor|entrada_alu_a[30]~644\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~644_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[30]~643_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][30]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[30]~643_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][30]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[30]~643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][30]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][30]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[30]~643_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~644_combout\);

-- Location: LCCOMB_X24_Y13_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][30]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[30]~122_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][30]~feeder_combout\);

-- Location: LCFF_X24_Y13_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][30]~regout\);

-- Location: LCCOMB_X24_Y13_N6
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][30]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[30]~122_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][30]~feeder_combout\);

-- Location: LCFF_X24_Y13_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][30]~regout\);

-- Location: LCFF_X29_Y15_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][30]~regout\);

-- Location: LCFF_X29_Y15_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[30]~122_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][30]~regout\);

-- Location: LCCOMB_X29_Y15_N18
\RISC_V|RISCV|Processor|entrada_alu_a[30]~650\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~650_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][30]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][30]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][30]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~650_combout\);

-- Location: LCCOMB_X31_Y13_N28
\RISC_V|RISCV|Processor|entrada_alu_a[30]~651\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~651_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[30]~650_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][30]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[30]~650_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][30]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[30]~650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][30]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][30]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[30]~650_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~651_combout\);

-- Location: LCCOMB_X30_Y13_N12
\RISC_V|RISCV|Processor|entrada_alu_a[30]~652\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[30]~652_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[30]~649_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[30]~651_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[30]~649_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[30]~644_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|entrada_alu_a[30]~649_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[30]~649_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[30]~644_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[30]~651_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[30]~652_combout\);

-- Location: LCCOMB_X26_Y15_N16
\RISC_V|RISCV|Processor|entrada_alu_a[30]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(30) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[30]~653_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[30]~653_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[30]~652_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[30]~653_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[30]~642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[30]~653_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[30]~642_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[30]~652_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(30));

-- Location: LCCOMB_X15_Y13_N30
\RISC_V|RISCV|Processor|entrada_alu_b[21]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[21]~34_combout\)) # 
-- (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[21]~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[21]~34_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[21]~35_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\);

-- Location: LCCOMB_X20_Y17_N22
\RISC_V|RISCV|Processor|entrada_alu_b[8]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[8]~73_combout\ = (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~9_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~19_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[8]~73_combout\);

-- Location: LCCOMB_X20_Y17_N20
\RISC_V|RISCV|Processor|entrada_alu_b[8]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[8]~73_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_b[10]~69_combout\ & 
-- \RISC_V|RISCV|Processor|IRC|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[10]~69_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(28),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[8]~73_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\);

-- Location: LCCOMB_X19_Y17_N12
\RISC_V|RISCV|Processor|entrada_alu_b[5]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[5]~79_combout\ = (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux58~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~9_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~19_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[5]~79_combout\);

-- Location: LCCOMB_X19_Y15_N4
\RISC_V|RISCV|Processor|entrada_alu_b[5]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[5]~79_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_b[10]~69_combout\ & 
-- \RISC_V|RISCV|Processor|IRC|q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[10]~69_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(25),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[5]~79_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\);

-- Location: LCCOMB_X14_Y18_N0
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~1_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[0]~95_combout\ & !\RISC_V|RISCV|Processor|entrada_alu_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[0]~95_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(0),
	datad => VCC,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~1_cout\);

-- Location: LCCOMB_X14_Y18_N2
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~3_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[1]~94_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(1) & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~1_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[1]~94_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(1)) # (!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[1]~94_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(1),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~1_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~3_cout\);

-- Location: LCCOMB_X14_Y18_N4
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~5_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~3_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(2)))) 
-- # (!\RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(2) & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(2),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~3_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~5_cout\);

-- Location: LCCOMB_X14_Y18_N6
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~7_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(3) & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~5_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(3)) # (!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(3),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~5_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~7_cout\);

-- Location: LCCOMB_X14_Y18_N8
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~9_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~7_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(4)))) 
-- # (!\RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(4) & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(4),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~7_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~9_cout\);

-- Location: LCCOMB_X14_Y18_N10
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~11_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(5) & ((!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~9_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\))) 
-- # (!\RISC_V|RISCV|Processor|entrada_alu_a\(5) & (!\RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\ & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(5),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~9_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~11_cout\);

-- Location: LCCOMB_X14_Y18_N12
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~13_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(6) & (\RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\ & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~11_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(6) & ((\RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(6),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~11_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~13_cout\);

-- Location: LCCOMB_X14_Y18_N14
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~15_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(7) & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~13_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(7)) # (!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(7),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~13_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~15_cout\);

-- Location: LCCOMB_X14_Y18_N16
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~17_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(8) & (\RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\ & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~15_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(8) & ((\RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(8),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~15_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~17_cout\);

-- Location: LCCOMB_X14_Y18_N18
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~19_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(9) & ((!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~17_cout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(9) & (!\RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\ & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(9),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~17_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~19_cout\);

-- Location: LCCOMB_X14_Y18_N20
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~21_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(10) & (\RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\ & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~19_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(10) & ((\RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(10),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~19_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~21_cout\);

-- Location: LCCOMB_X14_Y18_N22
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~23_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(11) & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~21_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(11)) # (!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(11),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~21_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~23_cout\);

-- Location: LCCOMB_X14_Y18_N24
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~25_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(12) & (\RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\ & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~23_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(12) & ((\RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(12),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~23_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~25_cout\);

-- Location: LCCOMB_X14_Y18_N26
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~27_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(13) & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~25_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(13)) # (!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(13),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~25_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~27_cout\);

-- Location: LCCOMB_X14_Y18_N28
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~29_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~27_cout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(14)))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(14) & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(14),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~27_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~29_cout\);

-- Location: LCCOMB_X14_Y18_N30
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~31_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(15) & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~29_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(15)) # (!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(15),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~29_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~31_cout\);

-- Location: LCCOMB_X14_Y17_N0
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~33_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(16) & (\RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\ & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~31_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(16),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~31_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~33_cout\);

-- Location: LCCOMB_X14_Y17_N2
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~35_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(17) & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~33_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(17)) # (!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(17),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~33_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~35_cout\);

-- Location: LCCOMB_X14_Y17_N4
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~37_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~35_cout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(18)))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(18) & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(18),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~35_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~37_cout\);

-- Location: LCCOMB_X14_Y17_N6
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~39_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(19) & ((!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~37_cout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(19) & (!\RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\ & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(19),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~37_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~39_cout\);

-- Location: LCCOMB_X14_Y17_N8
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~41_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~39_cout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(20)))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(20) & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(20),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~39_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~41_cout\);

-- Location: LCCOMB_X14_Y17_N10
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~43_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(21) & ((!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~41_cout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(21) & (!\RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\ & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(21),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~41_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~43_cout\);

-- Location: LCCOMB_X14_Y17_N12
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~45_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~43_cout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(22)))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(22) & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(22),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~43_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~45_cout\);

-- Location: LCCOMB_X14_Y17_N14
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~47_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(23) & ((!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~45_cout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(23) & (!\RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\ & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(23),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~45_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~47_cout\);

-- Location: LCCOMB_X14_Y17_N16
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~49_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[24]~27_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~47_cout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(24)))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[24]~27_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(24) & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[24]~27_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(24),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~47_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~49_cout\);

-- Location: LCCOMB_X14_Y17_N18
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~51_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(25) & ((!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~49_cout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[25]~24_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(25) & (!\RISC_V|RISCV|Processor|entrada_alu_b[25]~24_combout\ & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(25),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[25]~24_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~49_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~51_cout\);

-- Location: LCCOMB_X14_Y17_N20
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~53_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(26) & (\RISC_V|RISCV|Processor|entrada_alu_b[26]~21_combout\ & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~51_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(26) & ((\RISC_V|RISCV|Processor|entrada_alu_b[26]~21_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(26),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[26]~21_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~51_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~53_cout\);

-- Location: LCCOMB_X14_Y17_N22
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~55_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[27]~18_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(27) & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~53_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[27]~18_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(27)) # (!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[27]~18_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(27),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~53_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~55_cout\);

-- Location: LCCOMB_X14_Y17_N24
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~57_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(28) & (\RISC_V|RISCV|Processor|entrada_alu_b[28]~15_combout\ & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~55_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(28) & ((\RISC_V|RISCV|Processor|entrada_alu_b[28]~15_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(28),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[28]~15_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~55_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~57_cout\);

-- Location: LCCOMB_X14_Y17_N26
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~59_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(29) & ((!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~57_cout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[29]~12_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(29) & (!\RISC_V|RISCV|Processor|entrada_alu_b[29]~12_combout\ & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(29),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[29]~12_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~57_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~59_cout\);

-- Location: LCCOMB_X14_Y17_N28
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~61_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~59_cout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(30)))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(30) & !\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(30),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~59_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~61_cout\);

-- Location: LCCOMB_X14_Y17_N30
\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~62_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[31]~93_combout\ & (\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~61_cout\ & \RISC_V|RISCV|Processor|entrada_alu_a\(31))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[31]~93_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~61_cout\) # (\RISC_V|RISCV|Processor|entrada_alu_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[31]~93_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	cin => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~61_cout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~62_combout\);

-- Location: LCCOMB_X25_Y19_N30
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][31]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[31]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][31]~feeder_combout\);

-- Location: LCFF_X25_Y19_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][31]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][31]~regout\);

-- Location: LCCOMB_X25_Y19_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][31]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[31]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][31]~feeder_combout\);

-- Location: LCFF_X25_Y19_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][31]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][31]~regout\);

-- Location: LCCOMB_X24_Y21_N22
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][31]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[31]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][31]~feeder_combout\);

-- Location: LCFF_X24_Y21_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][31]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][31]~regout\);

-- Location: LCCOMB_X26_Y19_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][31]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][31]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][31]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~2_combout\);

-- Location: LCCOMB_X25_Y19_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][31]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][31]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][31]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][31]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~3_combout\);

-- Location: LCCOMB_X25_Y19_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~3_combout\) # (\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~5_combout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~5_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~3_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~6_combout\);

-- Location: LCCOMB_X19_Y21_N14
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][31]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[31]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][31]~feeder_combout\);

-- Location: LCFF_X19_Y21_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][31]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][31]~regout\);

-- Location: LCCOMB_X19_Y21_N22
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][31]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[31]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][31]~feeder_combout\);

-- Location: LCFF_X19_Y21_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][31]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][31]~regout\);

-- Location: LCCOMB_X19_Y21_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][31]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][31]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][31]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~0_combout\);

-- Location: LCFF_X18_Y18_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][31]~regout\);

-- Location: LCFF_X18_Y18_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][31]~regout\);

-- Location: LCCOMB_X18_Y18_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][31]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][31]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~0_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][31]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][31]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~1_combout\);

-- Location: LCFF_X26_Y18_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][31]~regout\);

-- Location: LCFF_X27_Y18_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][31]~regout\);

-- Location: LCCOMB_X26_Y18_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|IRC|q\(23))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][31]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][31]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][31]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~7_combout\);

-- Location: LCFF_X26_Y18_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][31]~regout\);

-- Location: LCCOMB_X26_Y18_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][31]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][31]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~7_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][31]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][31]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~8_combout\);

-- Location: LCCOMB_X24_Y18_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~8_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~1_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~6_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~1_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~8_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~9_combout\);

-- Location: LCCOMB_X15_Y19_N26
\RISC_V|RISCV|Processor|entrada_alu_b[31]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[31]~92_combout\ = (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~9_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~19_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~9_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(24),
	datad => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[31]~92_combout\);

-- Location: LCCOMB_X14_Y19_N26
\RISC_V|RISCV|Processor|entrada_alu_b[31]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[31]~93_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[31]~92_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(31) & 
-- \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(31),
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[31]~92_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[31]~93_combout\);

-- Location: LCCOMB_X12_Y18_N0
\RISC_V|RISCV|Processor|ALU_C|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~1_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[0]~95_combout\ & !\RISC_V|RISCV|Processor|entrada_alu_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[0]~95_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(0),
	datad => VCC,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~1_cout\);

-- Location: LCCOMB_X12_Y18_N2
\RISC_V|RISCV|Processor|ALU_C|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~3_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[1]~94_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(1) & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~1_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[1]~94_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(1)) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[1]~94_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(1),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~1_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~3_cout\);

-- Location: LCCOMB_X12_Y18_N4
\RISC_V|RISCV|Processor|ALU_C|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~5_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(2) & (\RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~3_cout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(2) & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(2),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~3_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~5_cout\);

-- Location: LCCOMB_X12_Y18_N6
\RISC_V|RISCV|Processor|ALU_C|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~7_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(3) & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~5_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(3)) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(3),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~5_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~7_cout\);

-- Location: LCCOMB_X12_Y18_N8
\RISC_V|RISCV|Processor|ALU_C|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~9_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan0~7_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(4)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(4) & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(4),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~7_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~9_cout\);

-- Location: LCCOMB_X12_Y18_N10
\RISC_V|RISCV|Processor|ALU_C|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~11_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(5) & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan0~9_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(5) & (!\RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(5),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~9_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~11_cout\);

-- Location: LCCOMB_X12_Y18_N12
\RISC_V|RISCV|Processor|ALU_C|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~13_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(6) & (\RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~11_cout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(6) 
-- & ((\RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(6),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~11_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~13_cout\);

-- Location: LCCOMB_X12_Y18_N14
\RISC_V|RISCV|Processor|ALU_C|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~15_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(7) & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~13_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(7)) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(7),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~13_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~15_cout\);

-- Location: LCCOMB_X12_Y18_N16
\RISC_V|RISCV|Processor|ALU_C|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~17_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(8) & (\RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~15_cout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(8) 
-- & ((\RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan0~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(8),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~15_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~17_cout\);

-- Location: LCCOMB_X12_Y18_N18
\RISC_V|RISCV|Processor|ALU_C|LessThan0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~19_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(9) & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan0~17_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(9) & (!\RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(9),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~17_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~19_cout\);

-- Location: LCCOMB_X12_Y18_N20
\RISC_V|RISCV|Processor|ALU_C|LessThan0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~21_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan0~19_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(10)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(10) & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(10),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~19_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~21_cout\);

-- Location: LCCOMB_X12_Y18_N22
\RISC_V|RISCV|Processor|ALU_C|LessThan0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~23_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(11) & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan0~21_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(11) & (!\RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(11),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~21_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~23_cout\);

-- Location: LCCOMB_X12_Y18_N24
\RISC_V|RISCV|Processor|ALU_C|LessThan0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~25_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(12) & (\RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~23_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(12) & ((\RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(12),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~23_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~25_cout\);

-- Location: LCCOMB_X12_Y18_N26
\RISC_V|RISCV|Processor|ALU_C|LessThan0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~27_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(13) & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~25_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(13)) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(13),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~25_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~27_cout\);

-- Location: LCCOMB_X12_Y18_N28
\RISC_V|RISCV|Processor|ALU_C|LessThan0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~29_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(14) & (\RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~27_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(14) & ((\RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(14),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~27_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~29_cout\);

-- Location: LCCOMB_X12_Y18_N30
\RISC_V|RISCV|Processor|ALU_C|LessThan0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~31_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(15) & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~29_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(15)) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(15),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~29_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~31_cout\);

-- Location: LCCOMB_X12_Y17_N0
\RISC_V|RISCV|Processor|ALU_C|LessThan0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~33_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan0~31_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(16)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(16) & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(16),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~31_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~33_cout\);

-- Location: LCCOMB_X12_Y17_N2
\RISC_V|RISCV|Processor|ALU_C|LessThan0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~35_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(17) & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan0~33_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(17) & (!\RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~33_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~35_cout\);

-- Location: LCCOMB_X12_Y17_N4
\RISC_V|RISCV|Processor|ALU_C|LessThan0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~37_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan0~35_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(18)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(18) & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(18),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~35_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~37_cout\);

-- Location: LCCOMB_X12_Y17_N6
\RISC_V|RISCV|Processor|ALU_C|LessThan0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~39_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(19) & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~37_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(19)) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan0~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(19),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~37_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~39_cout\);

-- Location: LCCOMB_X12_Y17_N8
\RISC_V|RISCV|Processor|ALU_C|LessThan0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~41_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan0~39_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(20)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(20) & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(20),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~39_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~41_cout\);

-- Location: LCCOMB_X12_Y17_N10
\RISC_V|RISCV|Processor|ALU_C|LessThan0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~43_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(21) & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan0~41_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(21) & (!\RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(21),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~41_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~43_cout\);

-- Location: LCCOMB_X12_Y17_N12
\RISC_V|RISCV|Processor|ALU_C|LessThan0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~45_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(22) & (\RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~43_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(22) & ((\RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan0~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(22),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~43_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~45_cout\);

-- Location: LCCOMB_X12_Y17_N14
\RISC_V|RISCV|Processor|ALU_C|LessThan0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~47_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(23) & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan0~45_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(23) & (!\RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(23),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~45_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~47_cout\);

-- Location: LCCOMB_X12_Y17_N16
\RISC_V|RISCV|Processor|ALU_C|LessThan0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~49_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[24]~27_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan0~47_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(24)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[24]~27_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(24) & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[24]~27_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(24),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~47_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~49_cout\);

-- Location: LCCOMB_X12_Y17_N18
\RISC_V|RISCV|Processor|ALU_C|LessThan0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~51_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[25]~24_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(25) & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~49_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[25]~24_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(25)) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan0~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[25]~24_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(25),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~49_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~51_cout\);

-- Location: LCCOMB_X12_Y17_N20
\RISC_V|RISCV|Processor|ALU_C|LessThan0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~53_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[26]~21_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan0~51_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(26)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[26]~21_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(26) & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[26]~21_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(26),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~51_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~53_cout\);

-- Location: LCCOMB_X12_Y17_N22
\RISC_V|RISCV|Processor|ALU_C|LessThan0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~55_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(27) & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan0~53_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_b[27]~18_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(27) & (!\RISC_V|RISCV|Processor|entrada_alu_b[27]~18_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(27),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[27]~18_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~53_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~55_cout\);

-- Location: LCCOMB_X12_Y17_N24
\RISC_V|RISCV|Processor|ALU_C|LessThan0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~57_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(28) & (\RISC_V|RISCV|Processor|entrada_alu_b[28]~15_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~55_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(28) & ((\RISC_V|RISCV|Processor|entrada_alu_b[28]~15_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan0~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(28),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[28]~15_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~55_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~57_cout\);

-- Location: LCCOMB_X12_Y17_N26
\RISC_V|RISCV|Processor|ALU_C|LessThan0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~59_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(29) & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan0~57_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_b[29]~12_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(29) & (!\RISC_V|RISCV|Processor|entrada_alu_b[29]~12_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(29),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[29]~12_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~57_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~59_cout\);

-- Location: LCCOMB_X12_Y17_N28
\RISC_V|RISCV|Processor|ALU_C|LessThan0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~61_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan0~59_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(30)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(30) & !\RISC_V|RISCV|Processor|ALU_C|LessThan0~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(30),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~59_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~61_cout\);

-- Location: LCCOMB_X12_Y17_N30
\RISC_V|RISCV|Processor|ALU_C|LessThan0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan0~62_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(31) & (\RISC_V|RISCV|Processor|ALU_C|LessThan0~61_cout\ & \RISC_V|RISCV|Processor|entrada_alu_b[31]~93_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(31) 
-- & ((\RISC_V|RISCV|Processor|ALU_C|LessThan0~61_cout\) # (\RISC_V|RISCV|Processor|entrada_alu_b[31]~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[31]~93_combout\,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan0~61_cout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|LessThan0~62_combout\);

-- Location: LCCOMB_X15_Y17_N4
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~0_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ & (\RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~62_combout\)) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|LessThan0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~62_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|LessThan0~62_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~0_combout\);

-- Location: LCCOMB_X15_Y17_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~1_combout\ = (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(0) $ (((\RISC_V|RISCV|Processor|entrada_alu_b[0]~87_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[0]~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[0]~87_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[0]~89_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(0),
	datad => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~1_combout\);

-- Location: LCCOMB_X15_Y17_N2
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~3_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~0_combout\) # ((!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~2_combout\) # 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~3_combout\);

-- Location: LCCOMB_X10_Y14_N16
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~27_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~21_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~26_combout\ & 
-- \RISC_V|RISCV|Processor|shamt[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~26_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~21_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~27_combout\);

-- Location: LCCOMB_X10_Y16_N4
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~4_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(3)))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(2),
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(3),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~4_combout\);

-- Location: LCCOMB_X10_Y16_N22
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~28_combout\ = (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(1)))) # 
-- (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(0),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(1),
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~28_combout\);

-- Location: LCCOMB_X10_Y16_N0
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~29_combout\ = (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~28_combout\) # ((\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~28_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~29_combout\);

-- Location: LCCOMB_X10_Y12_N24
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~22_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(10))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(10),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(8),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~22_combout\);

-- Location: LCCOMB_X10_Y12_N26
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~31_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~30_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~30_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~22_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~31_combout\);

-- Location: LCCOMB_X10_Y14_N22
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~32_combout\ = (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~29_combout\) # ((\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~29_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~31_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~32_combout\);

-- Location: LCCOMB_X10_Y14_N2
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~38_combout\ = (\RISC_V|RISCV|Processor|shamt[4]~4_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~27_combout\)))) # (!\RISC_V|RISCV|Processor|shamt[4]~4_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~37_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~37_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~27_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~32_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~38_combout\);

-- Location: LCCOMB_X15_Y17_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|signal_and[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|signal_and\(0) = (\RISC_V|RISCV|Processor|entrada_alu_a\(0) & ((\RISC_V|RISCV|Processor|entrada_alu_b[0]~87_combout\) # (\RISC_V|RISCV|Processor|entrada_alu_b[0]~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(0),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[0]~87_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[0]~89_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|signal_and\(0));

-- Location: LCCOMB_X15_Y17_N16
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~5_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|signal_and\(0))) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~38_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|signal_and\(0),
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~5_combout\);

-- Location: LCCOMB_X15_Y17_N14
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~6_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~5_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_b[0]~95_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~5_combout\) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(0)))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[0]~95_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[0]~95_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(0),
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~5_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~6_combout\);

-- Location: LCCOMB_X15_Y17_N6
\RISC_V|RISCV|Processor|ALU_C|Equal0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Equal0~11_combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(0) $ (((\RISC_V|RISCV|Processor|entrada_alu_b[0]~89_combout\) # (\RISC_V|RISCV|Processor|entrada_alu_b[0]~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[0]~89_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[0]~87_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(0),
	combout => \RISC_V|RISCV|Processor|ALU_C|Equal0~11_combout\);

-- Location: LCCOMB_X15_Y17_N12
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~4_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Equal0~11_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- ((\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~38_combout\)) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Equal0~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~38_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Equal0~11_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~4_combout\);

-- Location: LCCOMB_X15_Y17_N20
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~7_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ & (\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\)) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ & 
-- ((\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~4_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~6_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~7_combout\);

-- Location: LCCOMB_X15_Y17_N28
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~8_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~7_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Equal0~11_combout\))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~7_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~3_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~7_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Equal0~11_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~8_combout\);

-- Location: LCFF_X15_Y17_N29
\RISC_V|RISCV|Processor|ALUR|q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(0));

-- Location: LCCOMB_X16_Y19_N16
\RISC_V|RAM_c|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|Mux4~2_combout\ = (\RISC_V|RAM_c|Mux4~0_combout\) # ((\RISC_V|RAM_c|Mux4~1_combout\ & \RISC_V|RISCV|Processor|ALUR|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|Mux4~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(0),
	datad => \RISC_V|RAM_c|Mux4~0_combout\,
	combout => \RISC_V|RAM_c|Mux4~2_combout\);

-- Location: LCCOMB_X16_Y19_N10
\RISC_V|RAM_c|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|Mux12~0_combout\ = (!\RISC_V|RISCV|MaquinaEstados|l_u~0_combout\ & ((\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & ((\RISC_V|RAM_c|Mux4~1_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & 
-- (\RISC_V|RAM_c|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|l_u~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	datac => \RISC_V|RAM_c|Mux4~2_combout\,
	datad => \RISC_V|RAM_c|Mux4~1_combout\,
	combout => \RISC_V|RAM_c|Mux12~0_combout\);

-- Location: LCCOMB_X11_Y15_N22
\RISC_V|RISCV|Processor|d_in[27]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[27]~111_combout\ = (\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (((\RISC_V|RISCV|Processor|d_in[1]~15_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & ((\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- ((\RISC_V|RAM_c|Mux12~0_combout\))) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & (\RISC_V|RISCV|Processor|ALUR|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(27),
	datab => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datac => \RISC_V|RAM_c|Mux12~0_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[27]~111_combout\);

-- Location: LCCOMB_X11_Y15_N24
\RISC_V|RISCV|Processor|d_in[27]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[27]~112_combout\ = (\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & ((\RISC_V|RISCV|Processor|d_in[27]~111_combout\ & ((\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a3\))) # (!\RISC_V|RISCV|Processor|d_in[27]~111_combout\ 
-- & (\RISC_V|RISCV|Processor|PC|q\(27))))) # (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (((\RISC_V|RISCV|Processor|d_in[27]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(27),
	datab => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datac => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a3\,
	datad => \RISC_V|RISCV|Processor|d_in[27]~111_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[27]~112_combout\);

-- Location: LCCOMB_X25_Y15_N8
\RISC_V|RISCV|Processor|d_in[27]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[27]~113_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[27]~17_combout\ & ((\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\) # ((\RISC_V|RISCV|Processor|d_in[27]~112_combout\ & 
-- \RISC_V|RISCV|Processor|d_in[30]~76_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[27]~17_combout\ & (\RISC_V|RISCV|Processor|d_in[27]~112_combout\ & ((\RISC_V|RISCV|Processor|d_in[30]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[27]~17_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[27]~112_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datad => \RISC_V|RISCV|Processor|d_in[30]~76_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[27]~113_combout\);

-- Location: LCFF_X29_Y15_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[27]~113_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][27]~regout\);

-- Location: LCCOMB_X32_Y17_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][27]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][27]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][27]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][27]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~10_combout\);

-- Location: LCCOMB_X29_Y15_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][27]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][27]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][27]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][27]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~11_combout\);

-- Location: LCCOMB_X31_Y15_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][27]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][27]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][27]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~17_combout\);

-- Location: LCCOMB_X30_Y15_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][27]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][27]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][27]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][27]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~17_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~18_combout\);

-- Location: LCCOMB_X27_Y15_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~19_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~16_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~18_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(20)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~16_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~16_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~11_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~19_combout\);

-- Location: LCCOMB_X23_Y11_N16
\RISC_V|RAM_c|din_3[3]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[3]~54_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(13) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~19_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & ((\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~19_combout\)) # (!\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(13),
	datab => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~19_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~19_combout\,
	combout => \RISC_V|RAM_c|din_3[3]~54_combout\);

-- Location: LCCOMB_X23_Y13_N6
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][3]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[3]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][3]~feeder_combout\);

-- Location: LCFF_X23_Y13_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][3]~regout\);

-- Location: LCCOMB_X23_Y18_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][3]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][3]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][3]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~10_combout\);

-- Location: LCCOMB_X22_Y18_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][3]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][3]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][3]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][3]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~11_combout\);

-- Location: LCCOMB_X18_Y16_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][3]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[3]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][3]~feeder_combout\);

-- Location: LCFF_X18_Y16_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][3]~regout\);

-- Location: LCCOMB_X22_Y18_N6
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][3]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[3]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][3]~feeder_combout\);

-- Location: LCFF_X22_Y18_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][3]~regout\);

-- Location: LCCOMB_X21_Y13_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][3]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][3]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][3]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~17_combout\);

-- Location: LCCOMB_X21_Y13_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][3]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][3]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][3]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][3]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~17_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~18_combout\);

-- Location: LCCOMB_X22_Y19_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][3]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[3]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][3]~feeder_combout\);

-- Location: LCFF_X22_Y19_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][3]~regout\);

-- Location: LCCOMB_X21_Y18_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|IRC|q\(21))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][3]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][3]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][3]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~12_combout\);

-- Location: LCCOMB_X21_Y18_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][3]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][3]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][3]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][3]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~13_combout\);

-- Location: LCFF_X21_Y19_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][3]~regout\);

-- Location: LCCOMB_X20_Y17_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][3]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][3]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][3]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~14_combout\);

-- Location: LCCOMB_X21_Y19_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][3]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][3]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][3]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][3]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~14_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~15_combout\);

-- Location: LCCOMB_X18_Y15_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|IRC|q\(23))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~13_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~13_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~15_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~16_combout\);

-- Location: LCCOMB_X18_Y15_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~18_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~11_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~11_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~18_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~16_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~19_combout\);

-- Location: LCCOMB_X23_Y13_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][3]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[3]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][3]~feeder_combout\);

-- Location: LCFF_X23_Y13_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][3]~regout\);

-- Location: LCCOMB_X19_Y13_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~8_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~7_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][3]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(20)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~7_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~7_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][3]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][3]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~8_combout\);

-- Location: LCCOMB_X18_Y15_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][3]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[3]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][3]~feeder_combout\);

-- Location: LCFF_X18_Y15_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][3]~regout\);

-- Location: LCCOMB_X18_Y13_N16
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][3]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[3]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][3]~feeder_combout\);

-- Location: LCFF_X18_Y13_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][3]~regout\);

-- Location: LCFF_X18_Y12_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][3]~regout\);

-- Location: LCCOMB_X18_Y15_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][3]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][3]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][3]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][3]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~0_combout\);

-- Location: LCCOMB_X18_Y13_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][3]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][3]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][3]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][3]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~0_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~1_combout\);

-- Location: LCFF_X19_Y14_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][3]~regout\);

-- Location: LCCOMB_X19_Y14_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][3]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][3]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][3]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~4_combout\);

-- Location: LCCOMB_X18_Y13_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][3]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[3]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][3]~feeder_combout\);

-- Location: LCFF_X18_Y13_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][3]~regout\);

-- Location: LCCOMB_X19_Y14_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][3]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][3]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][3]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~4_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][3]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~5_combout\);

-- Location: LCFF_X23_Y15_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][3]~regout\);

-- Location: LCFF_X23_Y15_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[3]~28_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][3]~regout\);

-- Location: LCCOMB_X23_Y15_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][3]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][3]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][3]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][3]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~2_combout\);

-- Location: LCCOMB_X19_Y12_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][3]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][3]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][3]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][3]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~3_combout\);

-- Location: LCCOMB_X18_Y15_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21)) # (\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~3_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~5_combout\ & (!\RISC_V|RISCV|Processor|IRC|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~5_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~3_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~6_combout\);

-- Location: LCCOMB_X18_Y15_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~8_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~1_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~8_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~1_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~6_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~9_combout\);

-- Location: LCCOMB_X18_Y15_N16
\RISC_V|RAM_c|din_3[3]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[3]~38_combout\ = (\RISC_V|RAM_c|Equal0~0_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(24))))) # (!\RISC_V|RAM_c|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~9_combout\))) 
-- # (!\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|Equal0~0_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~19_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(24),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~9_combout\,
	combout => \RISC_V|RAM_c|din_3[3]~38_combout\);

-- Location: LCCOMB_X26_Y16_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][27]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][27]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][27]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~7_combout\);

-- Location: LCCOMB_X26_Y18_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~8_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~7_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][27]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(20))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][27]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][27]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~7_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][27]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~8_combout\);

-- Location: LCCOMB_X25_Y14_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23)) # (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][27]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][27]~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][27]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][27]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~0_combout\);

-- Location: LCCOMB_X26_Y17_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][27]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][27]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][27]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~0_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][27]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~1_combout\);

-- Location: LCCOMB_X26_Y17_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~9_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~6_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~8_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~6_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~6_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~8_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~1_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~9_combout\);

-- Location: LCCOMB_X16_Y12_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][11]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[11]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][11]~feeder_combout\);

-- Location: LCFF_X16_Y12_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][11]~regout\);

-- Location: LCFF_X18_Y12_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][11]~regout\);

-- Location: LCFF_X25_Y14_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][11]~regout\);

-- Location: LCCOMB_X18_Y12_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][11]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][11]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][11]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~0_combout\);

-- Location: LCCOMB_X16_Y12_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][11]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][11]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][11]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][11]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~0_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~1_combout\);

-- Location: LCFF_X19_Y13_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][11]~regout\);

-- Location: LCCOMB_X25_Y13_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][11]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][11]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][11]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][11]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~7_combout\);

-- Location: LCCOMB_X25_Y13_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][11]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][11]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][11]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][11]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~7_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~8_combout\);

-- Location: LCCOMB_X23_Y11_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~9_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~6_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~8_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~6_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~6_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~1_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~8_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~9_combout\);

-- Location: LCCOMB_X23_Y11_N26
\RISC_V|RAM_c|din_3[3]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[3]~55_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(13) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~9_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & ((\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~9_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux36~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(13),
	datab => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~9_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~9_combout\,
	combout => \RISC_V|RAM_c|din_3[3]~55_combout\);

-- Location: LCCOMB_X18_Y15_N26
\RISC_V|RAM_c|din_3[3]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[3]~39_combout\ = (\RISC_V|RAM_c|Equal0~0_combout\ & ((\RISC_V|RAM_c|din_3[3]~38_combout\ & ((\RISC_V|RAM_c|din_3[3]~55_combout\))) # (!\RISC_V|RAM_c|din_3[3]~38_combout\ & (\RISC_V|RAM_c|din_3[3]~54_combout\)))) # 
-- (!\RISC_V|RAM_c|Equal0~0_combout\ & (((\RISC_V|RAM_c|din_3[3]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|Equal0~0_combout\,
	datab => \RISC_V|RAM_c|din_3[3]~54_combout\,
	datac => \RISC_V|RAM_c|din_3[3]~38_combout\,
	datad => \RISC_V|RAM_c|din_3[3]~55_combout\,
	combout => \RISC_V|RAM_c|din_3[3]~39_combout\);

-- Location: LCCOMB_X15_Y19_N4
\RISC_V|RAM_c|din_3[7]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[7]~32_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~9_combout\) # ((\RISC_V|RAM_c|Equal0~0_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux56~19_combout\ & !\RISC_V|RAM_c|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(24),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~9_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~19_combout\,
	datad => \RISC_V|RAM_c|Equal0~0_combout\,
	combout => \RISC_V|RAM_c|din_3[7]~32_combout\);

-- Location: LCCOMB_X15_Y19_N16
\RISC_V|RAM_c|din_3[7]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[7]~48_combout\ = (\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(13) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~19_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~19_combout\))))) # (!\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~19_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(13),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~19_combout\,
	combout => \RISC_V|RAM_c|din_3[7]~48_combout\);

-- Location: LCCOMB_X15_Y19_N18
\RISC_V|RAM_c|din_3[7]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[7]~49_combout\ = (\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(13) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~9_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux48~9_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux32~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~9_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(13),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~9_combout\,
	combout => \RISC_V|RAM_c|din_3[7]~49_combout\);

-- Location: LCCOMB_X15_Y19_N6
\RISC_V|RAM_c|din_3[7]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[7]~33_combout\ = (\RISC_V|RAM_c|Equal0~0_combout\ & ((\RISC_V|RAM_c|din_3[7]~32_combout\ & ((\RISC_V|RAM_c|din_3[7]~49_combout\))) # (!\RISC_V|RAM_c|din_3[7]~32_combout\ & (\RISC_V|RAM_c|din_3[7]~48_combout\)))) # 
-- (!\RISC_V|RAM_c|Equal0~0_combout\ & (\RISC_V|RAM_c|din_3[7]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|Equal0~0_combout\,
	datab => \RISC_V|RAM_c|din_3[7]~32_combout\,
	datac => \RISC_V|RAM_c|din_3[7]~48_combout\,
	datad => \RISC_V|RAM_c|din_3[7]~49_combout\,
	combout => \RISC_V|RAM_c|din_3[7]~33_combout\);

-- Location: LCCOMB_X12_Y15_N12
\RISC_V|RISCV|Processor|d_in[25]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[25]~105_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & (((\RISC_V|RISCV|Processor|d_in[29]~77_combout\) # (\RISC_V|RAM_c|Mux12~0_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- (\RISC_V|RISCV|Processor|ALUR|q\(25) & (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(25),
	datac => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datad => \RISC_V|RAM_c|Mux12~0_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[25]~105_combout\);

-- Location: LCCOMB_X12_Y15_N10
\RISC_V|RISCV|Processor|d_in[25]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[25]~106_combout\ = (\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & ((\RISC_V|RISCV|Processor|d_in[25]~105_combout\ & ((\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a1\))) # (!\RISC_V|RISCV|Processor|d_in[25]~105_combout\ 
-- & (\RISC_V|RISCV|Processor|PC|q\(25))))) # (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (((\RISC_V|RISCV|Processor|d_in[25]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(25),
	datab => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datac => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a1\,
	datad => \RISC_V|RISCV|Processor|d_in[25]~105_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[25]~106_combout\);

-- Location: LCCOMB_X25_Y15_N12
\RISC_V|RISCV|Processor|d_in[25]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[25]~107_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[25]~23_combout\) # ((\RISC_V|RISCV|Processor|d_in[25]~106_combout\ & 
-- \RISC_V|RISCV|Processor|d_in[30]~76_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & (((\RISC_V|RISCV|Processor|d_in[25]~106_combout\ & \RISC_V|RISCV|Processor|d_in[30]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[25]~23_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[25]~106_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[30]~76_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[25]~107_combout\);

-- Location: LCFF_X27_Y20_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][25]~regout\);

-- Location: LCFF_X29_Y20_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][25]~regout\);

-- Location: LCCOMB_X27_Y20_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][25]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][25]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][25]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~2_combout\);

-- Location: LCFF_X27_Y20_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][25]~regout\);

-- Location: LCCOMB_X26_Y20_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][25]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][25]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][25]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~2_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][25]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~3_combout\);

-- Location: LCFF_X25_Y21_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][25]~regout\);

-- Location: LCFF_X25_Y14_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][25]~regout\);

-- Location: LCCOMB_X25_Y14_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][25]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][25]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][25]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~4_combout\);

-- Location: LCCOMB_X25_Y21_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][25]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][25]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][25]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][25]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~4_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~5_combout\);

-- Location: LCCOMB_X25_Y20_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~3_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~3_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~5_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~6_combout\);

-- Location: LCFF_X25_Y16_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][25]~regout\);

-- Location: LCCOMB_X26_Y19_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][25]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][25]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][25]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~7_combout\);

-- Location: LCCOMB_X26_Y19_N26
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][25]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[25]~107_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][25]~feeder_combout\);

-- Location: LCFF_X26_Y19_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][25]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][25]~regout\);

-- Location: LCCOMB_X25_Y22_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][25]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][25]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][25]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~7_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][25]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~8_combout\);

-- Location: LCFF_X26_Y21_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][25]~regout\);

-- Location: LCCOMB_X26_Y16_N28
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][25]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[25]~107_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][25]~feeder_combout\);

-- Location: LCFF_X26_Y16_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][25]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][25]~regout\);

-- Location: LCCOMB_X26_Y16_N2
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][25]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[25]~107_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][25]~feeder_combout\);

-- Location: LCFF_X26_Y16_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][25]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][25]~regout\);

-- Location: LCCOMB_X26_Y16_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23)) # (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][25]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][25]~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][25]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][25]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~0_combout\);

-- Location: LCCOMB_X26_Y13_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~1_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][25]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(23))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~0_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][25]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][25]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][25]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~0_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~1_combout\);

-- Location: LCCOMB_X21_Y13_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~8_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~1_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~6_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~8_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~1_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~9_combout\);

-- Location: LCCOMB_X18_Y14_N16
\RISC_V|RAM_c|din_3[1]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[1]~51_combout\ = (\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(13) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~9_combout\))))) # (!\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~9_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~9_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(13),
	combout => \RISC_V|RAM_c|din_3[1]~51_combout\);

-- Location: LCFF_X31_Y14_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][25]~regout\);

-- Location: LCCOMB_X31_Y14_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][25]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][25]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][25]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~17_combout\);

-- Location: LCCOMB_X29_Y14_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~18_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~17_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][25]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(22))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][25]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][25]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][25]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~17_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~18_combout\);

-- Location: LCCOMB_X18_Y19_N22
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][25]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[25]~107_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][25]~feeder_combout\);

-- Location: LCFF_X18_Y19_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][25]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][25]~regout\);

-- Location: LCFF_X31_Y17_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][25]~regout\);

-- Location: LCCOMB_X32_Y17_N28
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][25]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[25]~107_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][25]~feeder_combout\);

-- Location: LCFF_X32_Y17_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][25]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][25]~regout\);

-- Location: LCCOMB_X31_Y17_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|IRC|q\(22))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][25]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][25]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][25]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~10_combout\);

-- Location: LCCOMB_X18_Y19_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][25]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][25]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][25]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][25]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~11_combout\);

-- Location: LCCOMB_X31_Y15_N2
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][25]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[25]~107_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][25]~feeder_combout\);

-- Location: LCFF_X31_Y15_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][25]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][25]~regout\);

-- Location: LCCOMB_X31_Y15_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~15_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~14_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][25]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(22))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][25]~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~14_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][25]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][25]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~15_combout\);

-- Location: LCFF_X31_Y20_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[25]~107_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][25]~regout\);

-- Location: LCCOMB_X31_Y20_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~13_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~12_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][25]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(22)))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~12_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~12_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][25]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][25]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~13_combout\);

-- Location: LCCOMB_X25_Y18_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|IRC|q\(23))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~13_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~15_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~13_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~16_combout\);

-- Location: LCCOMB_X18_Y14_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~18_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~11_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~18_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~11_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~16_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~19_combout\);

-- Location: LCCOMB_X18_Y14_N18
\RISC_V|RAM_c|din_3[1]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[1]~50_combout\ = (\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(13) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~19_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(13) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux54~19_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux38~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~19_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~19_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(13),
	combout => \RISC_V|RAM_c|din_3[1]~50_combout\);

-- Location: LCCOMB_X18_Y14_N10
\RISC_V|RAM_c|din_3[1]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_3[1]~35_combout\ = (\RISC_V|RAM_c|din_3[1]~34_combout\ & (((\RISC_V|RAM_c|din_3[1]~51_combout\)) # (!\RISC_V|RAM_c|Equal0~0_combout\))) # (!\RISC_V|RAM_c|din_3[1]~34_combout\ & (\RISC_V|RAM_c|Equal0~0_combout\ & 
-- ((\RISC_V|RAM_c|din_3[1]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|din_3[1]~34_combout\,
	datab => \RISC_V|RAM_c|Equal0~0_combout\,
	datac => \RISC_V|RAM_c|din_3[1]~51_combout\,
	datad => \RISC_V|RAM_c|din_3[1]~50_combout\,
	combout => \RISC_V|RAM_c|din_3[1]~35_combout\);

-- Location: LCCOMB_X16_Y19_N30
\RISC_V|RAM_c|half_out[11]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|half_out[11]~2_combout\ = (\RISC_V|RISCV|Processor|ALUR|q\(1) & (\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a3\)) # (!\RISC_V|RISCV|Processor|ALUR|q\(1) & ((\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a3\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(1),
	datad => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a3\,
	combout => \RISC_V|RAM_c|half_out[11]~2_combout\);

-- Location: LCCOMB_X16_Y19_N2
\RISC_V|RISCV|Processor|d_in[11]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[11]~61_combout\ = (\RISC_V|RISCV|Processor|d_in[12]~51_combout\ & ((\RISC_V|RISCV|Processor|ALUR|q\(11)) # ((!\RISC_V|RISCV|Processor|d_in[12]~50_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[12]~51_combout\ & 
-- (((\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a3\ & \RISC_V|RISCV|Processor|d_in[12]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(11),
	datab => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a3\,
	datac => \RISC_V|RISCV|Processor|d_in[12]~51_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[12]~50_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[11]~61_combout\);

-- Location: LCCOMB_X16_Y19_N4
\RISC_V|RISCV|Processor|d_in[11]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[11]~62_combout\ = (\RISC_V|RISCV|Processor|d_in[12]~49_combout\ & ((\RISC_V|RISCV|Processor|d_in[11]~61_combout\ & ((\RISC_V|RAM_c|half_out[11]~2_combout\))) # (!\RISC_V|RISCV|Processor|d_in[11]~61_combout\ & 
-- (\RISC_V|RAM_c|byte_sign_ext[8]~0_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[12]~49_combout\ & (((\RISC_V|RISCV|Processor|d_in[11]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|byte_sign_ext[8]~0_combout\,
	datab => \RISC_V|RAM_c|half_out[11]~2_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[12]~49_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[11]~61_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[11]~62_combout\);

-- Location: LCCOMB_X16_Y12_N10
\RISC_V|RISCV|Processor|d_in[11]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[11]~63_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\ & (((!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & \RISC_V|RISCV|Processor|d_in[11]~62_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\ & (\RISC_V|RISCV|Processor|PC|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(11),
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datad => \RISC_V|RISCV|Processor|d_in[11]~62_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[11]~63_combout\);

-- Location: LCFF_X18_Y19_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][11]~regout\);

-- Location: LCCOMB_X23_Y20_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][11]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][11]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][11]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][11]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~10_combout\);

-- Location: LCCOMB_X18_Y19_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][11]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][11]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][11]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][11]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~11_combout\);

-- Location: LCCOMB_X29_Y16_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][11]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[11]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][11]~feeder_combout\);

-- Location: LCFF_X29_Y16_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][11]~regout\);

-- Location: LCFF_X30_Y16_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][11]~regout\);

-- Location: LCFF_X30_Y16_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][11]~regout\);

-- Location: LCCOMB_X30_Y16_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][11]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) 
-- & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][11]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][11]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][11]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~12_combout\);

-- Location: LCCOMB_X29_Y16_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][11]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][11]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][11]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][11]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~13_combout\);

-- Location: LCFF_X24_Y16_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][11]~regout\);

-- Location: LCFF_X30_Y15_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][11]~regout\);

-- Location: LCFF_X30_Y15_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[11]~63_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][11]~regout\);

-- Location: LCCOMB_X30_Y15_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][11]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][11]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][11]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][11]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~14_combout\);

-- Location: LCCOMB_X24_Y16_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][11]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][11]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][11]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][11]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~14_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~15_combout\);

-- Location: LCCOMB_X23_Y11_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~13_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~13_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~15_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~16_combout\);

-- Location: LCCOMB_X23_Y11_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~18_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~11_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~18_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~11_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~16_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~19_combout\);

-- Location: LCCOMB_X23_Y11_N14
\RISC_V|RISCV|Processor|entrada_alu_b[11]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[11]~66_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~9_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux52~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~19_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~9_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[11]~66_combout\);

-- Location: LCCOMB_X19_Y14_N6
\RISC_V|RISCV|Processor|entrada_alu_b[11]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[11]~64_combout\ = (\RISC_V|RISCV|MaquinaEstados|WideOr12~combout\ & (\RISC_V|RISCV|Processor|IRC|q\(7) & ((!\RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\)))) # (!\RISC_V|RISCV|MaquinaEstados|WideOr12~combout\ & 
-- (((\RISC_V|RISCV|Processor|IRC|q\(20) & \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|WideOr12~combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(7),
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[11]~64_combout\);

-- Location: LCCOMB_X19_Y11_N28
\RISC_V|RISCV|Processor|entrada_alu_b[11]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[11]~65_combout\ = (\RISC_V|RISCV|Processor|GeneradorInm|Equal0~1_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(31)) # ((\RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[11]~64_combout\)))) # (!\RISC_V|RISCV|Processor|GeneradorInm|Equal0~1_combout\ & (\RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[11]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|GeneradorInm|Equal0~1_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(31),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[11]~64_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[11]~65_combout\);

-- Location: LCCOMB_X23_Y11_N12
\RISC_V|RISCV|Processor|entrada_alu_b[11]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[11]~65_combout\))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[11]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[11]~66_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[11]~65_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\);

-- Location: LCCOMB_X11_Y15_N14
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~5_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\ & \RISC_V|RISCV|Processor|entrada_alu_a\(11))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(11)))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(11),
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~5_combout\);

-- Location: LCCOMB_X10_Y18_N4
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~65_combout\ = (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(31) & 
-- !\RISC_V|RISCV|Processor|shamt[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datad => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~65_combout\);

-- Location: LCCOMB_X11_Y18_N10
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~66_combout\ = (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~65_combout\) # ((!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~65_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~31_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~66_combout\);

-- Location: LCCOMB_X11_Y15_N20
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~6_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~5_combout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~66_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~5_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~66_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~6_combout\);

-- Location: LCCOMB_X10_Y16_N20
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~10_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~8_combout\) # ((\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~9_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~8_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X9_Y16_N2
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~62_combout\ = (\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~10_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~61_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~10_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X11_Y15_N16
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~55_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(31))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~31_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~55_combout\);

-- Location: LCCOMB_X14_Y13_N16
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & (((\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\)))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ $ (!\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\)) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\);

-- Location: LCCOMB_X16_Y15_N26
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:11:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:11:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_a\(11) $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|c_i_mas_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(11),
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:11:i_1|s_i~combout\);

-- Location: LCCOMB_X12_Y12_N6
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:11:i_1|s_i~combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~55_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~55_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:11:i_1|s_i~combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~2_combout\);

-- Location: LCCOMB_X12_Y12_N0
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~3_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~6_combout\)) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~62_combout\))))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~6_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~62_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~3_combout\);

-- Location: LCCOMB_X12_Y12_N28
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~4_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~1_combout\) # ((!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~4_combout\);

-- Location: LCFF_X12_Y12_N29
\RISC_V|RISCV|Processor|ALUR|q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(11));

-- Location: LCCOMB_X26_Y15_N6
\RISC_V|RISCV|Processor|d_in[31]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[31]~123_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & ((\RISC_V|RAM_c|Mux12~0_combout\) # ((\RISC_V|RISCV|Processor|d_in[29]~77_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- (((!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & \RISC_V|RISCV|Processor|ALUR|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	datab => \RISC_V|RAM_c|Mux12~0_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datad => \RISC_V|RISCV|Processor|ALUR|q\(31),
	combout => \RISC_V|RISCV|Processor|d_in[31]~123_combout\);

-- Location: LCCOMB_X25_Y15_N16
\RISC_V|RISCV|Processor|d_in[31]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[31]~124_combout\ = (\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & ((\RISC_V|RISCV|Processor|d_in[31]~123_combout\ & ((\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a7\))) # (!\RISC_V|RISCV|Processor|d_in[31]~123_combout\ 
-- & (\RISC_V|RISCV|Processor|PC|q\(31))))) # (!\RISC_V|RISCV|Processor|d_in[29]~77_combout\ & (((\RISC_V|RISCV|Processor|d_in[31]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[29]~77_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(31),
	datac => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a7\,
	datad => \RISC_V|RISCV|Processor|d_in[31]~123_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[31]~124_combout\);

-- Location: LCCOMB_X25_Y15_N14
\RISC_V|RISCV|Processor|d_in[31]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[31]~125_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(31)) # ((\RISC_V|RISCV|Processor|d_in[31]~124_combout\ & \RISC_V|RISCV|Processor|d_in[30]~76_combout\)))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & (((\RISC_V|RISCV|Processor|d_in[31]~124_combout\ & \RISC_V|RISCV|Processor|d_in[30]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(31),
	datac => \RISC_V|RISCV|Processor|d_in[31]~124_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[30]~76_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[31]~125_combout\);

-- Location: LCFF_X27_Y18_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][31]~regout\);

-- Location: LCCOMB_X26_Y19_N18
\RISC_V|RISCV|Processor|entrada_alu_a[31]~661\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~661_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][31]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][31]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][31]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~661_combout\);

-- Location: LCCOMB_X27_Y18_N24
\RISC_V|RISCV|Processor|entrada_alu_a[31]~662\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~662_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[31]~661_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][31]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[31]~661_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][31]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[31]~661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][31]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][31]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[31]~661_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~662_combout\);

-- Location: LCCOMB_X25_Y16_N2
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][31]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[31]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][31]~feeder_combout\);

-- Location: LCFF_X25_Y16_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][31]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][31]~regout\);

-- Location: LCCOMB_X26_Y18_N26
\RISC_V|RISCV|Processor|entrada_alu_a[31]~654\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~654_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][31]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][31]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][31]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~654_combout\);

-- Location: LCCOMB_X26_Y18_N20
\RISC_V|RISCV|Processor|entrada_alu_a[31]~655\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~655_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[31]~654_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][31]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[31]~654_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][31]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[31]~654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][31]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][31]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[31]~654_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~655_combout\);

-- Location: LCCOMB_X18_Y21_N18
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][31]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[31]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][31]~feeder_combout\);

-- Location: LCFF_X18_Y21_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][31]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][31]~regout\);

-- Location: LCCOMB_X19_Y21_N0
\RISC_V|RISCV|Processor|entrada_alu_a[31]~658\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~658_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][31]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][31]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][31]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~658_combout\);

-- Location: LCCOMB_X18_Y21_N4
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][31]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[31]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][31]~feeder_combout\);

-- Location: LCFF_X18_Y21_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][31]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][31]~regout\);

-- Location: LCCOMB_X19_Y21_N8
\RISC_V|RISCV|Processor|entrada_alu_a[31]~659\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~659_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[31]~658_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][31]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[31]~658_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][31]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|entrada_alu_a[31]~658_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[31]~658_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][31]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][31]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~659_combout\);

-- Location: LCFF_X25_Y21_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][31]~regout\);

-- Location: LCFF_X25_Y21_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][31]~regout\);

-- Location: LCCOMB_X21_Y21_N12
\RISC_V|RISCV|Processor|entrada_alu_a[31]~656\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~656_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][31]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][31]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][31]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][31]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~656_combout\);

-- Location: LCCOMB_X21_Y21_N30
\RISC_V|RISCV|Processor|entrada_alu_a[31]~657\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~657_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[31]~656_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][31]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[31]~656_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][31]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[31]~656_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][31]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][31]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[31]~656_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~657_combout\);

-- Location: LCCOMB_X19_Y21_N26
\RISC_V|RISCV|Processor|entrada_alu_a[31]~660\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~660_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[31]~657_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|entrada_alu_a[31]~659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[31]~659_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(18),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[31]~657_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~660_combout\);

-- Location: LCCOMB_X19_Y21_N20
\RISC_V|RISCV|Processor|entrada_alu_a[31]~663\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~663_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[31]~660_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[31]~662_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[31]~660_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[31]~655_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[31]~660_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[31]~662_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[31]~655_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[31]~660_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~663_combout\);

-- Location: LCCOMB_X30_Y14_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][31]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[31]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][31]~feeder_combout\);

-- Location: LCFF_X30_Y14_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][31]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][31]~regout\);

-- Location: LCFF_X29_Y15_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][31]~regout\);

-- Location: LCCOMB_X29_Y15_N0
\RISC_V|RISCV|Processor|entrada_alu_a[31]~671\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~671_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][31]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][31]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][31]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~671_combout\);

-- Location: LCFF_X32_Y15_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][31]~regout\);

-- Location: LCCOMB_X30_Y15_N24
\RISC_V|RISCV|Processor|entrada_alu_a[31]~672\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~672_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[31]~671_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][31]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[31]~671_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][31]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[31]~671_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][31]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[31]~671_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][31]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~672_combout\);

-- Location: LCFF_X32_Y17_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][31]~regout\);

-- Location: LCFF_X31_Y17_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][31]~regout\);

-- Location: LCCOMB_X31_Y17_N4
\RISC_V|RISCV|Processor|entrada_alu_a[31]~664\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~664_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][31]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][31]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][31]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][31]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~664_combout\);

-- Location: LCFF_X31_Y17_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][31]~regout\);

-- Location: LCCOMB_X29_Y13_N14
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][31]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[31]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[31]~125_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][31]~feeder_combout\);

-- Location: LCFF_X29_Y13_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][31]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][31]~regout\);

-- Location: LCCOMB_X31_Y17_N30
\RISC_V|RISCV|Processor|entrada_alu_a[31]~665\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~665_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[31]~664_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][31]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[31]~664_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][31]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|entrada_alu_a[31]~664_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[31]~664_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][31]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][31]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~665_combout\);

-- Location: LCCOMB_X30_Y21_N24
\RISC_V|RISCV|Processor|entrada_alu_a[31]~673\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[31]~673_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[31]~670_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[31]~672_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[31]~670_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[31]~665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[31]~670_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[31]~672_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[31]~665_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[31]~673_combout\);

-- Location: LCCOMB_X19_Y21_N10
\RISC_V|RISCV|Processor|entrada_alu_a[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(31) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[31]~674_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[31]~674_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[31]~673_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[31]~674_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[31]~663_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[31]~674_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[31]~663_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[31]~673_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(31));

-- Location: LCCOMB_X10_Y16_N6
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~47_combout\ = (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(0))) # 
-- (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(0),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(1),
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X9_Y14_N20
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~49_combout\ = (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~47_combout\))) # 
-- (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~48_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~47_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X13_Y14_N4
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|s_i~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|s_i~2_combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(21) $ (\RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(21),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|s_i~2_combout\);

-- Location: LCCOMB_X10_Y13_N20
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~48_combout\ = (\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~47_combout\))) # (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~43_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~47_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~48_combout\);

-- Location: LCCOMB_X10_Y13_N10
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~56_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~45_combout\ & ((!\RISC_V|RISCV|Processor|shamt[3]~3_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~45_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~48_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~56_combout\);

-- Location: LCCOMB_X13_Y14_N12
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~0_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~56_combout\)))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|s_i~2_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|s_i~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~56_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~0_combout\);

-- Location: LCCOMB_X14_Y12_N2
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~1_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(21) & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~0_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\ & 
-- \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(21) & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(21),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~1_combout\);

-- Location: LCCOMB_X14_Y12_N0
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~1_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~49_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~2_combout\);

-- Location: LCCOMB_X14_Y12_N14
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~3_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~2_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~75_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~93_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~75_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~3_combout\);

-- Location: LCCOMB_X14_Y12_N22
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(21) $ (\RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|c_i_mas_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(21),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|s_i~combout\);

-- Location: LCCOMB_X14_Y12_N16
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~4_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\) # 
-- ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|s_i~combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ & (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|s_i~combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~4_combout\);

-- Location: LCCOMB_X11_Y13_N14
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~48_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(31))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(31))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datac => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~30_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~48_combout\);

-- Location: LCCOMB_X11_Y13_N24
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~49_combout\ = (\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~48_combout\)) # (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~48_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~49_combout\);

-- Location: LCCOMB_X14_Y12_N12
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~5_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~4_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(31))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~4_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~49_combout\))))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~4_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~49_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~5_combout\);

-- Location: LCFF_X14_Y12_N13
\RISC_V|RISCV|Processor|ALUR|q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(21));

-- Location: LCCOMB_X14_Y12_N20
\RISC_V|RISCV|Processor|pc_in[21]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[21]~22_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (((\RISC_V|RISCV|Processor|ALUR|q\(21))))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(21),
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~5_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[21]~22_combout\);

-- Location: LCFF_X14_Y12_N21
\RISC_V|RISCV|Processor|PC|q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[21]~22_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(21));

-- Location: LCFF_X15_Y14_N31
\RISC_V|RISCV|Processor|PC_IRC|q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(21),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(21));

-- Location: LCCOMB_X15_Y14_N30
\RISC_V|RISCV|Processor|entrada_alu_a[21]~485\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[21]~485_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(21))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & ((\RISC_V|RISCV|Processor|PC_IRC|q\(21)))))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(21),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[21]~485_combout\);

-- Location: LCCOMB_X15_Y14_N20
\RISC_V|RISCV|Processor|entrada_alu_a[21]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(21) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[21]~485_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[21]~485_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[21]~484_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[21]~485_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[21]~474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[21]~474_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[21]~484_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[21]~485_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(21));

-- Location: LCCOMB_X9_Y17_N14
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~12_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(21))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(21),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(19),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~12_combout\);

-- Location: LCCOMB_X9_Y17_N22
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~13_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~12_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~12_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~6_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~13_combout\);

-- Location: LCCOMB_X11_Y18_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~0_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~16_combout\))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~13_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~16_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~0_combout\);

-- Location: LCCOMB_X22_Y16_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~1_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & ((\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~0_combout\))) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~5_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~1_combout\);

-- Location: LCCOMB_X16_Y15_N2
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_a\(10) $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:9:i_1|c_i_mas_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(10),
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:9:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|s_i~combout\);

-- Location: LCCOMB_X11_Y13_N30
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~53_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~16_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~19_combout\ & 
-- !\RISC_V|RISCV|Processor|shamt[3]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~16_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~19_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~53_combout\);

-- Location: LCCOMB_X22_Y16_N2
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~4_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|s_i~combout\)) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|s_i~combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~53_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~4_combout\);

-- Location: LCCOMB_X13_Y14_N20
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|s_i~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|s_i~2_combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(10) $ (\RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(10),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|s_i~2_combout\);

-- Location: LCCOMB_X11_Y18_N24
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~63_combout\ = (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~62_combout\)) # 
-- (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~62_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~11_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~63_combout\);

-- Location: LCCOMB_X13_Y14_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~2_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~63_combout\)))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|s_i~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|s_i~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~63_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~2_combout\);

-- Location: LCCOMB_X13_Y14_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~3_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(10)) # 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~2_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(10) & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~2_combout\)))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(10),
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~3_combout\);

-- Location: LCCOMB_X12_Y14_N8
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~57_combout\ = (\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~35_combout\))) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~35_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~56_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X22_Y16_N12
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~5_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~4_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~3_combout\)) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~4_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~57_combout\))))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~57_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~5_combout\);

-- Location: LCCOMB_X22_Y16_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~6_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~1_combout\) # ((!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~5_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~6_combout\);

-- Location: LCFF_X22_Y16_N31
\RISC_V|RISCV|Processor|ALUR|q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(10));

-- Location: LCCOMB_X16_Y16_N14
\RISC_V|RAM_c|half_out[8]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|half_out[8]~1_combout\ = (\RISC_V|RISCV|Processor|ALUR|q\(1) & (\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0~portbdataout\)) # (!\RISC_V|RISCV|Processor|ALUR|q\(1) & 
-- ((\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(1),
	datad => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \RISC_V|RAM_c|half_out[8]~1_combout\);

-- Location: LCCOMB_X16_Y16_N30
\RISC_V|RISCV|Processor|d_in[8]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[8]~52_combout\ = (\RISC_V|RISCV|Processor|d_in[12]~50_combout\ & ((\RISC_V|RISCV|Processor|d_in[12]~51_combout\ & ((\RISC_V|RISCV|Processor|ALUR|q\(8)))) # (!\RISC_V|RISCV|Processor|d_in[12]~51_combout\ & 
-- (\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0~portbdataout\)))) # (!\RISC_V|RISCV|Processor|d_in[12]~50_combout\ & (((\RISC_V|RISCV|Processor|d_in[12]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[12]~50_combout\,
	datab => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datac => \RISC_V|RISCV|Processor|d_in[12]~51_combout\,
	datad => \RISC_V|RISCV|Processor|ALUR|q\(8),
	combout => \RISC_V|RISCV|Processor|d_in[8]~52_combout\);

-- Location: LCCOMB_X16_Y16_N20
\RISC_V|RISCV|Processor|d_in[8]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[8]~53_combout\ = (\RISC_V|RISCV|Processor|d_in[12]~49_combout\ & ((\RISC_V|RISCV|Processor|d_in[8]~52_combout\ & ((\RISC_V|RAM_c|half_out[8]~1_combout\))) # (!\RISC_V|RISCV|Processor|d_in[8]~52_combout\ & 
-- (\RISC_V|RAM_c|byte_sign_ext[8]~0_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[12]~49_combout\ & (((\RISC_V|RISCV|Processor|d_in[8]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|byte_sign_ext[8]~0_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[12]~49_combout\,
	datac => \RISC_V|RAM_c|half_out[8]~1_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[8]~52_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[8]~53_combout\);

-- Location: LCCOMB_X16_Y16_N6
\RISC_V|RISCV|Processor|d_in[8]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[8]~54_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\ & (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & (\RISC_V|RISCV|Processor|d_in[8]~53_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\ & (((\RISC_V|RISCV|Processor|PC|q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datac => \RISC_V|RISCV|Processor|d_in[8]~53_combout\,
	datad => \RISC_V|RISCV|Processor|PC|q\(8),
	combout => \RISC_V|RISCV|Processor|d_in[8]~54_combout\);

-- Location: LCFF_X24_Y13_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][8]~regout\);

-- Location: LCFF_X24_Y17_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][8]~regout\);

-- Location: LCCOMB_X24_Y17_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][8]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][8]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][8]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][8]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~17_combout\);

-- Location: LCCOMB_X24_Y13_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][8]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][8]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][8]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][8]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~17_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~18_combout\);

-- Location: LCFF_X22_Y20_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][8]~regout\);

-- Location: LCFF_X22_Y20_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][8]~regout\);

-- Location: LCFF_X22_Y19_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][8]~regout\);

-- Location: LCCOMB_X22_Y20_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][8]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][8]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][8]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~10_combout\);

-- Location: LCCOMB_X23_Y16_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][8]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][8]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][8]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][8]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~10_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~11_combout\);

-- Location: LCCOMB_X23_Y16_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][8]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[8]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][8]~feeder_combout\);

-- Location: LCFF_X23_Y16_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][8]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][8]~regout\);

-- Location: LCFF_X23_Y20_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][8]~regout\);

-- Location: LCCOMB_X23_Y20_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][8]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(22))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][8]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][8]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][8]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(22),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~12_combout\);

-- Location: LCCOMB_X23_Y13_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][8]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][8]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][8]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][8]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~13_combout\);

-- Location: LCCOMB_X24_Y19_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][8]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[8]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][8]~feeder_combout\);

-- Location: LCFF_X24_Y19_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][8]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][8]~regout\);

-- Location: LCFF_X26_Y20_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[8]~54_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][8]~regout\);

-- Location: LCCOMB_X26_Y20_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][8]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][8]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][8]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~14_combout\);

-- Location: LCCOMB_X26_Y20_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][8]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][8]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][8]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][8]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~14_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~15_combout\);

-- Location: LCCOMB_X23_Y13_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|IRC|q\(20))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~13_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~13_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~15_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~16_combout\);

-- Location: LCCOMB_X23_Y13_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~18_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~11_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~18_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~11_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~16_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~19_combout\);

-- Location: LCCOMB_X20_Y17_N0
\RISC_V|RISCV|Processor|entrada_alu_b[8]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[8]~97_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux55~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~9_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~19_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[8]~97_combout\);

-- Location: LCCOMB_X18_Y19_N18
\RISC_V|RAM_c|din_1[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|din_1[0]~2_combout\ = (\RISC_V|RAM_c|Equal0~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[8]~97_combout\))) # (!\RISC_V|RAM_c|Equal0~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[8]~97_combout\,
	datad => \RISC_V|RAM_c|Equal0~0_combout\,
	combout => \RISC_V|RAM_c|din_1[0]~2_combout\);

-- Location: LCCOMB_X16_Y16_N10
\RISC_V|RAM_c|half_out[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RAM_c|half_out[9]~0_combout\ = (\RISC_V|RISCV|Processor|ALUR|q\(1) & ((\RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a1\))) # (!\RISC_V|RISCV|Processor|ALUR|q\(1) & (\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(1),
	datab => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a1\,
	datad => \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a1\,
	combout => \RISC_V|RAM_c|half_out[9]~0_combout\);

-- Location: LCCOMB_X16_Y16_N28
\RISC_V|RISCV|Processor|d_in[9]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[9]~58_combout\ = (\RISC_V|RISCV|Processor|d_in[12]~51_combout\ & ((\RISC_V|RISCV|Processor|ALUR|q\(9)) # ((!\RISC_V|RISCV|Processor|d_in[12]~50_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[12]~51_combout\ & 
-- (((\RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a1\ & \RISC_V|RISCV|Processor|d_in[12]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(9),
	datab => \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a1\,
	datac => \RISC_V|RISCV|Processor|d_in[12]~51_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[12]~50_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[9]~58_combout\);

-- Location: LCCOMB_X16_Y16_N18
\RISC_V|RISCV|Processor|d_in[9]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[9]~59_combout\ = (\RISC_V|RISCV|Processor|d_in[12]~49_combout\ & ((\RISC_V|RISCV|Processor|d_in[9]~58_combout\ & ((\RISC_V|RAM_c|half_out[9]~0_combout\))) # (!\RISC_V|RISCV|Processor|d_in[9]~58_combout\ & 
-- (\RISC_V|RAM_c|byte_sign_ext[8]~0_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[12]~49_combout\ & (((\RISC_V|RISCV|Processor|d_in[9]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|byte_sign_ext[8]~0_combout\,
	datab => \RISC_V|RAM_c|half_out[9]~0_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[12]~49_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[9]~58_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[9]~59_combout\);

-- Location: LCCOMB_X23_Y19_N18
\RISC_V|RISCV|Processor|d_in[9]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[9]~60_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\ & (((!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & \RISC_V|RISCV|Processor|d_in[9]~59_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\ & (\RISC_V|RISCV|Processor|PC|q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[0]~6_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(9),
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datad => \RISC_V|RISCV|Processor|d_in[9]~59_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[9]~60_combout\);

-- Location: LCCOMB_X22_Y20_N10
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][9]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[9]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][9]~feeder_combout\);

-- Location: LCFF_X22_Y20_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][9]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][9]~regout\);

-- Location: LCCOMB_X24_Y16_N12
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][9]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[9]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][9]~feeder_combout\);

-- Location: LCFF_X24_Y16_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][9]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][9]~regout\);

-- Location: LCCOMB_X22_Y17_N22
\RISC_V|RISCV|Processor|entrada_alu_a[9]~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~224_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[9]~223_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][9]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(17))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[9]~223_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][9]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[9]~223_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][9]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][9]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~224_combout\);

-- Location: LCCOMB_X22_Y19_N24
\RISC_V|RISCV|Processor|entrada_alu_a[9]~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~227_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][9]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][9]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][9]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][9]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~227_combout\);

-- Location: LCCOMB_X24_Y16_N0
\RISC_V|RISCV|Processor|entrada_alu_a[9]~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~228_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[9]~227_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][9]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(17))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[9]~227_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][9]~regout\ & \RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][9]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][9]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[9]~227_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~228_combout\);

-- Location: LCCOMB_X22_Y17_N14
\RISC_V|RISCV|Processor|entrada_alu_a[9]~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~229_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[9]~226_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (((\RISC_V|RISCV|Processor|entrada_alu_a[9]~228_combout\ & !\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[9]~226_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[9]~228_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~229_combout\);

-- Location: LCCOMB_X25_Y20_N12
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][9]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[9]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[9]~60_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][9]~feeder_combout\);

-- Location: LCFF_X25_Y20_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][9]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][9]~regout\);

-- Location: LCCOMB_X23_Y20_N6
\RISC_V|RISCV|Processor|entrada_alu_a[9]~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~230_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][9]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][9]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][9]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][9]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~230_combout\);

-- Location: LCCOMB_X23_Y19_N8
\RISC_V|RISCV|Processor|entrada_alu_a[9]~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~231_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[9]~230_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][9]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[9]~230_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][9]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|entrada_alu_a[9]~230_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[9]~230_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][9]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][9]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~231_combout\);

-- Location: LCCOMB_X22_Y17_N28
\RISC_V|RISCV|Processor|entrada_alu_a[9]~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[9]~232_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[9]~229_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[9]~231_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[9]~229_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[9]~224_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[9]~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[9]~224_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[9]~229_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[9]~231_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[9]~232_combout\);

-- Location: LCCOMB_X22_Y17_N4
\RISC_V|RISCV|Processor|entrada_alu_a[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(9) = (\RISC_V|RISCV|Processor|entrada_alu_a[9]~233_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\) # (\RISC_V|RISCV|Processor|entrada_alu_a[9]~232_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[9]~233_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[9]~222_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[9]~222_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[9]~233_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[9]~232_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(9));

-- Location: LCCOMB_X9_Y13_N16
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~30_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(11)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(9),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(11),
	datad => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~30_combout\);

-- Location: LCCOMB_X9_Y13_N12
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~4_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(12)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(10),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(12),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~4_combout\);

-- Location: LCCOMB_X9_Y13_N8
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~42_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~4_combout\))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~30_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~42_combout\);

-- Location: LCCOMB_X10_Y13_N12
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~3_combout\ = (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~44_combout\)) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~44_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~42_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~3_combout\);

-- Location: LCCOMB_X10_Y13_N2
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~2_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~43_combout\)) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~43_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~39_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~2_combout\);

-- Location: LCCOMB_X13_Y13_N0
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~5_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\ & \RISC_V|RISCV|Processor|entrada_alu_a\(9))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(9)))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(9),
	datad => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~5_combout\);

-- Location: LCCOMB_X13_Y13_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~6_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~5_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~64_combout\) # ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~64_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~5_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~6_combout\);

-- Location: LCCOMB_X16_Y15_N20
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:9:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:9:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(9) $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|c_i_mas_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(9),
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:9:i_1|s_i~combout\);

-- Location: LCCOMB_X14_Y13_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~0_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:9:i_1|s_i~combout\)) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:9:i_1|s_i~combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~54_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~0_combout\);

-- Location: LCCOMB_X14_Y13_N12
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~1_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~6_combout\))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~60_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~60_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~6_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~1_combout\);

-- Location: LCCOMB_X14_Y13_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~4_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~3_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~2_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~4_combout\);

-- Location: LCFF_X14_Y13_N9
\RISC_V|RISCV|Processor|ALUR|q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(9));

-- Location: LCCOMB_X14_Y16_N4
\RISC_V|RISCV|Processor|d_in[17]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[17]~85_combout\ = (\RISC_V|RISCV|Processor|d_in[17]~84_combout\ & (((\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a1\)) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\))) # (!\RISC_V|RISCV|Processor|d_in[17]~84_combout\ 
-- & (\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & ((\RISC_V|RAM_c|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[17]~84_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	datac => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a1\,
	datad => \RISC_V|RAM_c|Mux12~0_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[17]~85_combout\);

-- Location: LCCOMB_X27_Y16_N0
\RISC_V|RISCV|Processor|d_in[17]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[17]~86_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\) # ((\RISC_V|RISCV|Processor|d_in[17]~85_combout\ & \RISC_V|RISCV|Processor|d_in[30]~76_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|d_in[17]~85_combout\ & \RISC_V|RISCV|Processor|d_in[30]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datac => \RISC_V|RISCV|Processor|d_in[17]~85_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[30]~76_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[17]~86_combout\);

-- Location: LCFF_X26_Y19_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][17]~regout\);

-- Location: LCFF_X25_Y16_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][17]~regout\);

-- Location: LCCOMB_X25_Y16_N28
\RISC_V|RISCV|Processor|entrada_alu_a[17]~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~383_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][17]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][17]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][17]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~383_combout\);

-- Location: LCCOMB_X25_Y19_N24
\RISC_V|RISCV|Processor|entrada_alu_a[17]~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~384_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[17]~383_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][17]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[17]~383_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][17]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[17]~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][17]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][17]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[17]~383_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~384_combout\);

-- Location: LCCOMB_X24_Y21_N16
\RISC_V|RISCV|Processor|entrada_alu_a[17]~387\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~387_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[17]~384_combout\) # (\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[17]~386_combout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[17]~386_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[17]~384_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~387_combout\);

-- Location: LCFF_X30_Y20_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][17]~regout\);

-- Location: LCCOMB_X30_Y20_N30
\RISC_V|RISCV|Processor|entrada_alu_a[17]~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~388_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|IRC|q\(16))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][17]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][17]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][17]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~388_combout\);

-- Location: LCCOMB_X29_Y20_N24
\RISC_V|RISCV|Processor|entrada_alu_a[17]~389\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~389_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[17]~388_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][17]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[17]~388_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][17]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[17]~388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][17]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][17]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[17]~388_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~389_combout\);

-- Location: LCCOMB_X23_Y21_N22
\RISC_V|RISCV|Processor|entrada_alu_a[17]~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~390_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[17]~387_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[17]~389_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[17]~387_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[17]~382_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[17]~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[17]~382_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[17]~387_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[17]~389_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~390_combout\);

-- Location: LCCOMB_X10_Y13_N30
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~39_combout\ = (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~43_combout\)) # 
-- (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~43_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~44_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~39_combout\);

-- Location: LCCOMB_X11_Y13_N18
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~40_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(31))) # 
-- (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~30_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~40_combout\);

-- Location: LCCOMB_X10_Y13_N8
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~41_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~40_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~45_combout\ & 
-- !\RISC_V|RISCV|Processor|shamt[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~45_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~40_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~41_combout\);

-- Location: LCCOMB_X11_Y13_N0
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~42_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~39_combout\) # ((\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~39_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~41_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~42_combout\);

-- Location: LCCOMB_X10_Y13_N18
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~46_combout\ = (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~45_combout\)) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~45_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~44_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~46_combout\);

-- Location: LCCOMB_X10_Y13_N22
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~49_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~46_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~48_combout\ & 
-- \RISC_V|RISCV|Processor|shamt[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~48_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~46_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~49_combout\);

-- Location: LCCOMB_X13_Y16_N0
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|s_i~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|s_i~2_combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(17) $ (\RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(17),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|s_i~2_combout\);

-- Location: LCCOMB_X13_Y16_N14
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~0_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~49_combout\))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|s_i~2_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~49_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|s_i~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~0_combout\);

-- Location: LCCOMB_X13_Y16_N24
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~1_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~0_combout\) # ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_a\(17))))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(17)) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(17),
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~1_combout\);

-- Location: LCCOMB_X13_Y16_N6
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~1_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~104_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~104_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~2_combout\);

-- Location: LCCOMB_X9_Y14_N6
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~3_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~2_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~59_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~59_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~84_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~3_combout\);

-- Location: LCCOMB_X14_Y14_N0
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~4_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\) # 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~42_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\ & (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~42_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~4_combout\);

-- Location: LCCOMB_X15_Y15_N22
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(17) $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|c_i_mas_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(17),
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|s_i~combout\);

-- Location: LCCOMB_X15_Y15_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~5_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~4_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(31))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~4_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|s_i~combout\))))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~4_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|s_i~combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~5_combout\);

-- Location: LCFF_X15_Y15_N9
\RISC_V|RISCV|Processor|ALUR|q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(17));

-- Location: LCCOMB_X15_Y15_N6
\RISC_V|RISCV|Processor|pc_in[17]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[17]~18_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (((\RISC_V|RISCV|Processor|ALUR|q\(17))))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~5_combout\ & (\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~5_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datad => \RISC_V|RISCV|Processor|ALUR|q\(17),
	combout => \RISC_V|RISCV|Processor|pc_in[17]~18_combout\);

-- Location: LCFF_X15_Y15_N7
\RISC_V|RISCV|Processor|PC|q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[17]~18_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(17));

-- Location: LCFF_X15_Y14_N9
\RISC_V|RISCV|Processor|PC_IRC|q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(17),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(17));

-- Location: LCCOMB_X15_Y14_N8
\RISC_V|RISCV|Processor|entrada_alu_a[17]~401\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~401_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(17))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & ((\RISC_V|RISCV|Processor|PC_IRC|q\(17)))))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~401_combout\);

-- Location: LCFF_X30_Y13_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][17]~regout\);

-- Location: LCFF_X30_Y16_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][17]~regout\);

-- Location: LCCOMB_X30_Y16_N6
\RISC_V|RISCV|Processor|entrada_alu_a[17]~391\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~391_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][17]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][17]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][17]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~391_combout\);

-- Location: LCCOMB_X31_Y16_N18
\RISC_V|RISCV|Processor|entrada_alu_a[17]~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~392_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[17]~391_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][17]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[17]~391_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][17]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[17]~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][17]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][17]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[17]~391_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~392_combout\);

-- Location: LCFF_X31_Y20_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[17]~86_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][17]~regout\);

-- Location: LCCOMB_X31_Y20_N18
\RISC_V|RISCV|Processor|entrada_alu_a[17]~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~396_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[17]~395_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][17]~regout\) # ((!\RISC_V|RISCV|Processor|IRC|q\(17))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[17]~395_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(17) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[17]~395_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][17]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(17),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][17]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~396_combout\);

-- Location: LCCOMB_X31_Y17_N12
\RISC_V|RISCV|Processor|entrada_alu_a[17]~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~394_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[17]~393_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][17]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(18)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[17]~393_combout\ & (\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[17]~393_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][17]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][17]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~394_combout\);

-- Location: LCCOMB_X31_Y17_N6
\RISC_V|RISCV|Processor|entrada_alu_a[17]~397\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~397_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16)) # ((\RISC_V|RISCV|Processor|entrada_alu_a[17]~394_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(16) & (\RISC_V|RISCV|Processor|entrada_alu_a[17]~396_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[17]~396_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[17]~394_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~397_combout\);

-- Location: LCCOMB_X30_Y17_N22
\RISC_V|RISCV|Processor|entrada_alu_a[17]~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[17]~400_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[17]~397_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[17]~399_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[17]~397_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[17]~392_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[17]~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[17]~399_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[17]~392_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[17]~397_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[17]~400_combout\);

-- Location: LCCOMB_X22_Y21_N18
\RISC_V|RISCV|Processor|entrada_alu_a[17]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(17) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a[17]~401_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[17]~401_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[17]~400_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[17]~401_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[17]~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[17]~390_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[17]~401_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[17]~400_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(17));

-- Location: LCCOMB_X8_Y14_N24
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~5_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(17)))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(15),
	datac => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(17),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~5_combout\);

-- Location: LCCOMB_X9_Y13_N26
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~26_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~25_combout\))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~5_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~25_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~26_combout\);

-- Location: LCCOMB_X10_Y17_N4
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~32_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(22))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(22),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(20),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~32_combout\);

-- Location: LCCOMB_X9_Y17_N30
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~33_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~32_combout\))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~12_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~32_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~33_combout\);

-- Location: LCCOMB_X12_Y12_N18
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~60_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~33_combout\))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~26_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~33_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~60_combout\);

-- Location: LCCOMB_X13_Y12_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~0_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & ((\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~69_combout\)) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~69_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~60_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~0_combout\);

-- Location: LCCOMB_X14_Y13_N20
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~1_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((!\RISC_V|RISCV|Processor|entrada_alu_a\(15)) # (!\RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\)) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(15),
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~1_combout\);

-- Location: LCCOMB_X14_Y13_N26
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~2_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & (((!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~1_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(31) & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~1_combout\ & \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datab => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~2_combout\);

-- Location: LCCOMB_X14_Y13_N4
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~3_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~2_combout\)) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~2_combout\) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(15)))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~2_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(15),
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~3_combout\);

-- Location: LCCOMB_X15_Y15_N20
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:15:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:15:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(15) $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:14:i_1|c_i_mas_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(15),
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:14:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:15:i_1|s_i~combout\);

-- Location: LCCOMB_X14_Y13_N2
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~4_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:15:i_1|s_i~combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(31))))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\ 
-- & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:15:i_1|s_i~combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~4_combout\);

-- Location: LCCOMB_X14_Y13_N0
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~5_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~4_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~3_combout\))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~4_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~22_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~22_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~5_combout\);

-- Location: LCCOMB_X14_Y13_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~6_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~0_combout\) # ((!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~5_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~6_combout\);

-- Location: LCCOMB_X14_Y13_N10
\RISC_V|RISCV|Processor|pc_in[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[15]~15_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (\RISC_V|RISCV|Processor|ALUR|q\(15))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (((\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(15),
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~6_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[15]~15_combout\);

-- Location: LCFF_X14_Y13_N11
\RISC_V|RISCV|Processor|PC|q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[15]~15_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(15));

-- Location: LCFF_X22_Y17_N19
\RISC_V|RISCV|Processor|PC_IRC|q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(15),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(15));

-- Location: LCCOMB_X22_Y17_N18
\RISC_V|RISCV|Processor|entrada_alu_a[15]~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~338_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (((\RISC_V|RISCV|Processor|PC_IRC|q\(15)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(15),
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~338_combout\);

-- Location: LCFF_X20_Y11_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][15]~regout\);

-- Location: LCFF_X20_Y11_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][15]~regout\);

-- Location: LCCOMB_X22_Y22_N20
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][15]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[15]~129_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][15]~feeder_combout\);

-- Location: LCFF_X22_Y22_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][15]~regout\);

-- Location: LCCOMB_X22_Y22_N6
\RISC_V|RISCV|Processor|entrada_alu_a[15]~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~322_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][15]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][15]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][15]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][15]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~322_combout\);

-- Location: LCCOMB_X20_Y11_N20
\RISC_V|RISCV|Processor|entrada_alu_a[15]~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~323_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[15]~322_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][15]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[15]~322_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][15]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[15]~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][15]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][15]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[15]~322_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~323_combout\);

-- Location: LCFF_X25_Y16_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][15]~regout\);

-- Location: LCCOMB_X25_Y16_N6
\RISC_V|RISCV|Processor|entrada_alu_a[15]~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~320_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][15]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][15]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][15]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~320_combout\);

-- Location: LCFF_X26_Y19_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][15]~regout\);

-- Location: LCCOMB_X26_Y19_N28
\RISC_V|RISCV|Processor|entrada_alu_a[15]~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~321_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[15]~320_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][15]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(15))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[15]~320_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][15]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][15]~regout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[15]~320_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][15]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~321_combout\);

-- Location: LCCOMB_X21_Y12_N16
\RISC_V|RISCV|Processor|entrada_alu_a[15]~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~324_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|IRC|q\(18)) # ((\RISC_V|RISCV|Processor|entrada_alu_a[15]~321_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|entrada_alu_a[15]~323_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[15]~323_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[15]~321_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~324_combout\);

-- Location: LCFF_X25_Y19_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][15]~regout\);

-- Location: LCFF_X24_Y21_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][15]~regout\);

-- Location: LCCOMB_X27_Y19_N6
\RISC_V|RISCV|Processor|entrada_alu_a[15]~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~325_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][15]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(15) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][15]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][15]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~325_combout\);

-- Location: LCCOMB_X25_Y19_N6
\RISC_V|RISCV|Processor|entrada_alu_a[15]~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~326_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[15]~325_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][15]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[15]~325_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][15]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|entrada_alu_a[15]~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][15]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(15),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][15]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[15]~325_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~326_combout\);

-- Location: LCCOMB_X21_Y12_N14
\RISC_V|RISCV|Processor|entrada_alu_a[15]~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~327_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[15]~324_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[15]~326_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[15]~324_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[15]~319_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[15]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[15]~319_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[15]~324_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[15]~326_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~327_combout\);

-- Location: LCFF_X31_Y16_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][15]~regout\);

-- Location: LCFF_X30_Y16_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][15]~regout\);

-- Location: LCCOMB_X30_Y16_N14
\RISC_V|RISCV|Processor|entrada_alu_a[15]~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~328_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][15]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(17) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][15]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][15]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~328_combout\);

-- Location: LCFF_X29_Y16_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][15]~regout\);

-- Location: LCCOMB_X29_Y16_N4
\RISC_V|RISCV|Processor|entrada_alu_a[15]~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~329_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[15]~328_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][15]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[15]~328_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][15]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[15]~328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][15]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[15]~328_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][15]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~329_combout\);

-- Location: LCFF_X23_Y19_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[15]~129_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][15]~regout\);

-- Location: LCCOMB_X23_Y19_N24
\RISC_V|RISCV|Processor|entrada_alu_a[15]~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~336_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[15]~335_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][15]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[15]~335_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][15]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[15]~335_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][15]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][15]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~336_combout\);

-- Location: LCCOMB_X30_Y17_N2
\RISC_V|RISCV|Processor|entrada_alu_a[15]~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~331_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[15]~330_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][15]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(18))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[15]~330_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][15]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[15]~330_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][15]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][15]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~331_combout\);

-- Location: LCCOMB_X30_Y17_N0
\RISC_V|RISCV|Processor|entrada_alu_a[15]~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~334_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[15]~331_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & (\RISC_V|RISCV|Processor|entrada_alu_a[15]~333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[15]~333_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|IRC|q\(15),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[15]~331_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~334_combout\);

-- Location: LCCOMB_X22_Y12_N18
\RISC_V|RISCV|Processor|entrada_alu_a[15]~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[15]~337_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[15]~334_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[15]~336_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[15]~334_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[15]~329_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[15]~334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[15]~329_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[15]~336_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[15]~334_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[15]~337_combout\);

-- Location: LCCOMB_X21_Y12_N8
\RISC_V|RISCV|Processor|entrada_alu_a[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(15) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[15]~338_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[15]~338_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[15]~337_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a[15]~338_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[15]~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[15]~338_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[15]~327_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[15]~337_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(15));

-- Location: LCCOMB_X9_Y13_N18
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~33_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(15))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(15),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(13),
	datad => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~33_combout\);

-- Location: LCCOMB_X9_Y13_N0
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~27_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(14))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(14),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(12),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~27_combout\);

-- Location: LCCOMB_X9_Y13_N24
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~34_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~33_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~33_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~27_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~34_combout\);

-- Location: LCCOMB_X9_Y17_N6
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~25_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~24_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~24_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~32_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~25_combout\);

-- Location: LCCOMB_X10_Y14_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~4_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~25_combout\))) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~34_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~25_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~4_combout\);

-- Location: LCCOMB_X8_Y15_N6
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~53_combout\ = (\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(0) & ((!\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~45_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(0),
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~45_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X16_Y15_N8
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_a\(8) $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:7:i_1|c_i_mas_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(8),
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:7:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|s_i~combout\);

-- Location: LCCOMB_X9_Y15_N16
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|s_i~combout\)) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~52_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|s_i~combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~2_combout\);

-- Location: LCCOMB_X13_Y13_N16
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~0_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~61_combout\ & !\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\)))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|s_i~2_combout\) # ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|s_i~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~61_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~0_combout\);

-- Location: LCCOMB_X13_Y13_N6
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~1_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(8) & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~0_combout\) # ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(8) & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(8),
	datab => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~1_combout\);

-- Location: LCCOMB_X9_Y14_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~3_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~1_combout\))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~53_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~53_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~3_combout\);

-- Location: LCCOMB_X10_Y14_N28
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~5_combout\ = (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~20_combout\))) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~31_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~20_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~5_combout\);

-- Location: LCCOMB_X10_Y14_N4
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~6_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~4_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~5_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~5_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~6_combout\);

-- Location: LCFF_X10_Y14_N5
\RISC_V|RISCV|Processor|ALUR|q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(8));

-- Location: LCCOMB_X20_Y18_N14
\RISC_V|PSP_C|q[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|PSP_C|q\(4) = (\reset_n~combout\ & ((GLOBAL(\RISC_V|we_en_psp~clkctrl_outclk\) & ((\RISC_V|PSP_C|q\(4)))) # (!GLOBAL(\RISC_V|we_en_psp~clkctrl_outclk\) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_n~combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~20_combout\,
	datac => \RISC_V|PSP_C|q\(4),
	datad => \RISC_V|we_en_psp~clkctrl_outclk\,
	combout => \RISC_V|PSP_C|q\(4));

-- Location: LCCOMB_X20_Y18_N22
\RISC_V|RISCV|Processor|d_in[4]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[4]~29_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & ((\RISC_V|RAM_c|half_out[12]~3_combout\) # ((\RISC_V|RISCV|Processor|d_in[1]~12_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & 
-- (((\RISC_V|PSP_C|q\(4) & !\RISC_V|RISCV|Processor|d_in[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|half_out[12]~3_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[1]~11_combout\,
	datac => \RISC_V|PSP_C|q\(4),
	datad => \RISC_V|RISCV|Processor|d_in[1]~12_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[4]~29_combout\);

-- Location: LCCOMB_X20_Y18_N28
\RISC_V|RISCV|Processor|d_in[4]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[4]~30_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~12_combout\ & ((\RISC_V|RISCV|Processor|d_in[4]~29_combout\ & (\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a4\)) # (!\RISC_V|RISCV|Processor|d_in[4]~29_combout\ & 
-- ((\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a4\))))) # (!\RISC_V|RISCV|Processor|d_in[1]~12_combout\ & (((\RISC_V|RISCV|Processor|d_in[4]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a4\,
	datab => \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a4\,
	datac => \RISC_V|RISCV|Processor|d_in[1]~12_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[4]~29_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[4]~30_combout\);

-- Location: LCCOMB_X20_Y18_N18
\RISC_V|RISCV|Processor|d_in[4]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[4]~31_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~9_combout\ & (((\RISC_V|RISCV|Processor|d_in[1]~15_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~9_combout\ & ((\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- ((\RISC_V|RISCV|Processor|d_in[4]~30_combout\))) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & (\RISC_V|RISCV|Processor|ALUR|q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[1]~9_combout\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(4),
	datac => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[4]~30_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[4]~31_combout\);

-- Location: LCCOMB_X20_Y18_N0
\RISC_V|RISCV|Processor|d_in[4]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[4]~32_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~9_combout\ & ((\RISC_V|RISCV|Processor|d_in[4]~31_combout\ & ((\RISC_V|PEP_C2|q\(4)))) # (!\RISC_V|RISCV|Processor|d_in[4]~31_combout\ & (\RISC_V|RISCV|Processor|PC|q\(4))))) # 
-- (!\RISC_V|RISCV|Processor|d_in[1]~9_combout\ & (((\RISC_V|RISCV|Processor|d_in[4]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[1]~9_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(4),
	datac => \RISC_V|PEP_C2|q\(4),
	datad => \RISC_V|RISCV|Processor|d_in[4]~31_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[4]~32_combout\);

-- Location: LCCOMB_X20_Y18_N6
\RISC_V|RISCV|Processor|d_in[4]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[4]~33_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & \RISC_V|RISCV|Processor|d_in[4]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datad => \RISC_V|RISCV|Processor|d_in[4]~32_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[4]~33_combout\);

-- Location: LCFF_X21_Y22_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][4]~regout\);

-- Location: LCCOMB_X20_Y22_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][4]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (((!\RISC_V|RISCV|Processor|IRC|q\(23) & \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][4]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][4]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~7_combout\);

-- Location: LCCOMB_X20_Y22_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][4]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][4]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][4]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][4]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~7_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~8_combout\);

-- Location: LCFF_X24_Y14_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][4]~regout\);

-- Location: LCFF_X20_Y14_N19
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][4]~regout\);

-- Location: LCFF_X20_Y14_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][4]~regout\);

-- Location: LCCOMB_X20_Y14_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][4]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][4]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][4]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~4_combout\);

-- Location: LCFF_X21_Y15_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][4]~regout\);

-- Location: LCCOMB_X24_Y14_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][4]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][4]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][4]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~4_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][4]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~5_combout\);

-- Location: LCCOMB_X21_Y12_N24
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][4]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[4]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][4]~feeder_combout\);

-- Location: LCFF_X21_Y12_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][4]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][4]~regout\);

-- Location: LCFF_X16_Y16_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[4]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][4]~regout\);

-- Location: LCCOMB_X19_Y14_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][4]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][4]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][4]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~2_combout\);

-- Location: LCCOMB_X21_Y14_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][4]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][4]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][4]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][4]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~3_combout\);

-- Location: LCCOMB_X20_Y18_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~3_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~5_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~3_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~6_combout\);

-- Location: LCCOMB_X20_Y18_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~8_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~1_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~1_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~8_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~6_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~9_combout\);

-- Location: LCCOMB_X15_Y12_N6
\RISC_V|RISCV|Processor|shamt[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|shamt[4]~4_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(24))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux59~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~9_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~19_combout\,
	combout => \RISC_V|RISCV|Processor|shamt[4]~4_combout\);

-- Location: LCCOMB_X10_Y16_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~0_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~9_combout\ & (!\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~38_combout\ & 
-- (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & !\RISC_V|RISCV|Processor|shamt[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~9_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~38_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~0_combout\);

-- Location: LCCOMB_X20_Y16_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~1_combout\ = (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~0_combout\) # 
-- ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|s_i~0_combout\ & !\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|s_i~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~0_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~1_combout\);

-- Location: LCCOMB_X12_Y19_N20
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~24_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(4)))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(3),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(4),
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~24_combout\);

-- Location: LCCOMB_X12_Y13_N6
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~37_combout\ = (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~36_combout\) # ((\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~36_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~24_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~37_combout\);

-- Location: LCCOMB_X12_Y13_N16
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~38_combout\ = (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~37_combout\) # 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~42_combout\ & \RISC_V|RISCV|Processor|shamt[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~42_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~37_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~38_combout\);

-- Location: LCCOMB_X10_Y13_N4
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~35_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~39_combout\)) # 
-- (!\RISC_V|RISCV|Processor|shamt[3]~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~39_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~41_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~35_combout\);

-- Location: LCCOMB_X20_Y16_N2
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~2_combout\ = (\RISC_V|RISCV|Processor|shamt[4]~4_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~42_combout\)) # (!\RISC_V|RISCV|Processor|shamt[4]~4_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~38_combout\) # (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~42_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~38_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~35_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~2_combout\);

-- Location: LCCOMB_X20_Y16_N4
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~3_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|s_i~0_combout\)) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~2_combout\))))) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|s_i~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|s_i~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~3_combout\);

-- Location: LCCOMB_X19_Y14_N0
\RISC_V|RISCV|Processor|entrada_alu_b[1]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[1]~90_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(21) & \RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Decod~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|MaquinaEstados|Selector17~1_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[1]~90_combout\);

-- Location: LCCOMB_X19_Y14_N10
\RISC_V|RISCV|Processor|entrada_alu_b[1]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[1]~91_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[1]~101_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[1]~90_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(8) & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[4]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[1]~101_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[1]~90_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(8),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[4]~99_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[1]~91_combout\);

-- Location: LCCOMB_X20_Y16_N20
\RISC_V|RISCV|Processor|entrada_alu_b[1]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[1]~94_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[1]~91_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_b[0]~100_combout\ & \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[0]~100_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[1]~91_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[1]~94_combout\);

-- Location: LCCOMB_X20_Y16_N12
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~50_combout\ = (\RISC_V|RISCV|Processor|shamt[4]~4_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~49_combout\)) # (!\RISC_V|RISCV|Processor|shamt[4]~4_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~38_combout\) # (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~49_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~38_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~35_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~50_combout\);

-- Location: LCCOMB_X20_Y16_N16
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~4_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~50_combout\)))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Equal0~3_combout\) # ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Equal0~3_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~50_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~4_combout\);

-- Location: LCCOMB_X20_Y16_N26
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~5_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(1) & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~4_combout\) # ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- \RISC_V|RISCV|Processor|entrada_alu_b[1]~94_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(1) & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~4_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[1]~94_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(1),
	datab => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[1]~94_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~5_combout\);

-- Location: LCCOMB_X20_Y16_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~6_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & ((\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~3_combout\)))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & (!\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~5_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~6_combout\);

-- Location: LCCOMB_X20_Y16_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~7_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~6_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|s_i~0_combout\)) 
-- # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~6_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~1_combout\))))) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|s_i~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~6_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~7_combout\);

-- Location: LCFF_X20_Y16_N31
\RISC_V|RISCV|Processor|ALUR|q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(1));

-- Location: LCCOMB_X19_Y16_N22
\RISC_V|PSP_C|q[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|PSP_C|q\(1) = (\reset_n~combout\ & ((GLOBAL(\RISC_V|we_en_psp~clkctrl_outclk\) & ((\RISC_V|PSP_C|q\(1)))) # (!GLOBAL(\RISC_V|we_en_psp~clkctrl_outclk\) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20_combout\,
	datab => \RISC_V|PSP_C|q\(1),
	datac => \reset_n~combout\,
	datad => \RISC_V|we_en_psp~clkctrl_outclk\,
	combout => \RISC_V|PSP_C|q\(1));

-- Location: LCCOMB_X19_Y16_N26
\RISC_V|RISCV|Processor|d_in[1]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[1]~13_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & ((\RISC_V|RAM_c|half_out[9]~0_combout\) # ((\RISC_V|RISCV|Processor|d_in[1]~12_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & 
-- (((!\RISC_V|RISCV|Processor|d_in[1]~12_combout\ & \RISC_V|PSP_C|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|half_out[9]~0_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[1]~11_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[1]~12_combout\,
	datad => \RISC_V|PSP_C|q\(1),
	combout => \RISC_V|RISCV|Processor|d_in[1]~13_combout\);

-- Location: LCCOMB_X19_Y16_N4
\RISC_V|RISCV|Processor|d_in[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[1]~14_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~12_combout\ & ((\RISC_V|RISCV|Processor|d_in[1]~13_combout\ & (\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a1\)) # (!\RISC_V|RISCV|Processor|d_in[1]~13_combout\ & 
-- ((\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a1\))))) # (!\RISC_V|RISCV|Processor|d_in[1]~12_combout\ & (((\RISC_V|RISCV|Processor|d_in[1]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a1\,
	datab => \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a1\,
	datac => \RISC_V|RISCV|Processor|d_in[1]~12_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[1]~13_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[1]~14_combout\);

-- Location: LCCOMB_X19_Y16_N2
\RISC_V|RISCV|Processor|d_in[1]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[1]~16_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~9_combout\ & (((\RISC_V|RISCV|Processor|d_in[1]~15_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~9_combout\ & ((\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- ((\RISC_V|RISCV|Processor|d_in[1]~14_combout\))) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & (\RISC_V|RISCV|Processor|ALUR|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[1]~9_combout\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(1),
	datac => \RISC_V|RISCV|Processor|d_in[1]~14_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[1]~16_combout\);

-- Location: LCCOMB_X20_Y16_N6
\RISC_V|RISCV|Processor|d_in[1]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[1]~17_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~9_combout\ & ((\RISC_V|RISCV|Processor|d_in[1]~16_combout\ & ((\RISC_V|PEP_C2|q\(1)))) # (!\RISC_V|RISCV|Processor|d_in[1]~16_combout\ & (\RISC_V|RISCV|Processor|PC|q\(1))))) # 
-- (!\RISC_V|RISCV|Processor|d_in[1]~9_combout\ & (((\RISC_V|RISCV|Processor|d_in[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(1),
	datab => \RISC_V|RISCV|Processor|d_in[1]~9_combout\,
	datac => \RISC_V|PEP_C2|q\(1),
	datad => \RISC_V|RISCV|Processor|d_in[1]~16_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[1]~17_combout\);

-- Location: LCCOMB_X20_Y16_N0
\RISC_V|RISCV|Processor|d_in[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[1]~18_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & \RISC_V|RISCV|Processor|d_in[1]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datad => \RISC_V|RISCV|Processor|d_in[1]~17_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[1]~18_combout\);

-- Location: LCFF_X16_Y15_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][1]~regout\);

-- Location: LCCOMB_X19_Y13_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][1]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][1]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][1]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][1]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~7_combout\);

-- Location: LCCOMB_X19_Y13_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][1]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][1]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][1]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][1]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~7_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~8_combout\);

-- Location: LCCOMB_X18_Y15_N28
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][1]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][1]~feeder_combout\);

-- Location: LCFF_X18_Y15_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][1]~regout\);

-- Location: LCFF_X19_Y19_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][1]~regout\);

-- Location: LCCOMB_X18_Y15_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~1_combout\ = (\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~0_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][1]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(23))))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][1]~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~0_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][1]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][1]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~1_combout\);

-- Location: LCCOMB_X23_Y15_N6
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][1]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][1]~feeder_combout\);

-- Location: LCFF_X23_Y15_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][1]~regout\);

-- Location: LCCOMB_X22_Y14_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][1]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][1]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][1]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~2_combout\);

-- Location: LCCOMB_X22_Y14_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][1]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][1]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][1]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][1]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~3_combout\);

-- Location: LCFF_X19_Y14_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][1]~regout\);

-- Location: LCFF_X19_Y19_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][1]~regout\);

-- Location: LCCOMB_X21_Y15_N12
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][1]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][1]~feeder_combout\);

-- Location: LCFF_X21_Y15_N13
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][1]~regout\);

-- Location: LCCOMB_X20_Y14_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (\RISC_V|RISCV|Processor|IRC|q\(20))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][1]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][1]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][1]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~4_combout\);

-- Location: LCCOMB_X19_Y14_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][1]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][1]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][1]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][1]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~4_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~5_combout\);

-- Location: LCCOMB_X18_Y14_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~3_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~3_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~5_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~6_combout\);

-- Location: LCCOMB_X18_Y14_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~8_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~1_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~8_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~1_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~6_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~9_combout\);

-- Location: LCCOMB_X21_Y13_N14
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][1]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][1]~feeder_combout\);

-- Location: LCFF_X21_Y13_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][1]~regout\);

-- Location: LCCOMB_X21_Y13_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~17_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][1]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][1]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][1]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~17_combout\);

-- Location: LCCOMB_X21_Y13_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~18_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~17_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][1]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~17_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][1]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][1]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][1]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~17_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~18_combout\);

-- Location: LCFF_X21_Y17_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][1]~regout\);

-- Location: LCCOMB_X23_Y17_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~10_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][1]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][1]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][1]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][1]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(21),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~10_combout\);

-- Location: LCFF_X22_Y18_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][1]~regout\);

-- Location: LCCOMB_X21_Y17_N18
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~11_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~10_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][1]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~10_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][1]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][1]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~10_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][1]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~11_combout\);

-- Location: LCCOMB_X22_Y15_N6
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][1]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][1]~feeder_combout\);

-- Location: LCFF_X22_Y15_N7
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][1]~regout\);

-- Location: LCFF_X21_Y17_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[1]~18_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][1]~regout\);

-- Location: LCCOMB_X21_Y16_N2
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~12_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|IRC|q\(21))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][1]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][1]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][1]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~12_combout\);

-- Location: LCCOMB_X21_Y16_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~13_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~12_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][1]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~12_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][1]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][1]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][1]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(22),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~12_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~13_combout\);

-- Location: LCCOMB_X20_Y17_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~14_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][1]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][1]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][1]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~14_combout\);

-- Location: LCCOMB_X21_Y19_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~14_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][1]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~14_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][1]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][1]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][1]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~14_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~15_combout\);

-- Location: LCCOMB_X21_Y16_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~16_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~13_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~13_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~15_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~16_combout\);

-- Location: LCCOMB_X21_Y16_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~19_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~16_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~18_combout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~16_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~11_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~18_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~11_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~16_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~19_combout\);

-- Location: LCCOMB_X19_Y16_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~9_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~19_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20_combout\);

-- Location: LCCOMB_X13_Y12_N20
\RISC_V|RISCV|Processor|shamt[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|shamt[1]~1_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(21))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(21),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20_combout\,
	combout => \RISC_V|RISCV|Processor|shamt[1]~1_combout\);

-- Location: LCCOMB_X10_Y16_N30
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~34_combout\ = (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(0))) # 
-- (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(0),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(2),
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X10_Y16_N28
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~35_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~34_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_a\(1) & (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- !\RISC_V|RISCV|Processor|shamt[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(1),
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~34_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X11_Y12_N0
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~36_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~35_combout\ & !\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~35_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X22_Y16_N24
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:2:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:2:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|c_i_mas_1~0_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_a\(2) $ 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|c_i_mas_1~0_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(2),
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:2:i_1|s_i~combout\);

-- Location: LCCOMB_X22_Y16_N6
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~6_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:2:i_1|s_i~combout\)) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:2:i_1|s_i~combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~20_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~6_combout\);

-- Location: LCCOMB_X22_Y16_N28
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~7_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~6_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~12_combout\)) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~6_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~36_combout\))))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~12_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~36_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~6_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~7_combout\);

-- Location: LCCOMB_X10_Y12_N12
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~1_combout\ = (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(8))) # 
-- (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(8),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(6),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~1_combout\);

-- Location: LCCOMB_X10_Y12_N10
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~3_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~1_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~2_combout\ & 
-- \RISC_V|RISCV|Processor|shamt[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~2_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~3_combout\);

-- Location: LCCOMB_X11_Y12_N28
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~1_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\)) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~3_combout\))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~4_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~1_combout\);

-- Location: LCCOMB_X11_Y13_N10
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\ = (\RISC_V|RISCV|Processor|shamt[3]~3_combout\) # ((!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & \RISC_V|RISCV|Processor|shamt[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\);

-- Location: LCCOMB_X12_Y19_N28
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~0_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(5))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(5),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(4),
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~0_combout\);

-- Location: LCCOMB_X11_Y12_N6
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~5_combout\) # 
-- ((!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~1_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~5_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~2_combout\);

-- Location: LCCOMB_X22_Y16_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~9_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~2_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~7_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~9_combout\);

-- Location: LCCOMB_X22_Y16_N4
\RISC_V|RISCV|Processor|ALUR|q[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALUR|q[2]~feeder_combout\ = \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~9_combout\,
	combout => \RISC_V|RISCV|Processor|ALUR|q[2]~feeder_combout\);

-- Location: LCFF_X22_Y16_N5
\RISC_V|RISCV|Processor|ALUR|q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALUR|q[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(2));

-- Location: LCCOMB_X19_Y16_N12
\RISC_V|RISCV|Processor|d_in[2]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[2]~34_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~12_combout\ & ((\RISC_V|RISCV|Processor|d_in[1]~11_combout\) # ((\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2~portbdataout\)))) # 
-- (!\RISC_V|RISCV|Processor|d_in[1]~12_combout\ & (!\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & (\RISC_V|PSP_C|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[1]~12_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[1]~11_combout\,
	datac => \RISC_V|PSP_C|q\(2),
	datad => \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2~portbdataout\,
	combout => \RISC_V|RISCV|Processor|d_in[2]~34_combout\);

-- Location: LCCOMB_X19_Y16_N10
\RISC_V|RISCV|Processor|d_in[2]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[2]~35_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & ((\RISC_V|RISCV|Processor|d_in[2]~34_combout\ & ((\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2~portbdataout\))) # 
-- (!\RISC_V|RISCV|Processor|d_in[2]~34_combout\ & (\RISC_V|RAM_c|half_out[10]~4_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & (((\RISC_V|RISCV|Processor|d_in[2]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|half_out[10]~4_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[1]~11_combout\,
	datac => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2~portbdataout\,
	datad => \RISC_V|RISCV|Processor|d_in[2]~34_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[2]~35_combout\);

-- Location: LCCOMB_X19_Y16_N8
\RISC_V|RISCV|Processor|d_in[2]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[2]~36_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~9_combout\ & (\RISC_V|RISCV|Processor|d_in[1]~15_combout\)) # (!\RISC_V|RISCV|Processor|d_in[1]~9_combout\ & ((\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- ((\RISC_V|RISCV|Processor|d_in[2]~35_combout\))) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & (\RISC_V|RISCV|Processor|ALUR|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|d_in[1]~9_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(2),
	datad => \RISC_V|RISCV|Processor|d_in[2]~35_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[2]~36_combout\);

-- Location: LCCOMB_X22_Y16_N10
\RISC_V|RISCV|Processor|d_in[2]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[2]~37_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~9_combout\ & ((\RISC_V|RISCV|Processor|d_in[2]~36_combout\ & ((\RISC_V|PEP_C2|q\(2)))) # (!\RISC_V|RISCV|Processor|d_in[2]~36_combout\ & (\RISC_V|RISCV|Processor|PC|q\(2))))) # 
-- (!\RISC_V|RISCV|Processor|d_in[1]~9_combout\ & (((\RISC_V|RISCV|Processor|d_in[2]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(2),
	datab => \RISC_V|RISCV|Processor|d_in[1]~9_combout\,
	datac => \RISC_V|PEP_C2|q\(2),
	datad => \RISC_V|RISCV|Processor|d_in[2]~36_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[2]~37_combout\);

-- Location: LCCOMB_X22_Y16_N0
\RISC_V|RISCV|Processor|d_in[2]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[2]~38_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & \RISC_V|RISCV|Processor|d_in[2]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datad => \RISC_V|RISCV|Processor|d_in[2]~37_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[2]~38_combout\);

-- Location: LCFF_X19_Y18_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][2]~regout\);

-- Location: LCFF_X18_Y18_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][2]~regout\);

-- Location: LCCOMB_X18_Y18_N28
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][2]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][2]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][2]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][2]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~0_combout\);

-- Location: LCCOMB_X19_Y18_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~0_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][2]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~0_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][2]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][2]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][2]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~0_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~1_combout\);

-- Location: LCCOMB_X20_Y14_N26
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][2]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][2]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][2]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][2]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~4_combout\);

-- Location: LCCOMB_X19_Y19_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][2]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][2]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(20),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][2]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][2]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~4_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~5_combout\);

-- Location: LCFF_X23_Y15_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][2]~regout\);

-- Location: LCFF_X23_Y15_N21
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][2]~regout\);

-- Location: LCCOMB_X23_Y14_N0
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][2]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][2]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][2]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][2]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~2_combout\);

-- Location: LCCOMB_X23_Y15_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][2]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][2]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][2]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][2]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~3_combout\);

-- Location: LCCOMB_X19_Y19_N14
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|IRC|q\(22))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~3_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|IRC|q\(22),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~5_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~3_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~6_combout\);

-- Location: LCCOMB_X22_Y12_N10
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][2]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[2]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][2]~feeder_combout\);

-- Location: LCFF_X22_Y12_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][2]~regout\);

-- Location: LCFF_X23_Y13_N29
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[2]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][2]~regout\);

-- Location: LCCOMB_X22_Y12_N6
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][2]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][2]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][2]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][2]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~7_combout\);

-- Location: LCCOMB_X22_Y12_N4
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][2]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][2]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][2]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][2]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~7_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~8_combout\);

-- Location: LCCOMB_X19_Y19_N8
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~8_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~1_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(21),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~1_combout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~6_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~8_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~9_combout\);

-- Location: LCCOMB_X19_Y19_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~20_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~9_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~19_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~20_combout\);

-- Location: LCCOMB_X19_Y16_N14
\RISC_V|PSP_C|q[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|PSP_C|q\(2) = (\reset_n~combout\ & ((GLOBAL(\RISC_V|we_en_psp~clkctrl_outclk\) & (\RISC_V|PSP_C|q\(2))) # (!GLOBAL(\RISC_V|we_en_psp~clkctrl_outclk\) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux61~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_n~combout\,
	datab => \RISC_V|PSP_C|q\(2),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~20_combout\,
	datad => \RISC_V|we_en_psp~clkctrl_outclk\,
	combout => \RISC_V|PSP_C|q\(2));

-- Location: LCCOMB_X20_Y12_N14
\RegistroDisplays|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|Equal1~0_combout\ = (\RISC_V|PSP_C|q\(5)) # ((\RISC_V|PSP_C|q\(2)) # (!\RISC_V|PSP_C|q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(5),
	datab => \RISC_V|PSP_C|q\(2),
	datad => \RISC_V|PSP_C|q\(6),
	combout => \RegistroDisplays|Equal1~0_combout\);

-- Location: LCCOMB_X21_Y10_N10
\Guardar_valor_e_p|q[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Guardar_valor_e_p|q[7]~1_combout\ = (\Recept|i1|estado_act.bien2~regout\) # ((!\RegistroDisplays|Equal1~0_combout\ & (!\RISC_V|PSP_C|q\(7) & \RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Recept|i1|estado_act.bien2~regout\,
	datab => \RegistroDisplays|Equal1~0_combout\,
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~0_combout\,
	combout => \Guardar_valor_e_p|q[7]~1_combout\);

-- Location: LCFF_X21_Y10_N27
\Guardar_valor_e_p|q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Guardar_valor_e_p|q[0]~3_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \Guardar_valor_e_p|q[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Guardar_valor_e_p|q\(0));

-- Location: LCCOMB_X20_Y15_N26
\RISC_V|PEP_C1|q[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|PEP_C1|q[0]~feeder_combout\ = \Guardar_valor_e_p|q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Guardar_valor_e_p|q\(0),
	combout => \RISC_V|PEP_C1|q[0]~feeder_combout\);

-- Location: LCFF_X20_Y15_N27
\RISC_V|PEP_C1|q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|PEP_C1|q[0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|PEP_C1|q\(0));

-- Location: LCFF_X20_Y15_N31
\RISC_V|PEP_C2|q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|PEP_C1|q\(0),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|PEP_C2|q\(0));

-- Location: LCCOMB_X20_Y15_N12
\RISC_V|RISCV|Processor|d_in[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[0]~19_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & ((\RISC_V|RAM_c|half_out[8]~1_combout\) # ((\RISC_V|RISCV|Processor|d_in[1]~12_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~11_combout\ & 
-- (((!\RISC_V|RISCV|Processor|d_in[1]~12_combout\ & \RISC_V|PSP_C|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|half_out[8]~1_combout\,
	datab => \RISC_V|RISCV|Processor|d_in[1]~11_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[1]~12_combout\,
	datad => \RISC_V|PSP_C|q\(0),
	combout => \RISC_V|RISCV|Processor|d_in[0]~19_combout\);

-- Location: LCCOMB_X20_Y15_N22
\RISC_V|RISCV|Processor|d_in[0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[0]~20_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~12_combout\ & ((\RISC_V|RISCV|Processor|d_in[0]~19_combout\ & ((\RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0~portbdataout\))) # 
-- (!\RISC_V|RISCV|Processor|d_in[0]~19_combout\ & (\RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0~portbdataout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~12_combout\ & (((\RISC_V|RISCV|Processor|d_in[0]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datab => \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datac => \RISC_V|RISCV|Processor|d_in[1]~12_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[0]~19_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[0]~20_combout\);

-- Location: LCCOMB_X20_Y15_N0
\RISC_V|RISCV|Processor|d_in[0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[0]~21_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & (((\RISC_V|RISCV|Processor|d_in[1]~9_combout\) # (\RISC_V|RISCV|Processor|d_in[0]~20_combout\)))) # (!\RISC_V|RISCV|Processor|d_in[1]~15_combout\ & 
-- (\RISC_V|RISCV|Processor|ALUR|q\(0) & (!\RISC_V|RISCV|Processor|d_in[1]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(0),
	datab => \RISC_V|RISCV|Processor|d_in[1]~15_combout\,
	datac => \RISC_V|RISCV|Processor|d_in[1]~9_combout\,
	datad => \RISC_V|RISCV|Processor|d_in[0]~20_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[0]~21_combout\);

-- Location: LCCOMB_X20_Y15_N30
\RISC_V|RISCV|Processor|d_in[0]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[0]~22_combout\ = (\RISC_V|RISCV|Processor|d_in[1]~9_combout\ & ((\RISC_V|RISCV|Processor|d_in[0]~21_combout\ & ((\RISC_V|PEP_C2|q\(0)))) # (!\RISC_V|RISCV|Processor|d_in[0]~21_combout\ & (\RISC_V|RISCV|Processor|PC|q\(0))))) # 
-- (!\RISC_V|RISCV|Processor|d_in[1]~9_combout\ & (((\RISC_V|RISCV|Processor|d_in[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|PC|q\(0),
	datab => \RISC_V|RISCV|Processor|d_in[1]~9_combout\,
	datac => \RISC_V|PEP_C2|q\(0),
	datad => \RISC_V|RISCV|Processor|d_in[0]~21_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[0]~22_combout\);

-- Location: LCCOMB_X20_Y15_N4
\RISC_V|RISCV|Processor|d_in[0]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|d_in[0]~23_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\ & \RISC_V|RISCV|Processor|d_in[0]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.lui3~regout\,
	datad => \RISC_V|RISCV|Processor|d_in[0]~22_combout\,
	combout => \RISC_V|RISCV|Processor|d_in[0]~23_combout\);

-- Location: LCFF_X21_Y15_N25
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][0]~regout\);

-- Location: LCFF_X20_Y14_N23
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][0]~regout\);

-- Location: LCCOMB_X20_Y14_N22
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~4_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][0]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][0]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][0]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~4_combout\);

-- Location: LCCOMB_X20_Y13_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~5_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~4_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][0]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~4_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][0]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][0]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][0]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(20),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~4_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~5_combout\);

-- Location: LCCOMB_X21_Y14_N14
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][0]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[0]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][0]~feeder_combout\);

-- Location: LCFF_X21_Y14_N15
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][0]~regout\);

-- Location: LCFF_X22_Y14_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][0]~regout\);

-- Location: LCCOMB_X22_Y14_N30
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~2_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(20) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][0]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(23))))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][0]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][0]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(20),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][0]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~2_combout\);

-- Location: LCCOMB_X21_Y14_N16
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~3_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~2_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][0]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~2_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][0]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][0]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][0]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~2_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~3_combout\);

-- Location: LCCOMB_X21_Y13_N12
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~6_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(22) & ((\RISC_V|RISCV|Processor|IRC|q\(21)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~3_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(22) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(21) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(22),
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~5_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~3_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~6_combout\);

-- Location: LCCOMB_X19_Y13_N8
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][0]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[0]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[0]~23_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][0]~feeder_combout\);

-- Location: LCFF_X19_Y13_N9
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][0]~regout\);

-- Location: LCCOMB_X19_Y13_N20
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~7_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|IRC|q\(20))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|IRC|q\(20) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][0]~regout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(20) & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][0]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][0]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~7_combout\);

-- Location: LCCOMB_X20_Y19_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(23) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~7_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][0]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~7_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][0]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(23) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(23),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][0]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~7_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][0]~regout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~8_combout\);

-- Location: LCCOMB_X20_Y15_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~9_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(21) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~6_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~8_combout\))) # 
-- (!\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~6_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~1_combout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(21) & (((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~1_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(21),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~6_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~8_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~9_combout\);

-- Location: LCCOMB_X20_Y15_N10
\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~20_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & (\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~9_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~9_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~19_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~20_combout\);

-- Location: LCCOMB_X12_Y19_N0
\RISC_V|RISCV|Processor|shamt[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|shamt[0]~0_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(20)))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~20_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(20),
	combout => \RISC_V|RISCV|Processor|shamt[0]~0_combout\);

-- Location: LCCOMB_X10_Y13_N0
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~8_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~7_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~7_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~4_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~8_combout\);

-- Location: LCCOMB_X19_Y15_N30
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:6:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:6:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_a\(6) $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:5:i_1|c_i_mas_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(6),
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:5:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:6:i_1|s_i~combout\);

-- Location: LCCOMB_X11_Y12_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~0_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:6:i_1|s_i~combout\) # 
-- ((!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:6:i_1|s_i~combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~47_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~0_combout\);

-- Location: LCCOMB_X13_Y16_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~4_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a\(6) & \RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\)) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(6) & ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(6) & (\RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(6),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~4_combout\);

-- Location: LCCOMB_X13_Y16_N22
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~5_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~4_combout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~54_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~4_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~54_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~5_combout\);

-- Location: LCCOMB_X11_Y12_N4
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~1_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~5_combout\))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~46_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~46_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~5_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~1_combout\);

-- Location: LCCOMB_X11_Y12_N10
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~1_combout\) # (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~3_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~2_combout\);

-- Location: LCCOMB_X13_Y12_N28
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~3_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~55_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~8_combout\))))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~55_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~8_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~3_combout\);

-- Location: LCCOMB_X14_Y14_N20
\RISC_V|RISCV|Processor|pc_in[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[6]~5_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (\RISC_V|RISCV|Processor|ALUR|q\(6))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (((\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALUR|q\(6),
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~3_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[6]~5_combout\);

-- Location: LCFF_X19_Y14_N21
\RISC_V|RISCV|Processor|IRC|q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a23\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(23));

-- Location: LCCOMB_X11_Y14_N10
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\ = ((\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & (\RISC_V|RISCV|Processor|IRC|q\(23))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & 
-- ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\);

-- Location: LCCOMB_X9_Y13_N14
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~7_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(13))) # (!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(13),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(11),
	datad => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~7_combout\);

-- Location: LCCOMB_X9_Y13_N22
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~28_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~27_combout\)) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~27_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~7_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~28_combout\);

-- Location: LCCOMB_X12_Y12_N20
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~5_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~28_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~23_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~28_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~5_combout\);

-- Location: LCCOMB_X12_Y12_N10
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~6_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~5_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~60_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~5_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~4_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~4_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~5_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~60_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~6_combout\);

-- Location: LCFF_X12_Y12_N11
\RISC_V|RISCV|Processor|ALUR|q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(7));

-- Location: LCCOMB_X15_Y14_N28
\RISC_V|RISCV|Processor|pc_in[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[7]~7_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (((\RISC_V|RISCV|Processor|ALUR|q\(7))))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~6_combout\ & ((\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~6_combout\,
	datab => \RISC_V|RISCV|Processor|ALUR|q\(7),
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	combout => \RISC_V|RISCV|Processor|pc_in[7]~7_combout\);

-- Location: LCFF_X15_Y14_N29
\RISC_V|RISCV|Processor|PC|q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|pc_in[7]~7_combout\,
	ena => \RISC_V|RISCV|Processor|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC|q\(7));

-- Location: LCFF_X15_Y14_N3
\RISC_V|RISCV|Processor|PC_IRC|q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|PC|q\(7),
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|PC_IRC|q\(7));

-- Location: LCCOMB_X15_Y14_N2
\RISC_V|RISCV|Processor|entrada_alu_a[7]~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~170_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (\RISC_V|RISCV|Processor|PC|q\(7) & ((\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\ & (((\RISC_V|RISCV|Processor|PC_IRC|q\(7)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~22_combout\,
	datab => \RISC_V|RISCV|Processor|PC|q\(7),
	datac => \RISC_V|RISCV|Processor|PC_IRC|q\(7),
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~170_combout\);

-- Location: LCCOMB_X21_Y17_N8
\RISC_V|RISCV|Processor|entrada_alu_a[7]~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~167_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][7]~regout\) # (\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][7]~regout\ & ((!\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][7]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][7]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~167_combout\);

-- Location: LCFF_X23_Y19_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][7]~regout\);

-- Location: LCCOMB_X21_Y17_N6
\RISC_V|RISCV|Processor|entrada_alu_a[7]~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~168_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[7]~167_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][7]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[7]~167_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][7]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[7]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][7]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[7]~167_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][7]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~168_combout\);

-- Location: LCFF_X16_Y19_N17
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][7]~regout\);

-- Location: LCFF_X26_Y17_N31
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][7]~regout\);

-- Location: LCCOMB_X23_Y20_N0
\RISC_V|RISCV|Processor|entrada_alu_a[7]~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~162_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][7]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(18))))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][7]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][7]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][7]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(18),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~162_combout\);

-- Location: LCCOMB_X22_Y21_N26
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][7]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][7]~feeder_combout\);

-- Location: LCFF_X22_Y21_N27
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][7]~regout\);

-- Location: LCCOMB_X22_Y21_N14
\RISC_V|RISCV|Processor|entrada_alu_a[7]~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~163_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[7]~162_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][7]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[7]~162_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][7]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[7]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][7]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[7]~162_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][7]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~163_combout\);

-- Location: LCCOMB_X22_Y19_N2
\RISC_V|RISCV|Processor|entrada_alu_a[7]~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~164_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][7]~regout\) # ((\RISC_V|RISCV|Processor|IRC|q\(17))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][7]~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][7]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][7]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(17),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~164_combout\);

-- Location: LCCOMB_X22_Y19_N4
\RISC_V|RISCV|Processor|entrada_alu_a[7]~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~165_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[7]~164_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][7]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[7]~164_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][7]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[7]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][7]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][7]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[7]~164_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~165_combout\);

-- Location: LCCOMB_X22_Y13_N14
\RISC_V|RISCV|Processor|entrada_alu_a[7]~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~166_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_a[7]~163_combout\) # ((\RISC_V|RISCV|Processor|IRC|q\(16))))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (((\RISC_V|RISCV|Processor|entrada_alu_a[7]~165_combout\ & !\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[7]~163_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[7]~165_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~166_combout\);

-- Location: LCFF_X21_Y17_N3
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][7]~regout\);

-- Location: LCCOMB_X24_Y19_N10
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][7]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][7]~feeder_combout\);

-- Location: LCFF_X24_Y19_N11
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][7]~regout\);

-- Location: LCCOMB_X21_Y17_N2
\RISC_V|RISCV|Processor|entrada_alu_a[7]~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~160_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17)) # ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][7]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & 
-- (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][7]~regout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][7]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~160_combout\);

-- Location: LCCOMB_X22_Y21_N24
\RISC_V|RISCV|Processor|entrada_alu_a[7]~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~161_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[7]~160_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][7]~regout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[7]~160_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][7]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & (((\RISC_V|RISCV|Processor|entrada_alu_a[7]~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(17),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][7]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[7]~160_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][7]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~161_combout\);

-- Location: LCCOMB_X22_Y13_N20
\RISC_V|RISCV|Processor|entrada_alu_a[7]~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~169_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[7]~166_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[7]~168_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[7]~166_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[7]~161_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[7]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(16),
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[7]~168_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[7]~166_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[7]~161_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~169_combout\);

-- Location: LCCOMB_X19_Y12_N0
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][7]~feeder_combout\ = \RISC_V|RISCV|Processor|d_in[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][7]~feeder_combout\);

-- Location: LCFF_X19_Y12_N1
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][7]~regout\);

-- Location: LCCOMB_X19_Y12_N24
\RISC_V|RISCV|Processor|entrada_alu_a[7]~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~153_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[7]~152_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][7]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(15))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[7]~152_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][7]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[7]~152_combout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][7]~regout\,
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][7]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~153_combout\);

-- Location: LCFF_X15_Y12_N5
\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|d_in[7]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][7]~regout\);

-- Location: LCCOMB_X15_Y12_N10
\RISC_V|RISCV|Processor|entrada_alu_a[7]~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~154_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(15) & (((\RISC_V|RISCV|Processor|IRC|q\(16)) # (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][7]~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][7]~regout\ & (!\RISC_V|RISCV|Processor|IRC|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(15),
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][7]~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(16),
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][7]~regout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~154_combout\);

-- Location: LCCOMB_X19_Y11_N2
\RISC_V|RISCV|Processor|entrada_alu_a[7]~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~155_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|entrada_alu_a[7]~154_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][7]~regout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[7]~154_combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][7]~regout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|entrada_alu_a[7]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][7]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][7]~regout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[7]~154_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~155_combout\);

-- Location: LCCOMB_X19_Y12_N26
\RISC_V|RISCV|Processor|entrada_alu_a[7]~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~156_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & (\RISC_V|RISCV|Processor|IRC|q\(17))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|IRC|q\(17) & 
-- (\RISC_V|RISCV|Processor|entrada_alu_a[7]~153_combout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_a[7]~155_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(18),
	datab => \RISC_V|RISCV|Processor|IRC|q\(17),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[7]~153_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[7]~155_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~156_combout\);

-- Location: LCCOMB_X15_Y20_N20
\RISC_V|RISCV|Processor|entrada_alu_a[7]~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~150_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(16) & (((\RISC_V|RISCV|Processor|IRC|q\(15))))) # (!\RISC_V|RISCV|Processor|IRC|q\(16) & ((\RISC_V|RISCV|Processor|IRC|q\(15) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][7]~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(15) & ((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][7]~regout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(16),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][7]~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(15),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~150_combout\);

-- Location: LCCOMB_X15_Y18_N30
\RISC_V|RISCV|Processor|entrada_alu_a[7]~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~151_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a[7]~150_combout\ & (((\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][7]~regout\) # (!\RISC_V|RISCV|Processor|IRC|q\(16))))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[7]~150_combout\ & (\RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][7]~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][7]~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][7]~regout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[7]~150_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(16),
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~151_combout\);

-- Location: LCCOMB_X16_Y15_N22
\RISC_V|RISCV|Processor|entrada_alu_a[7]~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a[7]~159_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(18) & ((\RISC_V|RISCV|Processor|entrada_alu_a[7]~156_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[7]~158_combout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a[7]~156_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[7]~151_combout\))))) # (!\RISC_V|RISCV|Processor|IRC|q\(18) & (((\RISC_V|RISCV|Processor|entrada_alu_a[7]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[7]~158_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(18),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[7]~156_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[7]~151_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a[7]~159_combout\);

-- Location: LCCOMB_X16_Y15_N4
\RISC_V|RISCV|Processor|entrada_alu_a[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_a\(7) = (\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[7]~170_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a[7]~170_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a[7]~169_combout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a[7]~170_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a[7]~159_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a[22]~20_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a[7]~170_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_a[7]~169_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a[7]~159_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_a\(7));

-- Location: LCCOMB_X10_Y12_N0
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~40_combout\ = (\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & ((\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(8)))) # 
-- (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(7),
	datac => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(8),
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~40_combout\);

-- Location: LCCOMB_X12_Y19_N22
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~21_combout\ = (\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(6))) # (!\RISC_V|RISCV|Processor|shamt[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(6),
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(5),
	datad => \RISC_V|RISCV|Processor|shamt[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~21_combout\);

-- Location: LCCOMB_X11_Y13_N4
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~41_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~40_combout\) # ((!\RISC_V|RISCV|Processor|shamt[1]~1_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~40_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[1]~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~21_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~41_combout\);

-- Location: LCCOMB_X11_Y13_N22
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~42_combout\) # 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~41_combout\ & 
-- !\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~42_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~41_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~2_combout\);

-- Location: LCCOMB_X12_Y16_N26
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~4_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_a\(5) & \RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\)) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(5) & ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(5) & ((\RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(5),
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~4_combout\);

-- Location: LCCOMB_X11_Y13_N2
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~5_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~4_combout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~56_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~4_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~56_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~5_combout\);

-- Location: LCCOMB_X12_Y16_N22
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:5:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:5:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(5) $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:4:i_1|c_i_mas_1~0_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(5),
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:4:i_1|c_i_mas_1~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:5:i_1|s_i~combout\);

-- Location: LCCOMB_X11_Y13_N26
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~0_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:5:i_1|s_i~combout\)) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~49_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:5:i_1|s_i~combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~0_combout\);

-- Location: LCCOMB_X11_Y13_N20
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~1_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~5_combout\))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~49_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~49_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~5_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~1_combout\);

-- Location: LCCOMB_X11_Y13_N12
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~3_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~57_combout\) # 
-- ((!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~1_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~57_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~3_combout\);

-- Location: LCCOMB_X11_Y13_N28
\RISC_V|RISCV|Processor|ALUR|q[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALUR|q[5]~feeder_combout\ = \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALUR|q[5]~feeder_combout\);

-- Location: LCFF_X11_Y13_N29
\RISC_V|RISCV|Processor|ALUR|q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALUR|q[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(5));

-- Location: LCCOMB_X15_Y11_N10
\RISC_V|RISCV|Processor|pc_in[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[5]~6_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (((\RISC_V|RISCV|Processor|ALUR|q\(5))))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(5),
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~3_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[5]~6_combout\);

-- Location: LCFF_X19_Y16_N17
\RISC_V|RISCV|Processor|IRC|q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a24\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(24));

-- Location: LCCOMB_X18_Y15_N24
\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(24) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~9_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(24) & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(24),
	datac => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~19_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~9_combout\,
	combout => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\);

-- Location: LCCOMB_X11_Y14_N0
\RISC_V|RISCV|Processor|shamt[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|shamt[3]~3_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & ((\RISC_V|RISCV|Processor|IRC|q\(23)))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & 
-- (\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\,
	datab => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(23),
	combout => \RISC_V|RISCV|Processor|shamt[3]~3_combout\);

-- Location: LCCOMB_X12_Y12_N22
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & ((\RISC_V|RISCV|Processor|shamt[3]~3_combout\) # (\RISC_V|RISCV|Processor|shamt[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[3]~3_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\);

-- Location: LCCOMB_X9_Y15_N26
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~4_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\ & \RISC_V|RISCV|Processor|entrada_alu_a\(4))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(4)))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(4),
	datac => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~4_combout\);

-- Location: LCCOMB_X10_Y15_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~5_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~4_combout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~51_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~4_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~51_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~5_combout\);

-- Location: LCCOMB_X9_Y15_N10
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:4:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:4:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:3:i_1|c_i_mas_1~0_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:3:i_1|c_i_mas_1~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(4),
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:4:i_1|s_i~combout\);

-- Location: LCCOMB_X9_Y15_N24
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~0_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:4:i_1|s_i~combout\) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~44_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~44_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:4:i_1|s_i~combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~0_combout\);

-- Location: LCCOMB_X10_Y15_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~1_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~5_combout\))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~43_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\ & 
-- (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~43_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~5_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~1_combout\);

-- Location: LCCOMB_X10_Y12_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~1_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~36_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~2_combout\);

-- Location: LCCOMB_X11_Y12_N26
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~3_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~53_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~31_combout\))))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~53_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~31_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~3_combout\);

-- Location: LCFF_X11_Y12_N27
\RISC_V|RISCV|Processor|ALUR|q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(4));

-- Location: LCCOMB_X15_Y11_N18
\RISC_V|RISCV|Processor|pc_in[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[4]~4_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (((\RISC_V|RISCV|Processor|ALUR|q\(4))))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(4),
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~3_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[4]~4_combout\);

-- Location: LCFF_X16_Y11_N13
\RISC_V|RISCV|Processor|IRC|q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a12\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(12));

-- Location: LCCOMB_X16_Y11_N18
\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(12) & ((\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\) # (\RISC_V|RISCV|MaquinaEstados|estado_act.Arit3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Arit3~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(12),
	combout => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\);

-- Location: LCCOMB_X13_Y12_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(14) & (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (!\RISC_V|RISCV|Processor|shamt[4]~4_combout\ & !\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(14),
	datab => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datac => \RISC_V|RISCV|Processor|shamt[4]~4_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\);

-- Location: LCCOMB_X12_Y12_N24
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~0_combout\ = (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~23_combout\) # 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\)))) # (!\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~24_combout\ & 
-- !\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~23_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~24_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~0_combout\);

-- Location: LCCOMB_X12_Y12_N26
\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~10_combout\ = (\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~26_combout\))) # (!\RISC_V|RISCV|Processor|shamt[2]~2_combout\ & 
-- (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~28_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~26_combout\,
	datad => \RISC_V|RISCV|Processor|shamt[2]~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~10_combout\);

-- Location: LCCOMB_X12_Y12_N4
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~1_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~10_combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~21_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~21_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~10_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~1_combout\);

-- Location: LCCOMB_X18_Y11_N28
\RISC_V|RISCV|Processor|entrada_alu_b[3]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[3]~83_combout\ = (\RISC_V|RISCV|Processor|GeneradorInm|inmediato~1_combout\ & (((\RISC_V|RISCV|Processor|IRC|q\(10) & \RISC_V|RISCV|Processor|entrada_alu_b[4]~99_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|GeneradorInm|inmediato~1_combout\ & ((\RISC_V|RISCV|Processor|IRC|q\(23)) # ((\RISC_V|RISCV|Processor|IRC|q\(10) & \RISC_V|RISCV|Processor|entrada_alu_b[4]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|GeneradorInm|inmediato~1_combout\,
	datab => \RISC_V|RISCV|Processor|IRC|q\(23),
	datac => \RISC_V|RISCV|Processor|IRC|q\(10),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[4]~99_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[3]~83_combout\);

-- Location: LCCOMB_X19_Y15_N24
\RISC_V|RISCV|Processor|entrada_alu_b[3]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & ((\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[3]~83_combout\)) # 
-- (!\RISC_V|RISCV|MaquinaEstados|WideOr9~combout\ & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|WideOr9~combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[3]~83_combout\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\);

-- Location: LCCOMB_X19_Y15_N10
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:3:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:3:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(3) $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:2:i_1|c_i_mas_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(3),
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:2:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:3:i_1|s_i~combout\);

-- Location: LCCOMB_X12_Y12_N14
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~2_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:3:i_1|s_i~combout\))) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~34_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~34_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:3:i_1|s_i~combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~2_combout\);

-- Location: LCCOMB_X13_Y16_N4
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~5_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (((\RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\ & \RISC_V|RISCV|Processor|entrada_alu_a\(3))) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(3)))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(3),
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~5_combout\);

-- Location: LCCOMB_X13_Y16_N30
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~6_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~5_combout\ & ((\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\) # ((\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~15_combout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~5_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~15_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~6_combout\);

-- Location: LCCOMB_X12_Y12_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~3_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~2_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~6_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\)))) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~37_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~37_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~6_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~3_combout\);

-- Location: LCCOMB_X13_Y12_N24
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~4_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~1_combout\)) # (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~3_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~4_combout\);

-- Location: LCFF_X13_Y12_N7
\RISC_V|RISCV|Processor|ALUR|q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(3));

-- Location: LCCOMB_X15_Y11_N12
\RISC_V|RISCV|Processor|pc_in[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[3]~1_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (((\RISC_V|RISCV|Processor|ALUR|q\(3))))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(3),
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~4_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[3]~1_combout\);

-- Location: LCFF_X18_Y11_N5
\RISC_V|RISCV|Processor|IRC|q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a6\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(6));

-- Location: LCCOMB_X16_Y11_N2
\RISC_V|RISCV|MaquinaEstados|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector8~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(6) & (\RISC_V|RISCV|MaquinaEstados|Selector4~2_combout\ & !\RISC_V|RISCV|Processor|IRC|q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(6),
	datac => \RISC_V|RISCV|MaquinaEstados|Selector4~2_combout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(2),
	combout => \RISC_V|RISCV|MaquinaEstados|Selector8~0_combout\);

-- Location: LCFF_X16_Y11_N3
\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|MaquinaEstados|Selector8~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\);

-- Location: LCCOMB_X22_Y16_N20
\RISC_V|RISCV|Processor|pc_in[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|pc_in[2]~0_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & (((\RISC_V|RISCV|Processor|ALUR|q\(2))))) # (!\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & 
-- (\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datac => \RISC_V|RISCV|Processor|ALUR|q\(2),
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~9_combout\,
	combout => \RISC_V|RISCV|Processor|pc_in[2]~0_combout\);

-- Location: LCFF_X18_Y11_N11
\RISC_V|RISCV|Processor|IRC|q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0~portadataout\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(0));

-- Location: LCCOMB_X18_Y10_N12
\RISC_V|RISCV|MaquinaEstados|estado_sig~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|estado_sig~15_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(0) & \RISC_V|RISCV|Processor|IRC|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(0),
	datad => \RISC_V|RISCV|Processor|IRC|q\(1),
	combout => \RISC_V|RISCV|MaquinaEstados|estado_sig~15_combout\);

-- Location: LCCOMB_X18_Y10_N10
\RISC_V|RISCV|MaquinaEstados|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector11~0_combout\ = (\RISC_V|RISCV|MaquinaEstados|Equal2~0_combout\ & (\RISC_V|RISCV|MaquinaEstados|estado_sig~15_combout\ & (\RISC_V|RISCV|MaquinaEstados|estado_act.lwsw3~regout\ & !\RISC_V|RISCV|Processor|IRC|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Equal2~0_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_sig~15_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.lwsw3~regout\,
	datad => \RISC_V|RISCV|Processor|IRC|q\(4),
	combout => \RISC_V|RISCV|MaquinaEstados|Selector11~0_combout\);

-- Location: LCFF_X18_Y10_N11
\RISC_V|RISCV|MaquinaEstados|estado_act.lw4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|MaquinaEstados|Selector11~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|MaquinaEstados|estado_act.lw4~regout\);

-- Location: LCCOMB_X16_Y11_N30
\RISC_V|RISCV|MaquinaEstados|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|WideOr1~0_combout\ = (\RISC_V|RISCV|MaquinaEstados|WideOr9~2_combout\ & (!\RISC_V|RISCV|MaquinaEstados|estado_act.Arit3~regout\ & (!\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\ & 
-- !\RISC_V|RISCV|MaquinaEstados|estado_act.lw4~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|WideOr9~2_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Arit3~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.lw4~regout\,
	combout => \RISC_V|RISCV|MaquinaEstados|WideOr1~0_combout\);

-- Location: LCFF_X18_Y11_N1
\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|MaquinaEstados|WideOr1~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\);

-- Location: LCCOMB_X18_Y12_N6
\RISC_V|RISCV|Processor|en_pc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|en_pc~0_combout\ = (\RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\) # ((\RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\) # ((\RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\) # 
-- (!\RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3~regout\,
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~regout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~regout\,
	combout => \RISC_V|RISCV|Processor|en_pc~0_combout\);

-- Location: LCCOMB_X13_Y13_N10
\RISC_V|RISCV|Processor|ALU_C|Equal0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Equal0~14_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(13) & (\RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\ $ 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(14))))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(13) & (!\RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\ $ 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(13),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(14),
	combout => \RISC_V|RISCV|Processor|ALU_C|Equal0~14_combout\);

-- Location: LCCOMB_X13_Y13_N2
\RISC_V|RISCV|Processor|ALU_C|Equal0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Equal0~15_combout\ = (!\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i~2_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Equal0~14_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(15) $ 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i~2_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(15),
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Equal0~14_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Equal0~15_combout\);

-- Location: LCCOMB_X12_Y16_N4
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i~2_combout\ = \RISC_V|RISCV|Processor|entrada_alu_b[31]~93_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_a\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[31]~93_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i~2_combout\);

-- Location: LCCOMB_X12_Y16_N16
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|s_i~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|s_i~2_combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(12) $ (\RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RISC_V|RISCV|Processor|entrada_alu_a\(12),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|s_i~2_combout\);

-- Location: LCCOMB_X12_Y16_N14
\RISC_V|RISCV|Processor|ALU_C|Equal0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Equal0~12_combout\ = (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|signal_xor[4]~0_combout\ & (!\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i~2_combout\ & 
-- (!\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|s_i~2_combout\ & !\RISC_V|RISCV|Processor|ALU_C|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|signal_xor[4]~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|s_i~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Equal0~11_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Equal0~12_combout\);

-- Location: LCCOMB_X15_Y18_N6
\RISC_V|RISCV|Processor|ALU_C|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Equal0~10_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(11) & (\RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\ $ 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(3))))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(11) & (!\RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\ $ 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(11),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\,
	datac => \RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_a\(3),
	combout => \RISC_V|RISCV|Processor|ALU_C|Equal0~10_combout\);

-- Location: LCCOMB_X12_Y16_N24
\RISC_V|RISCV|Processor|ALU_C|Equal0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Equal0~13_combout\ = (!\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|s_i~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Equal0~12_combout\ & 
-- (!\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|s_i~0_combout\ & \RISC_V|RISCV|Processor|ALU_C|Equal0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|s_i~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Equal0~12_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|s_i~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Equal0~10_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Equal0~13_combout\);

-- Location: LCCOMB_X13_Y16_N26
\RISC_V|RISCV|Processor|ALU_C|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Equal0~1_combout\ = (!\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|s_i~0_combout\ & (!\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|s_i~2_combout\ & 
-- (!\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|s_i~2_combout\ & !\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|s_i~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|s_i~0_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|s_i~2_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|s_i~2_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|s_i~2_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Equal0~1_combout\);

-- Location: LCCOMB_X13_Y13_N4
\RISC_V|RISCV|Processor|ALU_C|Equal0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Equal0~16_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Equal0~9_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Equal0~15_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Equal0~13_combout\ & 
-- \RISC_V|RISCV|Processor|ALU_C|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Equal0~9_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Equal0~15_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Equal0~13_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Equal0~1_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Equal0~16_combout\);

-- Location: LCCOMB_X15_Y17_N0
\RISC_V|RISCV|Processor|entrada_alu_b[0]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|entrada_alu_b[0]~95_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[0]~89_combout\) # (\RISC_V|RISCV|Processor|entrada_alu_b[0]~87_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[0]~89_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[0]~87_combout\,
	combout => \RISC_V|RISCV|Processor|entrada_alu_b[0]~95_combout\);

-- Location: LCCOMB_X13_Y18_N0
\RISC_V|RISCV|Processor|ALU_C|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~1_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(0) & !\RISC_V|RISCV|Processor|entrada_alu_b[0]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(0),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[0]~95_combout\,
	datad => VCC,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~1_cout\);

-- Location: LCCOMB_X13_Y18_N2
\RISC_V|RISCV|Processor|ALU_C|LessThan1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~3_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(1) & (\RISC_V|RISCV|Processor|entrada_alu_b[1]~94_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~1_cout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(1) & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_b[1]~94_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(1),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[1]~94_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~1_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~3_cout\);

-- Location: LCCOMB_X13_Y18_N4
\RISC_V|RISCV|Processor|ALU_C|LessThan1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~5_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(2) & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan1~3_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(2) & (!\RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(2),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[2]~86_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~3_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~5_cout\);

-- Location: LCCOMB_X13_Y18_N6
\RISC_V|RISCV|Processor|ALU_C|LessThan1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~7_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(3) & (\RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~5_cout\)) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(3) & 
-- ((\RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(3),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[3]~84_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~5_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~7_cout\);

-- Location: LCCOMB_X13_Y18_N8
\RISC_V|RISCV|Processor|ALU_C|LessThan1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~9_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(4) & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~7_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(4)) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[4]~82_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(4),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~7_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~9_cout\);

-- Location: LCCOMB_X13_Y18_N10
\RISC_V|RISCV|Processor|ALU_C|LessThan1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~11_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan1~9_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(5)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(5) & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[5]~80_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(5),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~9_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~11_cout\);

-- Location: LCCOMB_X13_Y18_N12
\RISC_V|RISCV|Processor|ALU_C|LessThan1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~13_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(6) & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~11_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(6)) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[6]~78_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(6),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~11_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~13_cout\);

-- Location: LCCOMB_X13_Y18_N14
\RISC_V|RISCV|Processor|ALU_C|LessThan1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~15_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan1~13_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(7)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(7) & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[7]~76_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(7),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~13_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~15_cout\);

-- Location: LCCOMB_X13_Y18_N16
\RISC_V|RISCV|Processor|ALU_C|LessThan1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~17_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(8) & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan1~15_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(8) & (!\RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(8),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[8]~74_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~15_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~17_cout\);

-- Location: LCCOMB_X13_Y18_N18
\RISC_V|RISCV|Processor|ALU_C|LessThan1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~19_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan1~17_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(9)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(9) & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[9]~72_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(9),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~17_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~19_cout\);

-- Location: LCCOMB_X13_Y18_N20
\RISC_V|RISCV|Processor|ALU_C|LessThan1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~21_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(10) & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan1~19_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(10) & (!\RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(10),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[10]~70_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~19_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~21_cout\);

-- Location: LCCOMB_X13_Y18_N22
\RISC_V|RISCV|Processor|ALU_C|LessThan1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~23_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan1~21_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(11)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(11) & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[11]~67_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(11),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~21_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~23_cout\);

-- Location: LCCOMB_X13_Y18_N24
\RISC_V|RISCV|Processor|ALU_C|LessThan1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~25_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(12) & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~23_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(12)) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan1~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[12]~63_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(12),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~23_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~25_cout\);

-- Location: LCCOMB_X13_Y18_N26
\RISC_V|RISCV|Processor|ALU_C|LessThan1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~27_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan1~25_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(13)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(13) & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[13]~60_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(13),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~25_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~27_cout\);

-- Location: LCCOMB_X13_Y18_N28
\RISC_V|RISCV|Processor|ALU_C|LessThan1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~29_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(14) & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~27_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(14)) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan1~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[14]~57_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(14),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~27_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~29_cout\);

-- Location: LCCOMB_X13_Y18_N30
\RISC_V|RISCV|Processor|ALU_C|LessThan1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~31_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(15) & (\RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~29_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(15) & ((\RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan1~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(15),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[15]~54_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~29_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~31_cout\);

-- Location: LCCOMB_X13_Y17_N0
\RISC_V|RISCV|Processor|ALU_C|LessThan1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~33_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(16) & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~31_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(16)) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan1~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[16]~51_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(16),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~31_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~33_cout\);

-- Location: LCCOMB_X13_Y17_N2
\RISC_V|RISCV|Processor|ALU_C|LessThan1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~35_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(17) & (\RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~33_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(17) & ((\RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan1~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(17),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[17]~48_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~33_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~35_cout\);

-- Location: LCCOMB_X13_Y17_N4
\RISC_V|RISCV|Processor|ALU_C|LessThan1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~37_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(18) & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan1~35_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(18) & (!\RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(18),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[18]~45_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~35_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~37_cout\);

-- Location: LCCOMB_X13_Y17_N6
\RISC_V|RISCV|Processor|ALU_C|LessThan1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~39_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(19) & (\RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~37_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(19) & ((\RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan1~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(19),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[19]~42_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~37_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~39_cout\);

-- Location: LCCOMB_X13_Y17_N8
\RISC_V|RISCV|Processor|ALU_C|LessThan1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~41_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(20) & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~39_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(20)) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan1~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[20]~39_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(20),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~39_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~41_cout\);

-- Location: LCCOMB_X13_Y17_N10
\RISC_V|RISCV|Processor|ALU_C|LessThan1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~43_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(21) & (\RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~41_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(21) & ((\RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan1~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(21),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[21]~36_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~41_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~43_cout\);

-- Location: LCCOMB_X13_Y17_N12
\RISC_V|RISCV|Processor|ALU_C|LessThan1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~45_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(22) & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~43_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(22)) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan1~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[22]~33_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(22),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~43_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~45_cout\);

-- Location: LCCOMB_X13_Y17_N14
\RISC_V|RISCV|Processor|ALU_C|LessThan1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~47_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan1~45_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(23)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(23) & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[23]~30_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(23),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~45_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~47_cout\);

-- Location: LCCOMB_X13_Y17_N16
\RISC_V|RISCV|Processor|ALU_C|LessThan1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~49_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(24) & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan1~47_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_b[24]~27_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(24) & (!\RISC_V|RISCV|Processor|entrada_alu_b[24]~27_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(24),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[24]~27_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~47_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~49_cout\);

-- Location: LCCOMB_X13_Y17_N18
\RISC_V|RISCV|Processor|ALU_C|LessThan1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~51_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[25]~24_combout\ & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan1~49_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(25)))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[25]~24_combout\ & (!\RISC_V|RISCV|Processor|entrada_alu_a\(25) & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[25]~24_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(25),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~49_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~51_cout\);

-- Location: LCCOMB_X13_Y17_N20
\RISC_V|RISCV|Processor|ALU_C|LessThan1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~53_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[26]~21_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(26) & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~51_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[26]~21_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(26)) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan1~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[26]~21_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(26),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~51_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~53_cout\);

-- Location: LCCOMB_X13_Y17_N22
\RISC_V|RISCV|Processor|ALU_C|LessThan1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~55_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(27) & (\RISC_V|RISCV|Processor|entrada_alu_b[27]~18_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~53_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(27) & ((\RISC_V|RISCV|Processor|entrada_alu_b[27]~18_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan1~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(27),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[27]~18_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~53_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~55_cout\);

-- Location: LCCOMB_X13_Y17_N24
\RISC_V|RISCV|Processor|ALU_C|LessThan1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~57_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_b[28]~15_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(28) & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~55_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_b[28]~15_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(28)) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan1~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[28]~15_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(28),
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~55_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~57_cout\);

-- Location: LCCOMB_X13_Y17_N26
\RISC_V|RISCV|Processor|ALU_C|LessThan1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~59_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(29) & (\RISC_V|RISCV|Processor|entrada_alu_b[29]~12_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~57_cout\)) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(29) & ((\RISC_V|RISCV|Processor|entrada_alu_b[29]~12_combout\) # (!\RISC_V|RISCV|Processor|ALU_C|LessThan1~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(29),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[29]~12_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~57_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~59_cout\);

-- Location: LCCOMB_X13_Y17_N28
\RISC_V|RISCV|Processor|ALU_C|LessThan1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~61_cout\ = CARRY((\RISC_V|RISCV|Processor|entrada_alu_a\(30) & ((!\RISC_V|RISCV|Processor|ALU_C|LessThan1~59_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(30) & (!\RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\ & !\RISC_V|RISCV|Processor|ALU_C|LessThan1~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(30),
	datab => \RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\,
	datad => VCC,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~59_cout\,
	cout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~61_cout\);

-- Location: LCCOMB_X13_Y17_N30
\RISC_V|RISCV|Processor|ALU_C|LessThan1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|LessThan1~62_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(31) & ((\RISC_V|RISCV|Processor|ALU_C|LessThan1~61_cout\) # (!\RISC_V|RISCV|Processor|entrada_alu_b[31]~93_combout\))) # 
-- (!\RISC_V|RISCV|Processor|entrada_alu_a\(31) & (\RISC_V|RISCV|Processor|ALU_C|LessThan1~61_cout\ & !\RISC_V|RISCV|Processor|entrada_alu_b[31]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[31]~93_combout\,
	cin => \RISC_V|RISCV|Processor|ALU_C|LessThan1~61_cout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|LessThan1~62_combout\);

-- Location: LCCOMB_X13_Y13_N14
\RISC_V|RISCV|Processor|en_pc~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|en_pc~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(12) & ((\RISC_V|RISCV|Processor|IRC|q\(14) & ((\RISC_V|RISCV|Processor|ALU_C|Equal0~16_combout\) # (\RISC_V|RISCV|Processor|ALU_C|LessThan1~62_combout\))) # 
-- (!\RISC_V|RISCV|Processor|IRC|q\(14) & (!\RISC_V|RISCV|Processor|ALU_C|Equal0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(12),
	datab => \RISC_V|RISCV|Processor|IRC|q\(14),
	datac => \RISC_V|RISCV|Processor|ALU_C|Equal0~16_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|LessThan1~62_combout\,
	combout => \RISC_V|RISCV|Processor|en_pc~1_combout\);

-- Location: LCCOMB_X13_Y13_N12
\RISC_V|RISCV|Processor|en_pc~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|en_pc~2_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(12) & ((\RISC_V|RISCV|Processor|IRC|q\(14) & ((\RISC_V|RISCV|Processor|ALU_C|LessThan0~62_combout\))) # (!\RISC_V|RISCV|Processor|IRC|q\(14) & 
-- (\RISC_V|RISCV|Processor|ALU_C|Equal0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(12),
	datab => \RISC_V|RISCV|Processor|IRC|q\(14),
	datac => \RISC_V|RISCV|Processor|ALU_C|Equal0~16_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|LessThan0~62_combout\,
	combout => \RISC_V|RISCV|Processor|en_pc~2_combout\);

-- Location: LCCOMB_X13_Y13_N22
\RISC_V|RISCV|Processor|en_pc~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|en_pc~3_combout\ = (\RISC_V|RISCV|Processor|en_pc~0_combout\) # ((\RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\ & ((\RISC_V|RISCV|Processor|en_pc~1_combout\) # (\RISC_V|RISCV|Processor|en_pc~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond~regout\,
	datab => \RISC_V|RISCV|Processor|en_pc~0_combout\,
	datac => \RISC_V|RISCV|Processor|en_pc~1_combout\,
	datad => \RISC_V|RISCV|Processor|en_pc~2_combout\,
	combout => \RISC_V|RISCV|Processor|en_pc~3_combout\);

-- Location: LCFF_X18_Y11_N17
\RISC_V|RISCV|Processor|IRC|q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a2\,
	sload => VCC,
	ena => \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|IRC|q\(2));

-- Location: LCCOMB_X16_Y11_N22
\RISC_V|RISCV|MaquinaEstados|Selector6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector6~1_combout\ = (!\RISC_V|RISCV|Processor|IRC|q\(2) & \RISC_V|RISCV|MaquinaEstados|Selector6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|Processor|IRC|q\(2),
	datad => \RISC_V|RISCV|MaquinaEstados|Selector6~0_combout\,
	combout => \RISC_V|RISCV|MaquinaEstados|Selector6~1_combout\);

-- Location: LCFF_X16_Y11_N23
\RISC_V|RISCV|MaquinaEstados|estado_act.Arit3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RISC_V|RISCV|MaquinaEstados|Selector6~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|MaquinaEstados|estado_act.Arit3~regout\);

-- Location: LCCOMB_X16_Y11_N28
\RISC_V|RISCV|MaquinaEstados|Selector15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(30) & ((\RISC_V|RISCV|MaquinaEstados|estado_act.Arit3~regout\) # (\RISC_V|RISCV|MaquinaEstados|Selector15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|MaquinaEstados|estado_act.Arit3~regout\,
	datac => \RISC_V|RISCV|Processor|IRC|q\(30),
	datad => \RISC_V|RISCV|MaquinaEstados|Selector15~0_combout\,
	combout => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\);

-- Location: LCCOMB_X16_Y11_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~0_combout\ = (\RISC_V|RISCV|Processor|IRC|q\(12) & (((!\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & !\RISC_V|RISCV|MaquinaEstados|estado_act.Arit3~regout\)))) # (!\RISC_V|RISCV|Processor|IRC|q\(12) 
-- & (((!\RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\ & !\RISC_V|RISCV|MaquinaEstados|estado_act.Arit3~regout\)) # (!\RISC_V|RISCV|Processor|IRC|q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|IRC|q\(12),
	datab => \RISC_V|RISCV|Processor|IRC|q\(14),
	datac => \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3~regout\,
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.Arit3~regout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~0_combout\);

-- Location: LCCOMB_X16_Y11_N10
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ = (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~0_combout\ & (\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ $ (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~0_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\);

-- Location: LCCOMB_X14_Y15_N4
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:30:i_1|c_i_mas_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:30:i_1|c_i_mas_1~0_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_a\(30) & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|c_i_mas_1~0_combout\) # 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_a\(30) & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|c_i_mas_1~0_combout\ & 
-- (\RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\ $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[30]~9_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(30),
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|c_i_mas_1~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:30:i_1|c_i_mas_1~0_combout\);

-- Location: LCCOMB_X14_Y15_N16
\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i~combout\ = \RISC_V|RISCV|Processor|entrada_alu_a\(31) $ (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\ $ 
-- (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:30:i_1|c_i_mas_1~0_combout\ $ (\RISC_V|RISCV|Processor|entrada_alu_b[31]~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datab => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:30:i_1|c_i_mas_1~0_combout\,
	datad => \RISC_V|RISCV|Processor|entrada_alu_b[31]~93_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i~combout\);

-- Location: LCCOMB_X15_Y16_N8
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~6_combout\ = (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & ((\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~5_combout\)) # 
-- (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~5_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i~combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~6_combout\);

-- Location: LCCOMB_X12_Y16_N2
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~8_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & (((!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- ((\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~2_combout\)) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & 
-- ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~2_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i~2_combout\,
	datac => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~8_combout\);

-- Location: LCCOMB_X15_Y16_N24
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~9_combout\ = (\RISC_V|RISCV|Processor|entrada_alu_b[31]~93_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~8_combout\) # ((\RISC_V|RISCV|Processor|entrada_alu_a\(31) & 
-- \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\)))) # (!\RISC_V|RISCV|Processor|entrada_alu_b[31]~93_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~8_combout\ & ((\RISC_V|RISCV|Processor|entrada_alu_a\(31)) # 
-- (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|Processor|entrada_alu_b[31]~93_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~8_combout\,
	datad => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~9_combout\);

-- Location: LCCOMB_X15_Y16_N2
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~7_combout\ = (\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i~combout\)))) # (!\RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\ & 
-- ((\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & (\RISC_V|RISCV|Processor|entrada_alu_a\(31))) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|Selector16~0_combout\,
	datab => \RISC_V|RISCV|Processor|entrada_alu_a\(31),
	datac => \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i~combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~7_combout\);

-- Location: LCCOMB_X15_Y16_N18
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~10_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ & (\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\)) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ & 
-- ((\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~7_combout\))) # (!\RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\,
	datab => \RISC_V|RISCV|MaquinaEstados|Selector15~1_combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~9_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~7_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~10_combout\);

-- Location: LCCOMB_X15_Y16_N4
\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~11_combout\ = (\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~10_combout\ & (\RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i~combout\)) # 
-- (!\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~10_combout\ & ((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~6_combout\))))) # (!\RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\ & (((\RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1_combout\,
	datab => \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i~combout\,
	datac => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~6_combout\,
	datad => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~10_combout\,
	combout => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~11_combout\);

-- Location: LCFF_X15_Y16_N23
\RISC_V|RISCV|Processor|ALUR|q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RISC_V|RISCV|Processor|ALUR|q\(31));

-- Location: LCCOMB_X16_Y13_N6
\RISC_V|we_en_psp\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|we_en_psp~combout\ = (!\RISC_V|RISCV|MaquinaEstados|estado_act.sw4~regout\) # (!\RISC_V|RISCV|Processor|ALUR|q\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RISC_V|RISCV|Processor|ALUR|q\(31),
	datad => \RISC_V|RISCV|MaquinaEstados|estado_act.sw4~regout\,
	combout => \RISC_V|we_en_psp~combout\);

-- Location: CLKCTRL_G1
\RISC_V|we_en_psp~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RISC_V|we_en_psp~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RISC_V|we_en_psp~clkctrl_outclk\);

-- Location: LCCOMB_X20_Y15_N8
\RISC_V|PSP_C|q[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \RISC_V|PSP_C|q\(0) = (\reset_n~combout\ & ((GLOBAL(\RISC_V|we_en_psp~clkctrl_outclk\) & (\RISC_V|PSP_C|q\(0))) # (!GLOBAL(\RISC_V|we_en_psp~clkctrl_outclk\) & ((\RISC_V|RISCV|Processor|Banco_de_registros|Mux63~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_n~combout\,
	datab => \RISC_V|PSP_C|q\(0),
	datac => \RISC_V|we_en_psp~clkctrl_outclk\,
	datad => \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~20_combout\,
	combout => \RISC_V|PSP_C|q\(0));

-- Location: LCCOMB_X20_Y12_N10
\RegistroDisplays|Reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|Reg~0_combout\ = (!\RISC_V|PSP_C|q\(3) & (!\RISC_V|PSP_C|q\(0) & (!\RISC_V|PSP_C|q\(1) & !\RISC_V|PSP_C|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(3),
	datab => \RISC_V|PSP_C|q\(0),
	datac => \RISC_V|PSP_C|q\(1),
	datad => \RISC_V|PSP_C|q\(4),
	combout => \RegistroDisplays|Reg~0_combout\);

-- Location: LCCOMB_X20_Y12_N16
\RegistroDisplays|Reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|Reg~1_combout\ = (\RISC_V|PSP_C|q\(5) & (!\RISC_V|PSP_C|q\(6) & (!\RISC_V|we_en_psp~combout\ & \RISC_V|PSP_C|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(5),
	datab => \RISC_V|PSP_C|q\(6),
	datac => \RISC_V|we_en_psp~combout\,
	datad => \RISC_V|PSP_C|q\(2),
	combout => \RegistroDisplays|Reg~1_combout\);

-- Location: LCCOMB_X24_Y12_N16
\RegistroDisplays|registro[48]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[48]~2_combout\ = ((\RegistroDisplays|Reg~0_combout\ & (!\RISC_V|PSP_C|q\(7) & \RegistroDisplays|Reg~1_combout\))) # (!\RegistroDisplays|registro\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|registro\(40),
	datab => \RegistroDisplays|Reg~0_combout\,
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[48]~2_combout\);

-- Location: LCCOMB_X20_Y12_N2
\RegistroDisplays|registro[29]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[29]~1_combout\ = (!\RISC_V|we_en_psp~combout\ & ((\RISC_V|PSP_C|q\(7)) # ((\RegistroDisplays|Equal1~0_combout\) # (!\RegistroDisplays|Reg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|we_en_psp~combout\,
	datab => \RISC_V|PSP_C|q\(7),
	datac => \RegistroDisplays|Equal1~0_combout\,
	datad => \RegistroDisplays|Reg~0_combout\,
	combout => \RegistroDisplays|registro[29]~1_combout\);

-- Location: LCFF_X24_Y12_N17
\RegistroDisplays|registro[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[48]~2_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(48));

-- Location: LCCOMB_X24_Y11_N10
\Decodificador|i6|registro[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i6|registro[0]~0_combout\ = !\RegistroDisplays|registro\(48)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegistroDisplays|registro\(48),
	combout => \Decodificador|i6|registro[0]~0_combout\);

-- Location: LCFF_X24_Y11_N11
\Decodificador|i6|registro[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i6|registro[0]~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i6|registro\(0));

-- Location: LCCOMB_X24_Y12_N14
\RegistroDisplays|registro[16]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[16]~5_combout\ = ((\RegistroDisplays|Reg~0_combout\ & (!\RISC_V|PSP_C|q\(7) & \RegistroDisplays|Reg~1_combout\))) # (!\RegistroDisplays|registro\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|registro\(8),
	datab => \RegistroDisplays|Reg~0_combout\,
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[16]~5_combout\);

-- Location: LCFF_X24_Y12_N15
\RegistroDisplays|registro[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[16]~5_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(16));

-- Location: LCCOMB_X24_Y12_N22
\RegistroDisplays|registro[24]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[24]~7_combout\ = (!\RegistroDisplays|registro\(16) & (((\RISC_V|PSP_C|q\(7)) # (!\RegistroDisplays|Reg~1_combout\)) # (!\RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|Reg~0_combout\,
	datab => \RegistroDisplays|registro\(16),
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[24]~7_combout\);

-- Location: LCFF_X24_Y12_N23
\RegistroDisplays|registro[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[24]~7_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(24));

-- Location: LCCOMB_X24_Y12_N6
\RegistroDisplays|registro[32]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[32]~3_combout\ = (\RegistroDisplays|registro\(24) & (((\RISC_V|PSP_C|q\(7)) # (!\RegistroDisplays|Reg~1_combout\)) # (!\RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|Reg~0_combout\,
	datab => \RegistroDisplays|registro\(24),
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[32]~3_combout\);

-- Location: LCFF_X24_Y12_N7
\RegistroDisplays|registro[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[32]~3_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(32));

-- Location: LCFF_X24_Y11_N9
\Decodificador|i4|registro[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(32),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i4|registro\(0));

-- Location: LCCOMB_X24_Y11_N8
\Decodificador|i9|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux7~0_combout\ = (\Decodificador|i11|contador\(1) & ((\Decodificador|i6|registro\(0)) # ((\Decodificador|i11|contador\(0))))) # (!\Decodificador|i11|contador\(1) & (((\Decodificador|i4|registro\(0) & !\Decodificador|i11|contador\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datab => \Decodificador|i6|registro\(0),
	datac => \Decodificador|i4|registro\(0),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i9|Mux7~0_combout\);

-- Location: LCCOMB_X24_Y12_N18
\RegistroDisplays|registro[40]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[40]~0_combout\ = (\RegistroDisplays|registro\(32) & (((\RISC_V|PSP_C|q\(7)) # (!\RegistroDisplays|Reg~1_combout\)) # (!\RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|registro\(32),
	datab => \RegistroDisplays|Reg~0_combout\,
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[40]~0_combout\);

-- Location: LCFF_X24_Y12_N19
\RegistroDisplays|registro[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[40]~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(40));

-- Location: LCFF_X24_Y11_N17
\Decodificador|i5|registro[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(40),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i5|registro\(0));

-- Location: LCCOMB_X24_Y12_N4
\RegistroDisplays|registro[56]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[56]~4_combout\ = (\RegistroDisplays|registro\(48)) # ((\RegistroDisplays|Reg~0_combout\ & (!\RISC_V|PSP_C|q\(7) & \RegistroDisplays|Reg~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|registro\(48),
	datab => \RegistroDisplays|Reg~0_combout\,
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[56]~4_combout\);

-- Location: LCFF_X24_Y12_N5
\RegistroDisplays|registro[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[56]~4_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(56));

-- Location: LCCOMB_X24_Y11_N22
\Decodificador|i7|registro[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i7|registro[0]~0_combout\ = !\RegistroDisplays|registro\(56)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(56),
	combout => \Decodificador|i7|registro[0]~0_combout\);

-- Location: LCFF_X24_Y11_N23
\Decodificador|i7|registro[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i7|registro[0]~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i7|registro\(0));

-- Location: LCCOMB_X24_Y11_N16
\Decodificador|i9|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux7~1_combout\ = (\Decodificador|i11|contador\(0) & ((\Decodificador|i9|Mux7~0_combout\ & ((\Decodificador|i7|registro\(0)))) # (!\Decodificador|i9|Mux7~0_combout\ & (\Decodificador|i5|registro\(0))))) # 
-- (!\Decodificador|i11|contador\(0) & (\Decodificador|i9|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(0),
	datab => \Decodificador|i9|Mux7~0_combout\,
	datac => \Decodificador|i5|registro\(0),
	datad => \Decodificador|i7|registro\(0),
	combout => \Decodificador|i9|Mux7~1_combout\);

-- Location: LCCOMB_X20_Y12_N4
\RegistroDisplays|registro[0]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[0]~62_combout\ = !\RISC_V|PSP_C|q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|PSP_C|q\(0),
	combout => \RegistroDisplays|registro[0]~62_combout\);

-- Location: LCFF_X20_Y12_N5
\RegistroDisplays|registro[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[0]~62_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(0));

-- Location: LCCOMB_X24_Y11_N18
\Decodificador|i0|registro[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i0|registro[0]~0_combout\ = !\RegistroDisplays|registro\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(0),
	combout => \Decodificador|i0|registro[0]~0_combout\);

-- Location: LCFF_X24_Y11_N19
\Decodificador|i0|registro[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i0|registro[0]~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i0|registro\(0));

-- Location: LCCOMB_X24_Y12_N20
\RegistroDisplays|registro[8]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[8]~6_combout\ = (!\RegistroDisplays|registro\(0) & (((\RISC_V|PSP_C|q\(7)) # (!\RegistroDisplays|Reg~1_combout\)) # (!\RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|registro\(0),
	datab => \RegistroDisplays|Reg~0_combout\,
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[8]~6_combout\);

-- Location: LCFF_X24_Y12_N21
\RegistroDisplays|registro[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[8]~6_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(8));

-- Location: LCFF_X24_Y11_N25
\Decodificador|i1|registro[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(8),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i1|registro\(0));

-- Location: LCCOMB_X24_Y11_N24
\Decodificador|i9|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux7~2_combout\ = (\Decodificador|i11|contador\(1) & (((\Decodificador|i11|contador\(0))))) # (!\Decodificador|i11|contador\(1) & ((\Decodificador|i11|contador\(0) & ((\Decodificador|i1|registro\(0)))) # (!\Decodificador|i11|contador\(0) 
-- & (\Decodificador|i0|registro\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datab => \Decodificador|i0|registro\(0),
	datac => \Decodificador|i1|registro\(0),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i9|Mux7~2_combout\);

-- Location: LCFF_X25_Y11_N15
\Decodificador|i3|registro[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(24),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i3|registro\(0));

-- Location: LCCOMB_X25_Y11_N14
\Decodificador|i9|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux7~3_combout\ = (\Decodificador|i9|Mux7~2_combout\ & (((\Decodificador|i3|registro\(0)) # (!\Decodificador|i11|contador\(1))))) # (!\Decodificador|i9|Mux7~2_combout\ & (\Decodificador|i2|registro\(0) & 
-- ((\Decodificador|i11|contador\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i2|registro\(0),
	datab => \Decodificador|i9|Mux7~2_combout\,
	datac => \Decodificador|i3|registro\(0),
	datad => \Decodificador|i11|contador\(1),
	combout => \Decodificador|i9|Mux7~3_combout\);

-- Location: LCCOMB_X25_Y11_N28
\Decodificador|i9|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux7~4_combout\ = (\Decodificador|i11|contador\(2) & (\Decodificador|i9|Mux7~1_combout\)) # (!\Decodificador|i11|contador\(2) & ((\Decodificador|i9|Mux7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(2),
	datab => \Decodificador|i9|Mux7~1_combout\,
	datac => \Decodificador|i9|Mux7~3_combout\,
	combout => \Decodificador|i9|Mux7~4_combout\);

-- Location: LCFF_X20_Y12_N11
\RegistroDisplays|registro[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|PSP_C|q\(1),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(1));

-- Location: LCCOMB_X20_Y10_N28
\RegistroDisplays|registro[9]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[9]~13_combout\ = (\RegistroDisplays|registro\(1) & ((\RISC_V|PSP_C|q\(7)) # ((!\RegistroDisplays|Reg~1_combout\) # (!\RegistroDisplays|Reg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(7),
	datab => \RegistroDisplays|registro\(1),
	datac => \RegistroDisplays|Reg~0_combout\,
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[9]~13_combout\);

-- Location: LCFF_X20_Y10_N29
\RegistroDisplays|registro[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[9]~13_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(9));

-- Location: LCCOMB_X24_Y10_N2
\Decodificador|i1|registro[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i1|registro[1]~feeder_combout\ = \RegistroDisplays|registro\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(9),
	combout => \Decodificador|i1|registro[1]~feeder_combout\);

-- Location: LCFF_X24_Y10_N3
\Decodificador|i1|registro[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i1|registro[1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i1|registro\(1));

-- Location: LCFF_X24_Y10_N5
\Decodificador|i0|registro[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(1),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i0|registro\(1));

-- Location: LCCOMB_X24_Y10_N4
\Decodificador|i9|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux6~2_combout\ = (\Decodificador|i11|contador\(1) & (((\Decodificador|i11|contador\(0))))) # (!\Decodificador|i11|contador\(1) & ((\Decodificador|i11|contador\(0) & (\Decodificador|i1|registro\(1))) # (!\Decodificador|i11|contador\(0) & 
-- ((\Decodificador|i0|registro\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datab => \Decodificador|i1|registro\(1),
	datac => \Decodificador|i0|registro\(1),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i9|Mux6~2_combout\);

-- Location: LCCOMB_X24_Y10_N16
\RegistroDisplays|registro[25]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[25]~14_combout\ = (\RegistroDisplays|registro\(17) & ((\RISC_V|PSP_C|q\(7)) # ((!\RegistroDisplays|Reg~1_combout\) # (!\RegistroDisplays|Reg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|registro\(17),
	datab => \RISC_V|PSP_C|q\(7),
	datac => \RegistroDisplays|Reg~0_combout\,
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[25]~14_combout\);

-- Location: LCFF_X24_Y10_N17
\RegistroDisplays|registro[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[25]~14_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(25));

-- Location: LCFF_X24_Y10_N27
\Decodificador|i3|registro[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(25),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i3|registro\(1));

-- Location: LCCOMB_X24_Y10_N26
\Decodificador|i9|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux6~3_combout\ = (\Decodificador|i9|Mux6~2_combout\ & (((\Decodificador|i3|registro\(1)) # (!\Decodificador|i11|contador\(1))))) # (!\Decodificador|i9|Mux6~2_combout\ & (\Decodificador|i2|registro\(1) & 
-- ((\Decodificador|i11|contador\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i2|registro\(1),
	datab => \Decodificador|i9|Mux6~2_combout\,
	datac => \Decodificador|i3|registro\(1),
	datad => \Decodificador|i11|contador\(1),
	combout => \Decodificador|i9|Mux6~3_combout\);

-- Location: LCCOMB_X24_Y12_N28
\RegistroDisplays|registro[33]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[33]~10_combout\ = ((\RegistroDisplays|Reg~0_combout\ & (!\RISC_V|PSP_C|q\(7) & \RegistroDisplays|Reg~1_combout\))) # (!\RegistroDisplays|registro\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|Reg~0_combout\,
	datab => \RegistroDisplays|registro\(25),
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[33]~10_combout\);

-- Location: LCFF_X24_Y12_N29
\RegistroDisplays|registro[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[33]~10_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(33));

-- Location: LCCOMB_X32_Y12_N0
\Decodificador|i4|registro[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i4|registro[1]~0_combout\ = !\RegistroDisplays|registro\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(33),
	combout => \Decodificador|i4|registro[1]~0_combout\);

-- Location: LCFF_X32_Y12_N1
\Decodificador|i4|registro[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i4|registro[1]~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i4|registro\(1));

-- Location: LCCOMB_X24_Y12_N8
\RegistroDisplays|registro[41]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[41]~8_combout\ = (\RegistroDisplays|registro\(33)) # ((\RegistroDisplays|Reg~0_combout\ & (!\RISC_V|PSP_C|q\(7) & \RegistroDisplays|Reg~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|Reg~0_combout\,
	datab => \RegistroDisplays|registro\(33),
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[41]~8_combout\);

-- Location: LCFF_X24_Y12_N9
\RegistroDisplays|registro[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[41]~8_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(41));

-- Location: LCCOMB_X24_Y12_N30
\RegistroDisplays|registro[49]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[49]~9_combout\ = (\RegistroDisplays|registro\(41)) # ((\RegistroDisplays|Reg~0_combout\ & (!\RISC_V|PSP_C|q\(7) & \RegistroDisplays|Reg~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|Reg~0_combout\,
	datab => \RegistroDisplays|registro\(41),
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[49]~9_combout\);

-- Location: LCFF_X24_Y12_N31
\RegistroDisplays|registro[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[49]~9_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(49));

-- Location: LCCOMB_X32_Y12_N14
\Decodificador|i6|registro[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i6|registro[1]~1_combout\ = !\RegistroDisplays|registro\(49)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(49),
	combout => \Decodificador|i6|registro[1]~1_combout\);

-- Location: LCFF_X32_Y12_N15
\Decodificador|i6|registro[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i6|registro[1]~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i6|registro\(1));

-- Location: LCCOMB_X32_Y12_N22
\Decodificador|i9|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux6~0_combout\ = (\Decodificador|i11|contador\(0) & (((\Decodificador|i11|contador\(1))))) # (!\Decodificador|i11|contador\(0) & ((\Decodificador|i11|contador\(1) & ((\Decodificador|i6|registro\(1)))) # (!\Decodificador|i11|contador\(1) 
-- & (\Decodificador|i4|registro\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(0),
	datab => \Decodificador|i4|registro\(1),
	datac => \Decodificador|i6|registro\(1),
	datad => \Decodificador|i11|contador\(1),
	combout => \Decodificador|i9|Mux6~0_combout\);

-- Location: LCCOMB_X24_Y12_N10
\RegistroDisplays|registro[57]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[57]~11_combout\ = (\RegistroDisplays|registro\(49)) # ((\RegistroDisplays|Reg~0_combout\ & (!\RISC_V|PSP_C|q\(7) & \RegistroDisplays|Reg~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|Reg~0_combout\,
	datab => \RegistroDisplays|registro\(49),
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[57]~11_combout\);

-- Location: LCFF_X24_Y12_N11
\RegistroDisplays|registro[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[57]~11_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(57));

-- Location: LCCOMB_X32_Y12_N20
\Decodificador|i7|registro[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i7|registro[1]~1_combout\ = !\RegistroDisplays|registro\(57)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(57),
	combout => \Decodificador|i7|registro[1]~1_combout\);

-- Location: LCFF_X32_Y12_N17
\Decodificador|i7|registro[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \Decodificador|i7|registro[1]~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i7|registro\(1));

-- Location: LCCOMB_X32_Y12_N16
\Decodificador|i9|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux6~1_combout\ = (\Decodificador|i9|Mux6~0_combout\ & (((\Decodificador|i7|registro\(1)) # (!\Decodificador|i11|contador\(0))))) # (!\Decodificador|i9|Mux6~0_combout\ & (\Decodificador|i5|registro\(1) & 
-- ((\Decodificador|i11|contador\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i5|registro\(1),
	datab => \Decodificador|i9|Mux6~0_combout\,
	datac => \Decodificador|i7|registro\(1),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i9|Mux6~1_combout\);

-- Location: LCCOMB_X32_Y12_N10
\Decodificador|i9|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux6~4_combout\ = (\Decodificador|i11|contador\(2) & ((\Decodificador|i9|Mux6~1_combout\))) # (!\Decodificador|i11|contador\(2) & (\Decodificador|i9|Mux6~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decodificador|i9|Mux6~3_combout\,
	datac => \Decodificador|i9|Mux6~1_combout\,
	datad => \Decodificador|i11|contador\(2),
	combout => \Decodificador|i9|Mux6~4_combout\);

-- Location: LCCOMB_X24_Y12_N24
\RegistroDisplays|registro[2]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[2]~21_combout\ = ((\RegistroDisplays|Reg~0_combout\ & (!\RISC_V|PSP_C|q\(7) & \RegistroDisplays|Reg~1_combout\))) # (!\RISC_V|PSP_C|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|Reg~0_combout\,
	datab => \RISC_V|PSP_C|q\(2),
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[2]~21_combout\);

-- Location: LCFF_X24_Y12_N25
\RegistroDisplays|registro[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[2]~21_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(2));

-- Location: LCCOMB_X24_Y11_N26
\Decodificador|i0|registro[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i0|registro[2]~1_combout\ = !\RegistroDisplays|registro\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(2),
	combout => \Decodificador|i0|registro[2]~1_combout\);

-- Location: LCFF_X24_Y11_N27
\Decodificador|i0|registro[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i0|registro[2]~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i0|registro\(2));

-- Location: LCCOMB_X24_Y11_N28
\RegistroDisplays|registro[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[10]~20_combout\ = (\RegistroDisplays|registro\(2)) # ((!\RISC_V|PSP_C|q\(7) & (\RegistroDisplays|Reg~0_combout\ & \RegistroDisplays|Reg~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(7),
	datab => \RegistroDisplays|registro\(2),
	datac => \RegistroDisplays|Reg~0_combout\,
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[10]~20_combout\);

-- Location: LCFF_X24_Y11_N29
\RegistroDisplays|registro[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[10]~20_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(10));

-- Location: LCCOMB_X24_Y11_N20
\Decodificador|i1|registro[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i1|registro[2]~0_combout\ = !\RegistroDisplays|registro\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(10),
	combout => \Decodificador|i1|registro[2]~0_combout\);

-- Location: LCFF_X24_Y11_N21
\Decodificador|i1|registro[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i1|registro[2]~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i1|registro\(2));

-- Location: LCCOMB_X24_Y11_N4
\Decodificador|i9|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux5~2_combout\ = (\Decodificador|i11|contador\(1) & (((\Decodificador|i11|contador\(0))))) # (!\Decodificador|i11|contador\(1) & ((\Decodificador|i11|contador\(0) & ((\Decodificador|i1|registro\(2)))) # (!\Decodificador|i11|contador\(0) 
-- & (\Decodificador|i0|registro\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datab => \Decodificador|i0|registro\(2),
	datac => \Decodificador|i1|registro\(2),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i9|Mux5~2_combout\);

-- Location: LCCOMB_X24_Y11_N30
\RegistroDisplays|registro[18]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[18]~19_combout\ = (!\RegistroDisplays|registro\(10) & ((\RISC_V|PSP_C|q\(7)) # ((!\RegistroDisplays|Reg~1_combout\) # (!\RegistroDisplays|Reg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(7),
	datab => \RegistroDisplays|registro\(10),
	datac => \RegistroDisplays|Reg~0_combout\,
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[18]~19_combout\);

-- Location: LCFF_X24_Y11_N31
\RegistroDisplays|registro[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[18]~19_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(18));

-- Location: LCFF_X25_Y11_N3
\Decodificador|i2|registro[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(18),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i2|registro\(2));

-- Location: LCCOMB_X24_Y11_N14
\RegistroDisplays|registro[26]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[26]~22_combout\ = (\RegistroDisplays|registro\(18) & ((\RISC_V|PSP_C|q\(7)) # ((!\RegistroDisplays|Reg~1_combout\) # (!\RegistroDisplays|Reg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(7),
	datab => \RegistroDisplays|registro\(18),
	datac => \RegistroDisplays|Reg~0_combout\,
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[26]~22_combout\);

-- Location: LCFF_X24_Y11_N15
\RegistroDisplays|registro[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[26]~22_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(26));

-- Location: LCCOMB_X25_Y11_N0
\Decodificador|i3|registro[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i3|registro[2]~feeder_combout\ = \RegistroDisplays|registro\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(26),
	combout => \Decodificador|i3|registro[2]~feeder_combout\);

-- Location: LCFF_X25_Y11_N1
\Decodificador|i3|registro[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i3|registro[2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i3|registro\(2));

-- Location: LCCOMB_X25_Y11_N2
\Decodificador|i9|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux5~3_combout\ = (\Decodificador|i11|contador\(1) & ((\Decodificador|i9|Mux5~2_combout\ & ((\Decodificador|i3|registro\(2)))) # (!\Decodificador|i9|Mux5~2_combout\ & (\Decodificador|i2|registro\(2))))) # 
-- (!\Decodificador|i11|contador\(1) & (\Decodificador|i9|Mux5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datab => \Decodificador|i9|Mux5~2_combout\,
	datac => \Decodificador|i2|registro\(2),
	datad => \Decodificador|i3|registro\(2),
	combout => \Decodificador|i9|Mux5~3_combout\);

-- Location: LCCOMB_X25_Y11_N18
\Decodificador|i9|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux5~4_combout\ = (\Decodificador|i11|contador\(2) & (\Decodificador|i9|Mux5~1_combout\)) # (!\Decodificador|i11|contador\(2) & ((\Decodificador|i9|Mux5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i9|Mux5~1_combout\,
	datab => \Decodificador|i9|Mux5~3_combout\,
	datad => \Decodificador|i11|contador\(2),
	combout => \Decodificador|i9|Mux5~4_combout\);

-- Location: LCCOMB_X24_Y12_N2
\RegistroDisplays|registro[43]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[43]~23_combout\ = ((\RegistroDisplays|Reg~0_combout\ & (!\RISC_V|PSP_C|q\(7) & \RegistroDisplays|Reg~1_combout\))) # (!\RegistroDisplays|registro\(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|registro\(35),
	datab => \RegistroDisplays|Reg~0_combout\,
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[43]~23_combout\);

-- Location: LCFF_X24_Y12_N3
\RegistroDisplays|registro[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[43]~23_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(43));

-- Location: LCCOMB_X24_Y12_N0
\RegistroDisplays|registro[51]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[51]~24_combout\ = (\RegistroDisplays|registro\(43)) # ((\RegistroDisplays|Reg~0_combout\ & (!\RISC_V|PSP_C|q\(7) & \RegistroDisplays|Reg~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|Reg~0_combout\,
	datab => \RegistroDisplays|registro\(43),
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[51]~24_combout\);

-- Location: LCFF_X24_Y12_N1
\RegistroDisplays|registro[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[51]~24_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(51));

-- Location: LCCOMB_X24_Y11_N2
\Decodificador|i6|registro[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i6|registro[3]~3_combout\ = !\RegistroDisplays|registro\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(51),
	combout => \Decodificador|i6|registro[3]~3_combout\);

-- Location: LCFF_X24_Y11_N3
\Decodificador|i6|registro[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i6|registro[3]~3_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i6|registro\(3));

-- Location: LCCOMB_X20_Y12_N8
\RegistroDisplays|registro[35]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[35]~25_combout\ = (\RegistroDisplays|registro\(27) & ((\RISC_V|PSP_C|q\(7)) # ((!\RegistroDisplays|Reg~0_combout\) # (!\RegistroDisplays|Reg~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|registro\(27),
	datab => \RISC_V|PSP_C|q\(7),
	datac => \RegistroDisplays|Reg~1_combout\,
	datad => \RegistroDisplays|Reg~0_combout\,
	combout => \RegistroDisplays|registro[35]~25_combout\);

-- Location: LCFF_X20_Y12_N9
\RegistroDisplays|registro[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[35]~25_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(35));

-- Location: LCFF_X24_Y11_N1
\Decodificador|i4|registro[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(35),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i4|registro\(3));

-- Location: LCCOMB_X24_Y11_N0
\Decodificador|i9|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux4~0_combout\ = (\Decodificador|i11|contador\(1) & ((\Decodificador|i6|registro\(3)) # ((\Decodificador|i11|contador\(0))))) # (!\Decodificador|i11|contador\(1) & (((\Decodificador|i4|registro\(3) & !\Decodificador|i11|contador\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datab => \Decodificador|i6|registro\(3),
	datac => \Decodificador|i4|registro\(3),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i9|Mux4~0_combout\);

-- Location: LCCOMB_X24_Y12_N26
\RegistroDisplays|registro[59]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[59]~26_combout\ = (!\RegistroDisplays|registro\(51) & (((\RISC_V|PSP_C|q\(7)) # (!\RegistroDisplays|Reg~1_combout\)) # (!\RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|registro\(51),
	datab => \RegistroDisplays|Reg~0_combout\,
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[59]~26_combout\);

-- Location: LCFF_X24_Y12_N27
\RegistroDisplays|registro[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[59]~26_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(59));

-- Location: LCFF_X24_Y11_N7
\Decodificador|i7|registro[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(59),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i7|registro\(3));

-- Location: LCCOMB_X25_Y11_N24
\Decodificador|i5|registro[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i5|registro[3]~2_combout\ = !\RegistroDisplays|registro\(43)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(43),
	combout => \Decodificador|i5|registro[3]~2_combout\);

-- Location: LCFF_X25_Y11_N25
\Decodificador|i5|registro[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i5|registro[3]~2_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i5|registro\(3));

-- Location: LCCOMB_X24_Y11_N6
\Decodificador|i9|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux4~1_combout\ = (\Decodificador|i11|contador\(0) & ((\Decodificador|i9|Mux4~0_combout\ & (\Decodificador|i7|registro\(3))) # (!\Decodificador|i9|Mux4~0_combout\ & ((\Decodificador|i5|registro\(3)))))) # 
-- (!\Decodificador|i11|contador\(0) & (\Decodificador|i9|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(0),
	datab => \Decodificador|i9|Mux4~0_combout\,
	datac => \Decodificador|i7|registro\(3),
	datad => \Decodificador|i5|registro\(3),
	combout => \Decodificador|i9|Mux4~1_combout\);

-- Location: LCFF_X20_Y12_N15
\RegistroDisplays|registro[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RISC_V|PSP_C|q\(3),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(3));

-- Location: LCCOMB_X20_Y12_N12
\RegistroDisplays|registro[11]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[11]~28_combout\ = ((!\RISC_V|PSP_C|q\(7) & (\RegistroDisplays|Reg~1_combout\ & \RegistroDisplays|Reg~0_combout\))) # (!\RegistroDisplays|registro\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(7),
	datab => \RegistroDisplays|registro\(3),
	datac => \RegistroDisplays|Reg~1_combout\,
	datad => \RegistroDisplays|Reg~0_combout\,
	combout => \RegistroDisplays|registro[11]~28_combout\);

-- Location: LCFF_X20_Y12_N13
\RegistroDisplays|registro[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[11]~28_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(11));

-- Location: LCCOMB_X20_Y12_N26
\RegistroDisplays|registro[19]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[19]~27_combout\ = (\RegistroDisplays|registro\(11)) # ((\RegistroDisplays|Reg~0_combout\ & (\RegistroDisplays|Reg~1_combout\ & !\RISC_V|PSP_C|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|Reg~0_combout\,
	datab => \RegistroDisplays|registro\(11),
	datac => \RegistroDisplays|Reg~1_combout\,
	datad => \RISC_V|PSP_C|q\(7),
	combout => \RegistroDisplays|registro[19]~27_combout\);

-- Location: LCFF_X20_Y12_N27
\RegistroDisplays|registro[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[19]~27_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(19));

-- Location: LCCOMB_X20_Y12_N20
\RegistroDisplays|registro[27]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[27]~29_combout\ = (!\RegistroDisplays|registro\(19) & ((\RISC_V|PSP_C|q\(7)) # ((!\RegistroDisplays|Reg~0_combout\) # (!\RegistroDisplays|Reg~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(7),
	datab => \RegistroDisplays|registro\(19),
	datac => \RegistroDisplays|Reg~1_combout\,
	datad => \RegistroDisplays|Reg~0_combout\,
	combout => \RegistroDisplays|registro[27]~29_combout\);

-- Location: LCFF_X20_Y12_N21
\RegistroDisplays|registro[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[27]~29_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(27));

-- Location: LCFF_X20_Y10_N11
\Decodificador|i3|registro[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(27),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i3|registro\(3));

-- Location: LCCOMB_X20_Y10_N12
\Decodificador|i2|registro[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i2|registro[3]~1_combout\ = !\RegistroDisplays|registro\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(19),
	combout => \Decodificador|i2|registro[3]~1_combout\);

-- Location: LCFF_X20_Y10_N13
\Decodificador|i2|registro[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i2|registro[3]~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i2|registro\(3));

-- Location: LCCOMB_X20_Y10_N10
\Decodificador|i9|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux4~3_combout\ = (\Decodificador|i9|Mux4~2_combout\ & (((\Decodificador|i3|registro\(3))) # (!\Decodificador|i11|contador\(1)))) # (!\Decodificador|i9|Mux4~2_combout\ & (\Decodificador|i11|contador\(1) & 
-- ((\Decodificador|i2|registro\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i9|Mux4~2_combout\,
	datab => \Decodificador|i11|contador\(1),
	datac => \Decodificador|i3|registro\(3),
	datad => \Decodificador|i2|registro\(3),
	combout => \Decodificador|i9|Mux4~3_combout\);

-- Location: LCCOMB_X25_Y11_N26
\Decodificador|i9|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux4~4_combout\ = (\Decodificador|i11|contador\(2) & (\Decodificador|i9|Mux4~1_combout\)) # (!\Decodificador|i11|contador\(2) & ((\Decodificador|i9|Mux4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decodificador|i9|Mux4~1_combout\,
	datac => \Decodificador|i9|Mux4~3_combout\,
	datad => \Decodificador|i11|contador\(2),
	combout => \Decodificador|i9|Mux4~4_combout\);

-- Location: LCCOMB_X21_Y9_N28
\RegistroDisplays|registro[28]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[28]~36_combout\ = ((\RegistroDisplays|Reg~1_combout\ & (!\RISC_V|PSP_C|q\(7) & \RegistroDisplays|Reg~0_combout\))) # (!\RegistroDisplays|registro\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|registro\(20),
	datab => \RegistroDisplays|Reg~1_combout\,
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~0_combout\,
	combout => \RegistroDisplays|registro[28]~36_combout\);

-- Location: LCFF_X21_Y9_N29
\RegistroDisplays|registro[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[28]~36_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(28));

-- Location: LCCOMB_X21_Y9_N22
\Decodificador|i3|registro[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i3|registro[4]~0_combout\ = !\RegistroDisplays|registro\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(28),
	combout => \Decodificador|i3|registro[4]~0_combout\);

-- Location: LCFF_X21_Y9_N23
\Decodificador|i3|registro[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i3|registro[4]~0_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i3|registro\(4));

-- Location: LCCOMB_X21_Y9_N20
\RegistroDisplays|registro[20]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[20]~34_combout\ = (\RegistroDisplays|registro\(12) & (((\RISC_V|PSP_C|q\(7)) # (!\RegistroDisplays|Reg~0_combout\)) # (!\RegistroDisplays|Reg~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|registro\(12),
	datab => \RegistroDisplays|Reg~1_combout\,
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~0_combout\,
	combout => \RegistroDisplays|registro[20]~34_combout\);

-- Location: LCFF_X21_Y9_N21
\RegistroDisplays|registro[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[20]~34_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(20));

-- Location: LCFF_X21_Y9_N31
\Decodificador|i2|registro[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(20),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i2|registro\(4));

-- Location: LCCOMB_X20_Y12_N22
\RegistroDisplays|registro[4]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[4]~77_combout\ = !\RISC_V|PSP_C|q\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RISC_V|PSP_C|q\(4),
	combout => \RegistroDisplays|registro[4]~77_combout\);

-- Location: LCFF_X20_Y12_N23
\RegistroDisplays|registro[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[4]~77_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(4));

-- Location: LCCOMB_X21_Y9_N18
\Decodificador|i0|registro[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i0|registro[4]~2_combout\ = !\RegistroDisplays|registro\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegistroDisplays|registro\(4),
	combout => \Decodificador|i0|registro[4]~2_combout\);

-- Location: LCFF_X21_Y9_N19
\Decodificador|i0|registro[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i0|registro[4]~2_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i0|registro\(4));

-- Location: LCCOMB_X21_Y9_N24
\RegistroDisplays|registro[12]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[12]~35_combout\ = (!\RegistroDisplays|registro\(4) & (((\RISC_V|PSP_C|q\(7)) # (!\RegistroDisplays|Reg~1_combout\)) # (!\RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|Reg~0_combout\,
	datab => \RegistroDisplays|registro\(4),
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[12]~35_combout\);

-- Location: LCFF_X21_Y9_N25
\RegistroDisplays|registro[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[12]~35_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(12));

-- Location: LCFF_X21_Y9_N3
\Decodificador|i1|registro[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(12),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i1|registro\(4));

-- Location: LCCOMB_X21_Y9_N2
\Decodificador|i9|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux3~2_combout\ = (\Decodificador|i11|contador\(1) & (((\Decodificador|i11|contador\(0))))) # (!\Decodificador|i11|contador\(1) & ((\Decodificador|i11|contador\(0) & ((\Decodificador|i1|registro\(4)))) # (!\Decodificador|i11|contador\(0) 
-- & (\Decodificador|i0|registro\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datab => \Decodificador|i0|registro\(4),
	datac => \Decodificador|i1|registro\(4),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i9|Mux3~2_combout\);

-- Location: LCCOMB_X21_Y9_N30
\Decodificador|i9|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux3~3_combout\ = (\Decodificador|i11|contador\(1) & ((\Decodificador|i9|Mux3~2_combout\ & (\Decodificador|i3|registro\(4))) # (!\Decodificador|i9|Mux3~2_combout\ & ((\Decodificador|i2|registro\(4)))))) # 
-- (!\Decodificador|i11|contador\(1) & (((\Decodificador|i9|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datab => \Decodificador|i3|registro\(4),
	datac => \Decodificador|i2|registro\(4),
	datad => \Decodificador|i9|Mux3~2_combout\,
	combout => \Decodificador|i9|Mux3~3_combout\);

-- Location: LCCOMB_X21_Y9_N8
\RegistroDisplays|registro[36]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[36]~32_combout\ = (!\RegistroDisplays|registro\(28) & (((\RISC_V|PSP_C|q\(7)) # (!\RegistroDisplays|Reg~1_combout\)) # (!\RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|Reg~0_combout\,
	datab => \RegistroDisplays|registro\(28),
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[36]~32_combout\);

-- Location: LCFF_X21_Y9_N9
\RegistroDisplays|registro[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[36]~32_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(36));

-- Location: LCCOMB_X21_Y9_N4
\RegistroDisplays|registro[44]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[44]~30_combout\ = (\RegistroDisplays|registro\(36) & (((\RISC_V|PSP_C|q\(7)) # (!\RegistroDisplays|Reg~1_combout\)) # (!\RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|Reg~0_combout\,
	datab => \RegistroDisplays|registro\(36),
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[44]~30_combout\);

-- Location: LCFF_X21_Y9_N5
\RegistroDisplays|registro[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[44]~30_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(44));

-- Location: LCCOMB_X21_Y9_N14
\RegistroDisplays|registro[52]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[52]~31_combout\ = (\RegistroDisplays|registro\(44) & (((\RISC_V|PSP_C|q\(7)) # (!\RegistroDisplays|Reg~1_combout\)) # (!\RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|Reg~0_combout\,
	datab => \RegistroDisplays|registro\(44),
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[52]~31_combout\);

-- Location: LCFF_X21_Y9_N15
\RegistroDisplays|registro[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[52]~31_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(52));

-- Location: LCCOMB_X21_Y9_N16
\RegistroDisplays|registro[60]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[60]~33_combout\ = (\RegistroDisplays|registro\(52) & (((\RISC_V|PSP_C|q\(7)) # (!\RegistroDisplays|Reg~1_combout\)) # (!\RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|Reg~0_combout\,
	datab => \RegistroDisplays|registro\(52),
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[60]~33_combout\);

-- Location: LCFF_X21_Y9_N17
\RegistroDisplays|registro[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[60]~33_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(60));

-- Location: LCFF_X21_Y9_N1
\Decodificador|i7|registro[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(60),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i7|registro\(4));

-- Location: LCFF_X21_Y9_N11
\Decodificador|i5|registro[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(44),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i5|registro\(4));

-- Location: LCCOMB_X21_Y9_N10
\Decodificador|i9|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux3~1_combout\ = (\Decodificador|i9|Mux3~0_combout\ & ((\Decodificador|i7|registro\(4)) # ((!\Decodificador|i11|contador\(0))))) # (!\Decodificador|i9|Mux3~0_combout\ & (((\Decodificador|i5|registro\(4) & 
-- \Decodificador|i11|contador\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i9|Mux3~0_combout\,
	datab => \Decodificador|i7|registro\(4),
	datac => \Decodificador|i5|registro\(4),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i9|Mux3~1_combout\);

-- Location: LCCOMB_X21_Y9_N26
\Decodificador|i9|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux3~4_combout\ = (\Decodificador|i11|contador\(2) & ((\Decodificador|i9|Mux3~1_combout\))) # (!\Decodificador|i11|contador\(2) & (\Decodificador|i9|Mux3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(2),
	datab => \Decodificador|i9|Mux3~3_combout\,
	datad => \Decodificador|i9|Mux3~1_combout\,
	combout => \Decodificador|i9|Mux3~4_combout\);

-- Location: LCCOMB_X20_Y12_N0
\RegistroDisplays|registro[37]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[37]~39_combout\ = (\RegistroDisplays|registro\(29)) # ((!\RISC_V|PSP_C|q\(7) & (\RegistroDisplays|Reg~1_combout\ & \RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|registro\(29),
	datab => \RISC_V|PSP_C|q\(7),
	datac => \RegistroDisplays|Reg~1_combout\,
	datad => \RegistroDisplays|Reg~0_combout\,
	combout => \RegistroDisplays|registro[37]~39_combout\);

-- Location: LCFF_X20_Y12_N1
\RegistroDisplays|registro[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[37]~39_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(37));

-- Location: LCCOMB_X20_Y12_N28
\RegistroDisplays|registro[45]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[45]~37_combout\ = (\RegistroDisplays|registro\(37)) # ((!\RISC_V|PSP_C|q\(7) & (\RegistroDisplays|Reg~1_combout\ & \RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(7),
	datab => \RegistroDisplays|registro\(37),
	datac => \RegistroDisplays|Reg~1_combout\,
	datad => \RegistroDisplays|Reg~0_combout\,
	combout => \RegistroDisplays|registro[45]~37_combout\);

-- Location: LCFF_X20_Y12_N29
\RegistroDisplays|registro[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[45]~37_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(45));

-- Location: LCCOMB_X32_Y12_N4
\Decodificador|i5|registro[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i5|registro[5]~3_combout\ = !\RegistroDisplays|registro\(45)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(45),
	combout => \Decodificador|i5|registro[5]~3_combout\);

-- Location: LCFF_X32_Y12_N5
\Decodificador|i5|registro[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i5|registro[5]~3_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i5|registro\(5));

-- Location: LCCOMB_X20_Y12_N18
\RegistroDisplays|registro[61]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[61]~40_combout\ = (\RegistroDisplays|registro\(53)) # ((!\RISC_V|PSP_C|q\(7) & (\RegistroDisplays|Reg~1_combout\ & \RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|registro\(53),
	datab => \RISC_V|PSP_C|q\(7),
	datac => \RegistroDisplays|Reg~1_combout\,
	datad => \RegistroDisplays|Reg~0_combout\,
	combout => \RegistroDisplays|registro[61]~40_combout\);

-- Location: LCFF_X20_Y12_N19
\RegistroDisplays|registro[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[61]~40_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(61));

-- Location: LCCOMB_X24_Y12_N12
\Decodificador|i7|registro[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i7|registro[5]~3_combout\ = !\RegistroDisplays|registro\(61)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(61),
	combout => \Decodificador|i7|registro[5]~3_combout\);

-- Location: LCFF_X24_Y12_N13
\Decodificador|i7|registro[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i7|registro[5]~3_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i7|registro\(5));

-- Location: LCCOMB_X20_Y12_N6
\RegistroDisplays|registro[53]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[53]~38_combout\ = (\RegistroDisplays|registro\(45)) # ((\RegistroDisplays|Reg~0_combout\ & (\RegistroDisplays|Reg~1_combout\ & !\RISC_V|PSP_C|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|Reg~0_combout\,
	datab => \RegistroDisplays|registro\(45),
	datac => \RegistroDisplays|Reg~1_combout\,
	datad => \RISC_V|PSP_C|q\(7),
	combout => \RegistroDisplays|registro[53]~38_combout\);

-- Location: LCFF_X20_Y12_N7
\RegistroDisplays|registro[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[53]~38_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(53));

-- Location: LCCOMB_X32_Y12_N2
\Decodificador|i6|registro[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i6|registro[5]~4_combout\ = !\RegistroDisplays|registro\(53)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegistroDisplays|registro\(53),
	combout => \Decodificador|i6|registro[5]~4_combout\);

-- Location: LCFF_X32_Y12_N3
\Decodificador|i6|registro[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i6|registro[5]~4_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i6|registro\(5));

-- Location: LCCOMB_X32_Y12_N24
\Decodificador|i4|registro[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i4|registro[5]~2_combout\ = !\RegistroDisplays|registro\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegistroDisplays|registro\(37),
	combout => \Decodificador|i4|registro[5]~2_combout\);

-- Location: LCFF_X32_Y12_N25
\Decodificador|i4|registro[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i4|registro[5]~2_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i4|registro\(5));

-- Location: LCCOMB_X32_Y12_N30
\Decodificador|i9|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux2~0_combout\ = (\Decodificador|i11|contador\(0) & (((\Decodificador|i11|contador\(1))))) # (!\Decodificador|i11|contador\(0) & ((\Decodificador|i11|contador\(1) & (\Decodificador|i6|registro\(5))) # (!\Decodificador|i11|contador\(1) & 
-- ((\Decodificador|i4|registro\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(0),
	datab => \Decodificador|i6|registro\(5),
	datac => \Decodificador|i4|registro\(5),
	datad => \Decodificador|i11|contador\(1),
	combout => \Decodificador|i9|Mux2~0_combout\);

-- Location: LCCOMB_X32_Y12_N8
\Decodificador|i9|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux2~1_combout\ = (\Decodificador|i11|contador\(0) & ((\Decodificador|i9|Mux2~0_combout\ & ((\Decodificador|i7|registro\(5)))) # (!\Decodificador|i9|Mux2~0_combout\ & (\Decodificador|i5|registro\(5))))) # 
-- (!\Decodificador|i11|contador\(0) & (((\Decodificador|i9|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(0),
	datab => \Decodificador|i5|registro\(5),
	datac => \Decodificador|i7|registro\(5),
	datad => \Decodificador|i9|Mux2~0_combout\,
	combout => \Decodificador|i9|Mux2~1_combout\);

-- Location: LCCOMB_X19_Y10_N18
\RegistroDisplays|registro[5]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[5]~43_combout\ = ((\RegistroDisplays|Reg~1_combout\ & (!\RISC_V|PSP_C|q\(7) & \RegistroDisplays|Reg~0_combout\))) # (!\RISC_V|PSP_C|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(5),
	datab => \RegistroDisplays|Reg~1_combout\,
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~0_combout\,
	combout => \RegistroDisplays|registro[5]~43_combout\);

-- Location: LCFF_X19_Y10_N19
\RegistroDisplays|registro[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[5]~43_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(5));

-- Location: LCCOMB_X19_Y10_N28
\RegistroDisplays|registro[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[13]~42_combout\ = (\RegistroDisplays|registro\(5)) # ((!\RISC_V|PSP_C|q\(7) & (\RegistroDisplays|Reg~1_combout\ & \RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(7),
	datab => \RegistroDisplays|registro\(5),
	datac => \RegistroDisplays|Reg~1_combout\,
	datad => \RegistroDisplays|Reg~0_combout\,
	combout => \RegistroDisplays|registro[13]~42_combout\);

-- Location: LCFF_X19_Y10_N29
\RegistroDisplays|registro[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[13]~42_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(13));

-- Location: LCCOMB_X19_Y10_N30
\RegistroDisplays|registro[21]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[21]~41_combout\ = (\RegistroDisplays|registro\(13)) # ((!\RISC_V|PSP_C|q\(7) & (\RegistroDisplays|Reg~1_combout\ & \RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(7),
	datab => \RegistroDisplays|registro\(13),
	datac => \RegistroDisplays|Reg~1_combout\,
	datad => \RegistroDisplays|Reg~0_combout\,
	combout => \RegistroDisplays|registro[21]~41_combout\);

-- Location: LCFF_X19_Y10_N31
\RegistroDisplays|registro[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[21]~41_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(21));

-- Location: LCCOMB_X20_Y12_N24
\RegistroDisplays|registro[29]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[29]~44_combout\ = (\RegistroDisplays|registro\(21)) # ((\RegistroDisplays|Reg~0_combout\ & (!\RISC_V|PSP_C|q\(7) & \RegistroDisplays|Reg~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|Reg~0_combout\,
	datab => \RISC_V|PSP_C|q\(7),
	datac => \RegistroDisplays|Reg~1_combout\,
	datad => \RegistroDisplays|registro\(21),
	combout => \RegistroDisplays|registro[29]~44_combout\);

-- Location: LCFF_X20_Y12_N25
\RegistroDisplays|registro[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[29]~44_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(29));

-- Location: LCCOMB_X20_Y10_N4
\Decodificador|i3|registro[5]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i3|registro[5]~1_combout\ = !\RegistroDisplays|registro\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(29),
	combout => \Decodificador|i3|registro[5]~1_combout\);

-- Location: LCFF_X20_Y10_N5
\Decodificador|i3|registro[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i3|registro[5]~1_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i3|registro\(5));

-- Location: LCCOMB_X19_Y10_N8
\Decodificador|i0|registro[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i0|registro[5]~3_combout\ = !\RegistroDisplays|registro\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(5),
	combout => \Decodificador|i0|registro[5]~3_combout\);

-- Location: LCFF_X19_Y10_N9
\Decodificador|i0|registro[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i0|registro[5]~3_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i0|registro\(5));

-- Location: LCCOMB_X19_Y10_N14
\Decodificador|i1|registro[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i1|registro[5]~2_combout\ = !\RegistroDisplays|registro\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(13),
	combout => \Decodificador|i1|registro[5]~2_combout\);

-- Location: LCFF_X19_Y10_N15
\Decodificador|i1|registro[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i1|registro[5]~2_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i1|registro\(5));

-- Location: LCCOMB_X19_Y10_N10
\Decodificador|i9|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux2~2_combout\ = (\Decodificador|i11|contador\(1) & (((\Decodificador|i11|contador\(0))))) # (!\Decodificador|i11|contador\(1) & ((\Decodificador|i11|contador\(0) & ((\Decodificador|i1|registro\(5)))) # (!\Decodificador|i11|contador\(0) 
-- & (\Decodificador|i0|registro\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datab => \Decodificador|i0|registro\(5),
	datac => \Decodificador|i1|registro\(5),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i9|Mux2~2_combout\);

-- Location: LCCOMB_X20_Y10_N18
\Decodificador|i9|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux2~3_combout\ = (\Decodificador|i11|contador\(1) & ((\Decodificador|i9|Mux2~2_combout\ & ((\Decodificador|i3|registro\(5)))) # (!\Decodificador|i9|Mux2~2_combout\ & (\Decodificador|i2|registro\(5))))) # 
-- (!\Decodificador|i11|contador\(1) & (((\Decodificador|i9|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i2|registro\(5),
	datab => \Decodificador|i3|registro\(5),
	datac => \Decodificador|i11|contador\(1),
	datad => \Decodificador|i9|Mux2~2_combout\,
	combout => \Decodificador|i9|Mux2~3_combout\);

-- Location: LCCOMB_X32_Y12_N18
\Decodificador|i9|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux2~4_combout\ = (\Decodificador|i11|contador\(2) & (\Decodificador|i9|Mux2~1_combout\)) # (!\Decodificador|i11|contador\(2) & ((\Decodificador|i9|Mux2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decodificador|i9|Mux2~1_combout\,
	datac => \Decodificador|i9|Mux2~3_combout\,
	datad => \Decodificador|i11|contador\(2),
	combout => \Decodificador|i9|Mux2~4_combout\);

-- Location: LCCOMB_X19_Y10_N26
\RegistroDisplays|registro[54]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[54]~46_combout\ = (\RegistroDisplays|registro\(46)) # ((\RegistroDisplays|Reg~1_combout\ & (!\RISC_V|PSP_C|q\(7) & \RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|registro\(46),
	datab => \RegistroDisplays|Reg~1_combout\,
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~0_combout\,
	combout => \RegistroDisplays|registro[54]~46_combout\);

-- Location: LCFF_X19_Y10_N27
\RegistroDisplays|registro[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[54]~46_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(54));

-- Location: LCCOMB_X19_Y10_N0
\Decodificador|i6|registro[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i6|registro[6]~5_combout\ = !\RegistroDisplays|registro\(54)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(54),
	combout => \Decodificador|i6|registro[6]~5_combout\);

-- Location: LCFF_X19_Y10_N1
\Decodificador|i6|registro[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i6|registro[6]~5_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i6|registro\(6));

-- Location: LCCOMB_X20_Y10_N14
\RegistroDisplays|registro[38]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[38]~47_combout\ = (!\RegistroDisplays|registro\(30) & (((\RISC_V|PSP_C|q\(7)) # (!\RegistroDisplays|Reg~1_combout\)) # (!\RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|registro\(30),
	datab => \RegistroDisplays|Reg~0_combout\,
	datac => \RISC_V|PSP_C|q\(7),
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[38]~47_combout\);

-- Location: LCFF_X20_Y10_N15
\RegistroDisplays|registro[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[38]~47_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(38));

-- Location: LCFF_X19_Y10_N3
\Decodificador|i4|registro[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(38),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i4|registro\(6));

-- Location: LCCOMB_X19_Y10_N2
\Decodificador|i9|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux1~0_combout\ = (\Decodificador|i11|contador\(1) & ((\Decodificador|i6|registro\(6)) # ((\Decodificador|i11|contador\(0))))) # (!\Decodificador|i11|contador\(1) & (((\Decodificador|i4|registro\(6) & !\Decodificador|i11|contador\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i11|contador\(1),
	datab => \Decodificador|i6|registro\(6),
	datac => \Decodificador|i4|registro\(6),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i9|Mux1~0_combout\);

-- Location: LCCOMB_X19_Y10_N20
\RegistroDisplays|registro[62]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[62]~48_combout\ = (\RegistroDisplays|registro\(54)) # ((!\RISC_V|PSP_C|q\(7) & (\RegistroDisplays|Reg~1_combout\ & \RegistroDisplays|Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RISC_V|PSP_C|q\(7),
	datab => \RegistroDisplays|registro\(54),
	datac => \RegistroDisplays|Reg~1_combout\,
	datad => \RegistroDisplays|Reg~0_combout\,
	combout => \RegistroDisplays|registro[62]~48_combout\);

-- Location: LCFF_X19_Y10_N21
\RegistroDisplays|registro[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[62]~48_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(62));

-- Location: LCCOMB_X19_Y10_N16
\Decodificador|i7|registro[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i7|registro[6]~4_combout\ = !\RegistroDisplays|registro\(62)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegistroDisplays|registro\(62),
	combout => \Decodificador|i7|registro[6]~4_combout\);

-- Location: LCFF_X19_Y10_N17
\Decodificador|i7|registro[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i7|registro[6]~4_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i7|registro\(6));

-- Location: LCCOMB_X19_Y10_N6
\Decodificador|i9|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux1~1_combout\ = (\Decodificador|i9|Mux1~0_combout\ & (((\Decodificador|i7|registro\(6)) # (!\Decodificador|i11|contador\(0))))) # (!\Decodificador|i9|Mux1~0_combout\ & (\Decodificador|i5|registro\(6) & 
-- ((\Decodificador|i11|contador\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i5|registro\(6),
	datab => \Decodificador|i9|Mux1~0_combout\,
	datac => \Decodificador|i7|registro\(6),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i9|Mux1~1_combout\);

-- Location: LCCOMB_X21_Y10_N12
\Decodificador|i9|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux1~4_combout\ = (\Decodificador|i11|contador\(2) & ((\Decodificador|i9|Mux1~1_combout\))) # (!\Decodificador|i11|contador\(2) & (\Decodificador|i9|Mux1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i9|Mux1~3_combout\,
	datab => \Decodificador|i9|Mux1~1_combout\,
	datad => \Decodificador|i11|contador\(2),
	combout => \Decodificador|i9|Mux1~4_combout\);

-- Location: LCCOMB_X20_Y9_N28
\RegistroDisplays|registro[47]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[47]~52_combout\ = (\RegistroDisplays|registro\(39) & ((\RISC_V|PSP_C|q\(7)) # ((!\RegistroDisplays|Reg~1_combout\) # (!\RegistroDisplays|Reg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|registro\(39),
	datab => \RISC_V|PSP_C|q\(7),
	datac => \RegistroDisplays|Reg~0_combout\,
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[47]~52_combout\);

-- Location: LCFF_X20_Y9_N29
\RegistroDisplays|registro[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[47]~52_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(47));

-- Location: LCCOMB_X20_Y9_N18
\Decodificador|i5|registro[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i5|registro[7]~feeder_combout\ = \RegistroDisplays|registro\(47)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegistroDisplays|registro\(47),
	combout => \Decodificador|i5|registro[7]~feeder_combout\);

-- Location: LCFF_X20_Y9_N19
\Decodificador|i5|registro[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \Decodificador|i5|registro[7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i5|registro\(7));

-- Location: LCCOMB_X20_Y9_N8
\RegistroDisplays|registro[63]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegistroDisplays|registro[63]~55_combout\ = (\RegistroDisplays|registro\(55) & ((\RISC_V|PSP_C|q\(7)) # ((!\RegistroDisplays|Reg~1_combout\) # (!\RegistroDisplays|Reg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegistroDisplays|registro\(55),
	datab => \RISC_V|PSP_C|q\(7),
	datac => \RegistroDisplays|Reg~0_combout\,
	datad => \RegistroDisplays|Reg~1_combout\,
	combout => \RegistroDisplays|registro[63]~55_combout\);

-- Location: LCFF_X20_Y9_N9
\RegistroDisplays|registro[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegistroDisplays|registro[63]~55_combout\,
	aclr => \ALT_INV_reset_n~combout\,
	ena => \RegistroDisplays|registro[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegistroDisplays|registro\(63));

-- Location: LCFF_X20_Y9_N15
\Decodificador|i7|registro[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegistroDisplays|registro\(63),
	aclr => \ALT_INV_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Decodificador|i7|registro\(7));

-- Location: LCCOMB_X20_Y9_N14
\Decodificador|i9|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux0~1_combout\ = (\Decodificador|i9|Mux0~0_combout\ & (((\Decodificador|i7|registro\(7)) # (!\Decodificador|i11|contador\(0))))) # (!\Decodificador|i9|Mux0~0_combout\ & (\Decodificador|i5|registro\(7) & 
-- ((\Decodificador|i11|contador\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i9|Mux0~0_combout\,
	datab => \Decodificador|i5|registro\(7),
	datac => \Decodificador|i7|registro\(7),
	datad => \Decodificador|i11|contador\(0),
	combout => \Decodificador|i9|Mux0~1_combout\);

-- Location: LCCOMB_X21_Y9_N12
\Decodificador|i9|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Decodificador|i9|Mux0~4_combout\ = (\Decodificador|i11|contador\(2) & ((\Decodificador|i9|Mux0~1_combout\))) # (!\Decodificador|i11|contador\(2) & (\Decodificador|i9|Mux0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decodificador|i9|Mux0~3_combout\,
	datac => \Decodificador|i11|contador\(2),
	datad => \Decodificador|i9|Mux0~1_combout\,
	combout => \Decodificador|i9|Mux0~4_combout\);

-- Location: M4K_X41_Y23
\Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D0211500600484502018029001",
	mem_init0 => X"54120A01010181000AA85050100A0515068206050102848541088006C032200010060A8545202A8380C0C8A060103828381401000C00000521110011048446611084540154330A01910FC018088DD11718CBFC21C622FF0019C40CE801E0003291F00331106622DF106180B3C05F888CF007E2A3CC45DE60E0148049030440052004200243E445FE22F0004F88B74446222FC1077088C081FE44002200004004400040055007F80208005000404764A65DDBAAA035510200C002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFE0000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/practica18.ram0_AsciiA16Seg_c28836d7.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DecodDisp:Decodificador|AsciiA16Seg:i10|altsyncram:memoria_rtl_0|altsyncram_d971:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 17,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 17,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 17,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \clk~clkctrl_outclk\,
	portaaddr => \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\display0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i8|ALT_INV_Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_display0);

-- Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\display1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i8|ALT_INV_Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_display1);

-- Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\display2~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i8|ALT_INV_Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_display2);

-- Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\display3~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i8|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_display3);

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\display4~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i8|ALT_INV_Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_display4);

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\display5~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i8|ALT_INV_Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_display5);

-- Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\display6~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i8|ALT_INV_Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_display6);

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\display7~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i8|ALT_INV_Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_display7);

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\s_p[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s_p(0));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\s_p[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s_p(1));

-- Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\s_p[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s_p(2));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\s_p[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s_p(3));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\s_p[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s_p(4));

-- Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\s_p[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s_p(5));

-- Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\s_p[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a10\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s_p(6));

-- Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\s_p[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s_p(7));

-- Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\s_p[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s_p(8));

-- Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\s_p[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s_p(9));

-- Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\s_p[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s_p(10));

-- Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\s_p[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s_p(11));

-- Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\s_p[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s_p(12));

-- Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\s_p[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s_p(13));

-- Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\s_p[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s_p(14));

-- Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\s_p[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s_p(15));

-- Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\s_p[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0~portadataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s_p(16));
END structure;


