1
00:00:27,140 --> 00:00:36,450
<font color="#E5E5E5">okay let's do this hello um so for the</font>

2
00:00:34,710 --> 00:00:38,460
next<font color="#E5E5E5"> 20 minutes now</font><font color="#CCCCCC"> we'll</font><font color="#E5E5E5"> talk</font><font color="#CCCCCC"> about</font>

3
00:00:36,450 --> 00:00:40,469
automated system partitioning using

4
00:00:38,460 --> 00:00:43,379
hydrograph for 3d<font color="#E5E5E5"> stack into the</font>

5
00:00:40,469 --> 00:00:45,329
integrated circuits<font color="#E5E5E5"> okay that's quite</font><font color="#CCCCCC"> a</font>

6
00:00:43,379 --> 00:00:46,919
long<font color="#E5E5E5"> title</font><font color="#CCCCCC"> I had called a hard time</font>

7
00:00:45,329 --> 00:00:49,409
remembering remembering it

8
00:00:46,920 --> 00:00:51,149
so can I make<font color="#CCCCCC"> it simpler</font><font color="#E5E5E5"> by simply</font>

9
00:00:49,409 --> 00:00:54,480
saying<font color="#E5E5E5"> and we</font><font color="#CCCCCC"> talk about integrated</font>

10
00:00:51,149 --> 00:00:58,019
circuits<font color="#CCCCCC"> again and how to make them 3d</font>

11
00:00:54,480 --> 00:01:02,159
and also why<font color="#E5E5E5"> want to make them 3d okay</font>

12
00:00:58,019 --> 00:01:03,600
um so back<font color="#CCCCCC"> to basic first I'm</font><font color="#E5E5E5"> sure most</font>

13
00:01:02,159 --> 00:01:06,090
of you already know<font color="#E5E5E5"> how it works but</font>

14
00:01:03,600 --> 00:01:08,070
<font color="#E5E5E5">just make sure I'm the most basic block</font>

15
00:01:06,090 --> 00:01:10,290
just transistor<font color="#CCCCCC"> we'd back together to</font>

16
00:01:08,070 --> 00:01:11,910
make some logic gates and also gate put

17
00:01:10,290 --> 00:01:13,950
together<font color="#CCCCCC"> would make</font><font color="#E5E5E5"> some logic functions</font>

18
00:01:11,910 --> 00:01:16,890
and again<font color="#CCCCCC"> all the logic functions will</font>

19
00:01:13,950 --> 00:01:20,370
make an<font color="#E5E5E5"> RC like start just explained a</font>

20
00:01:16,890 --> 00:01:22,050
few<font color="#E5E5E5"> minutes ago and after</font><font color="#CCCCCC"> that you</font><font color="#E5E5E5"> can</font>

21
00:01:20,370 --> 00:01:25,320
package them using whatever kind<font color="#E5E5E5"> of</font>

22
00:01:22,050 --> 00:01:27,179
package you want and what is important

23
00:01:25,320 --> 00:01:29,550
to guarantee the performance of your I

24
00:01:27,180 --> 00:01:32,040
see is that<font color="#CCCCCC"> you have good transistors</font>

25
00:01:29,550 --> 00:01:36,030
and a good quality<font color="#E5E5E5"> interconnection</font>

26
00:01:32,040 --> 00:01:37,740
system<font color="#CCCCCC"> okay good Network no one is a</font>

27
00:01:36,030 --> 00:01:40,200
nice she look like one you have

28
00:01:37,740 --> 00:01:42,750
everything<font color="#E5E5E5"> done so</font><font color="#CCCCCC"> there</font><font color="#E5E5E5"> are three</font>

29
00:01:40,200 --> 00:01:45,660
<font color="#E5E5E5">essential parts you have on the</font><font color="#CCCCCC"> bottom</font>

30
00:01:42,750 --> 00:01:47,490
<font color="#E5E5E5">the</font><font color="#CCCCCC"> substrates in grey here</font><font color="#E5E5E5"> on which are</font>

31
00:01:45,660 --> 00:01:49,950
all<font color="#E5E5E5"> printed to your gates your</font>

32
00:01:47,490 --> 00:01:52,229
transistors and then<font color="#E5E5E5"> a few metal layers</font>

33
00:01:49,950 --> 00:01:53,880
to<font color="#CCCCCC"> interconnect them all together so</font>

34
00:01:52,230 --> 00:01:57,210
what is important to understand here is

35
00:01:53,880 --> 00:01:59,640
that<font color="#E5E5E5"> a regular 2d IC only has one layer</font>

36
00:01:57,210 --> 00:02:04,259
of transistor and<font color="#E5E5E5"> that</font><font color="#CCCCCC"> is one of his</font>

37
00:01:59,640 --> 00:02:06,450
limitation so what do we<font color="#E5E5E5"> want to change</font>

38
00:02:04,260 --> 00:02:08,369
<font color="#E5E5E5">how can you go further and what are the</font>

39
00:02:06,450 --> 00:02:13,200
limitation of this current technology

40
00:02:08,369 --> 00:02:16,100
well one of<font color="#E5E5E5"> those limitation is</font><font color="#CCCCCC"> the is</font>

41
00:02:13,200 --> 00:02:18,560
it is<font color="#E5E5E5"> that when you look at</font>

42
00:02:16,100 --> 00:02:20,600
<font color="#E5E5E5">this a standard cell all different</font>

43
00:02:18,560 --> 00:02:24,170
<font color="#E5E5E5">dimensions defining your standard cell</font>

44
00:02:20,600 --> 00:02:26,210
technology using for designing<font color="#CCCCCC"> URC well</font>

45
00:02:24,170 --> 00:02:27,980
<font color="#E5E5E5">you have metal</font><font color="#CCCCCC"> pitch vintage</font><font color="#E5E5E5"> can pitch</font>

46
00:02:26,210 --> 00:02:30,620
at all the kind<font color="#E5E5E5"> of distances between</font>

47
00:02:27,980 --> 00:02:33,320
<font color="#E5E5E5">elements in your design that if you want</font>

48
00:02:30,620 --> 00:02:35,120
to pack more features in your IC you

49
00:02:33,320 --> 00:02:36,769
need to have more transistors<font color="#E5E5E5"> and if you</font>

50
00:02:35,120 --> 00:02:39,020
want to have more transistors<font color="#E5E5E5"> without</font>

51
00:02:36,770 --> 00:02:41,090
making the RC too big<font color="#E5E5E5"> need to make the</font>

52
00:02:39,020 --> 00:02:41,960
transistor smaller the obviously can't

53
00:02:41,090 --> 00:02:44,450
do that forever

54
00:02:41,960 --> 00:02:47,270
<font color="#CCCCCC">so at some point</font><font color="#E5E5E5"> in time it will hit a</font>

55
00:02:44,450 --> 00:02:49,690
physical wall and<font color="#E5E5E5"> also financial war so</font>

56
00:02:47,270 --> 00:02:52,220
the conscious train shrink them forever

57
00:02:49,690 --> 00:02:55,250
one other problem is<font color="#CCCCCC"> that you can't</font>

58
00:02:52,220 --> 00:02:57,320
simply<font color="#E5E5E5"> make the RC bigger so here the</font>

59
00:02:55,250 --> 00:02:59,630
limiting factor is that when you look at

60
00:02:57,320 --> 00:03:01,459
<font color="#CCCCCC">a wafer here</font><font color="#E5E5E5"> there's</font><font color="#CCCCCC"> a big</font><font color="#E5E5E5"> circle</font><font color="#CCCCCC"> with a</font>

61
00:02:59,630 --> 00:03:04,010
rainbow<font color="#E5E5E5"> pattern or which you will print</font>

62
00:03:01,460 --> 00:03:05,930
<font color="#CCCCCC">to ICS</font><font color="#E5E5E5"> you need to know that there</font><font color="#CCCCCC"> are a</font>

63
00:03:04,010 --> 00:03:11,090
constant<font color="#CCCCCC"> amount of defect on the wafer</font>

64
00:03:05,930 --> 00:03:12,890
so if the<font color="#E5E5E5"> ICS on the left are bigger you</font>

65
00:03:11,090 --> 00:03:14,870
<font color="#E5E5E5">will have a lower proportion of good</font>

66
00:03:12,890 --> 00:03:17,390
<font color="#CCCCCC">doors as a</font><font color="#E5E5E5"> bug dies</font><font color="#CCCCCC"> that's what we call</font>

67
00:03:14,870 --> 00:03:19,340
the yield<font color="#CCCCCC"> so if the yield is lower</font><font color="#E5E5E5"> the</font>

68
00:03:17,390 --> 00:03:21,019
chip will be more<font color="#E5E5E5"> expensive</font><font color="#CCCCCC"> so</font><font color="#E5E5E5"> you need</font>

69
00:03:19,340 --> 00:03:22,790
to limit<font color="#E5E5E5"> the size or the chip so</font><font color="#CCCCCC"> that</font>

70
00:03:21,020 --> 00:03:26,090
the yield is sufficiently high and can

71
00:03:22,790 --> 00:03:28,549
stay<font color="#CCCCCC"> affordable that's for example what</font>

72
00:03:26,090 --> 00:03:30,410
darlings did<font color="#E5E5E5"> for the latest verge 7</font>

73
00:03:28,550 --> 00:03:32,600
technologies on a fugitive designing

74
00:03:30,410 --> 00:03:35,810
<font color="#CCCCCC">steny way just so you</font><font color="#E5E5E5"> know instead</font><font color="#CCCCCC"> of</font>

75
00:03:32,600 --> 00:03:37,489
<font color="#CCCCCC">having one big IC for the FPGA they</font>

76
00:03:35,810 --> 00:03:39,860
split it into small ICS

77
00:03:37,490 --> 00:03:42,020
<font color="#CCCCCC">that are more easier</font><font color="#E5E5E5"> that are easier</font><font color="#CCCCCC"> to</font>

78
00:03:39,860 --> 00:03:43,970
<font color="#E5E5E5">manufacture and then there are all</font>

79
00:03:42,020 --> 00:03:46,790
interconnected<font color="#CCCCCC"> together under the inside</font>

80
00:03:43,970 --> 00:03:48,500
package under the hood so<font color="#CCCCCC"> it was a</font>

81
00:03:46,790 --> 00:03:51,799
<font color="#E5E5E5">freaking expensive but more fully well</font>

82
00:03:48,500 --> 00:03:55,970
that would<font color="#E5E5E5"> have</font><font color="#CCCCCC"> been with one I see ok</font>

83
00:03:51,800 --> 00:04:00,350
so<font color="#E5E5E5"> know what is</font><font color="#CCCCCC"> a</font><font color="#E5E5E5"> 3d I see how do we go</font>

84
00:03:55,970 --> 00:04:03,080
from<font color="#CCCCCC"> a 2d into a 3d I see well ok</font><font color="#E5E5E5"> let's</font>

85
00:04:00,350 --> 00:04:05,420
just take<font color="#E5E5E5"> back</font><font color="#CCCCCC"> a</font><font color="#E5E5E5"> regular to DRC</font>

86
00:04:03,080 --> 00:04:09,080
and well the most<font color="#CCCCCC"> faithful</font><font color="#E5E5E5"> way to make a</font>

87
00:04:05,420 --> 00:04:11,390
<font color="#E5E5E5">3d is simply to stuck two layers of ICS</font>

88
00:04:09,080 --> 00:04:13,970
<font color="#E5E5E5">and you have a 3d RC done</font><font color="#CCCCCC"> okay</font><font color="#E5E5E5"> Gordon</font>

89
00:04:11,390 --> 00:04:15,679
<font color="#CCCCCC">now can make it better though is to not</font>

90
00:04:13,970 --> 00:04:16,880
having<font color="#CCCCCC"> then what we call face</font><font color="#E5E5E5"> to back</font>

91
00:04:15,680 --> 00:04:19,010
<font color="#CCCCCC">that is the substrate</font>

92
00:04:16,880 --> 00:04:20,810
<font color="#E5E5E5">facing the metal layers you could have</font>

93
00:04:19,010 --> 00:04:22,310
directly to metal<font color="#E5E5E5"> layers</font><font color="#CCCCCC"> fish in it</font>

94
00:04:20,810 --> 00:04:23,780
facing each other<font color="#E5E5E5"> so that</font><font color="#CCCCCC"> the</font>

95
00:04:22,310 --> 00:04:28,040
<font color="#CCCCCC">interconnection between the two layers</font>

96
00:04:23,780 --> 00:04:29,448
is smaller<font color="#E5E5E5"> can go</font><font color="#CCCCCC"> even further by</font>

97
00:04:28,040 --> 00:04:32,199
directly having<font color="#CCCCCC"> to</font>

98
00:04:29,449 --> 00:04:35,479
layers of transistors two layers gates

99
00:04:32,199 --> 00:04:39,830
<font color="#E5E5E5">directly on top of each other and all</font>

100
00:04:35,479 --> 00:04:42,438
<font color="#E5E5E5">the metal layers above them but</font><font color="#CCCCCC"> are all</font>

101
00:04:39,830 --> 00:04:45,650
manufacturing problems not really what

102
00:04:42,439 --> 00:04:47,870
we<font color="#CCCCCC"> want to focus on today</font><font color="#E5E5E5"> somebody still</font>

103
00:04:45,650 --> 00:04:50,808
needs to decide on which layer it will

104
00:04:47,870 --> 00:04:53,749
place each of<font color="#CCCCCC"> your gates</font><font color="#E5E5E5"> so that</font><font color="#CCCCCC"> just is</font>

105
00:04:50,809 --> 00:04:56,270
decision that<font color="#E5E5E5"> needs to be made now what</font>

106
00:04:53,749 --> 00:04:59,300
are the<font color="#E5E5E5"> benefits of</font><font color="#CCCCCC"> been 3d so we so can</font>

107
00:04:56,270 --> 00:05:01,549
limit the<font color="#E5E5E5"> size of the RC but also for</font>

108
00:04:59,300 --> 00:05:03,080
example<font color="#E5E5E5"> we have on the left a 2d regular</font>

109
00:05:01,550 --> 00:05:05,509
<font color="#E5E5E5">I received all the blocks interconnected</font>

110
00:05:03,080 --> 00:05:07,188
<font color="#E5E5E5">and on the right you have the red blocks</font>

111
00:05:05,509 --> 00:05:09,770
that<font color="#E5E5E5"> have</font><font color="#CCCCCC"> been moved to a second layer</font>

112
00:05:07,189 --> 00:05:12,080
on top of<font color="#E5E5E5"> the the blue and green blocks</font>

113
00:05:09,770 --> 00:05:14,900
<font color="#E5E5E5">you can see that all the connections are</font>

114
00:05:12,080 --> 00:05:16,400
shorter and by<font color="#E5E5E5"> having a connection</font>

115
00:05:14,900 --> 00:05:18,799
shorter you have actually a<font color="#E5E5E5"> lot of</font>

116
00:05:16,400 --> 00:05:20,270
benefits<font color="#E5E5E5"> you</font><font color="#CCCCCC"> can</font><font color="#E5E5E5"> increase the</font>

117
00:05:18,800 --> 00:05:22,999
performance<font color="#E5E5E5"> by</font><font color="#CCCCCC"> reducing the critical</font>

118
00:05:20,270 --> 00:05:25,008
path<font color="#E5E5E5"> you will also reduce the power</font>

119
00:05:22,999 --> 00:05:28,180
consumption<font color="#E5E5E5"> by reducing the power drop</font>

120
00:05:25,009 --> 00:05:31,009
and also improve the<font color="#CCCCCC"> ra</font><font color="#E5E5E5"> utilisation</font>

121
00:05:28,180 --> 00:05:32,599
simply by<font color="#CCCCCC"> reducing the routing</font>

122
00:05:31,009 --> 00:05:35,689
congestion and limiting the use of

123
00:05:32,599 --> 00:05:38,360
buffers<font color="#E5E5E5"> since the nets are the shorter</font>

124
00:05:35,689 --> 00:05:43,370
<font color="#E5E5E5">so a lot of benefits just by</font><font color="#CCCCCC"> making the</font>

125
00:05:38,360 --> 00:05:45,589
all the wires shorter now for the rest

126
00:05:43,370 --> 00:05:48,709
representation we see how we can

127
00:05:45,589 --> 00:05:51,469
transform to<font color="#E5E5E5"> the RC into a 3d RC using</font>

128
00:05:48,709 --> 00:05:53,240
<font color="#E5E5E5">existing 2d flows and what blocks we</font>

129
00:05:51,469 --> 00:05:56,899
need to add to transfer<font color="#E5E5E5"> make that</font><font color="#CCCCCC"> first</font>

130
00:05:53,240 --> 00:05:59,569
transformation<font color="#CCCCCC"> okay</font><font color="#E5E5E5"> so very quickly</font>

131
00:05:56,899 --> 00:06:03,979
<font color="#CCCCCC">staff explained is very well</font><font color="#E5E5E5"> half an</font>

132
00:05:59,569 --> 00:06:05,689
hour<font color="#E5E5E5"> ago for the 2d flow first</font><font color="#CCCCCC"> RTO</font><font color="#E5E5E5"> just</font>

133
00:06:03,979 --> 00:06:07,699
<font color="#CCCCCC">described the</font><font color="#E5E5E5"> design then you synthesize</font>

134
00:06:05,689 --> 00:06:10,339
<font color="#E5E5E5">it using any open source of</font><font color="#CCCCCC"> closed</font>

135
00:06:07,699 --> 00:06:11,899
source if<font color="#E5E5E5"> you want tool that will</font>

136
00:06:10,339 --> 00:06:13,610
generate netlist and<font color="#E5E5E5"> the necklace will</font>

137
00:06:11,899 --> 00:06:16,099
be<font color="#E5E5E5"> placed in</font><font color="#CCCCCC"> round</font><font color="#E5E5E5"> heads using a def</font>

138
00:06:13,610 --> 00:06:17,990
file in<font color="#CCCCCC"> that will use them</font><font color="#E5E5E5"> later and if</font>

139
00:06:16,099 --> 00:06:19,759
you want to stop there that's fine<font color="#E5E5E5"> you</font>

140
00:06:17,990 --> 00:06:21,620
will have a 2d<font color="#E5E5E5"> origin or it's</font><font color="#CCCCCC"> on layout</font>

141
00:06:19,759 --> 00:06:24,919
<font color="#CCCCCC">send it to two staff you can manufacture</font>

142
00:06:21,620 --> 00:06:26,749
<font color="#CCCCCC">it for</font><font color="#E5E5E5"> you can use it and that's it but</font>

143
00:06:24,919 --> 00:06:30,498
we want<font color="#E5E5E5"> to go further we want to extend</font>

144
00:06:26,749 --> 00:06:32,199
<font color="#E5E5E5">this 2d flow into a 3d flow and that</font>

145
00:06:30,499 --> 00:06:35,330
extension

146
00:06:32,199 --> 00:06:37,069
well first would be<font color="#CCCCCC"> to simply manually</font>

147
00:06:35,330 --> 00:06:39,438
partition the design that<font color="#E5E5E5"> is you have</font>

148
00:06:37,069 --> 00:06:41,870
you place<font color="#E5E5E5"> a rotor design and we you will</font>

149
00:06:39,439 --> 00:06:42,980
decide pick which gate with logic blocks

150
00:06:41,870 --> 00:06:45,230
will go on which

151
00:06:42,980 --> 00:06:47,060
and<font color="#CCCCCC"> it would</font><font color="#E5E5E5"> need a very clever designer</font>

152
00:06:45,230 --> 00:06:50,120
to do that and to interrupt the flow

153
00:06:47,060 --> 00:06:52,400
manually<font color="#CCCCCC"> panic and in</font><font color="#E5E5E5"> replace and wrote</font>

154
00:06:50,120 --> 00:06:54,920
<font color="#CCCCCC">each</font><font color="#E5E5E5"> die that is a bit stupid actually</font>

155
00:06:52,400 --> 00:06:57,679
<font color="#CCCCCC">we want to automate</font><font color="#E5E5E5"> this manual</font>

156
00:06:54,920 --> 00:07:01,010
partitioning<font color="#CCCCCC"> so</font><font color="#E5E5E5"> we</font><font color="#CCCCCC"> have a wall 3d EDA</font>

157
00:06:57,680 --> 00:07:02,750
flow<font color="#E5E5E5"> okay so see how it works</font>

158
00:07:01,010 --> 00:07:06,890
we'll take an example<font color="#CCCCCC"> so let's say that</font>

159
00:07:02,750 --> 00:07:09,050
this is<font color="#E5E5E5"> representation of a design</font><font color="#CCCCCC"> the</font>

160
00:07:06,890 --> 00:07:11,390
objective<font color="#E5E5E5"> here is to simply split it</font>

161
00:07:09,050 --> 00:07:14,270
<font color="#CCCCCC">into</font><font color="#E5E5E5"> as what we call a by partition so</font>

162
00:07:11,390 --> 00:07:16,099
<font color="#E5E5E5">having</font><font color="#CCCCCC"> two portion at the end</font><font color="#E5E5E5"> and and we</font>

163
00:07:14,270 --> 00:07:18,430
want<font color="#CCCCCC"> those do portion to be</font><font color="#E5E5E5"> the same</font>

164
00:07:16,100 --> 00:07:21,290
size<font color="#E5E5E5"> that</font><font color="#CCCCCC"> is a balanced</font><font color="#E5E5E5"> by partitioning</font>

165
00:07:18,430 --> 00:07:22,880
and also one other objectives is not

166
00:07:21,290 --> 00:07:26,390
simply<font color="#CCCCCC"> buttering the</font><font color="#E5E5E5"> design and then</font>

167
00:07:22,880 --> 00:07:28,070
doing anything<font color="#E5E5E5"> I want to limit the 3d</font>

168
00:07:26,390 --> 00:07:31,130
interconnectivity<font color="#E5E5E5"> that is having as</font>

169
00:07:28,070 --> 00:07:32,810
little<font color="#E5E5E5"> nets that are 3d as possible okay</font>

170
00:07:31,130 --> 00:07:36,200
cut<font color="#CCCCCC"> ask</font><font color="#E5E5E5"> little nets as possible</font><font color="#CCCCCC"> one</font>

171
00:07:32,810 --> 00:07:38,540
<font color="#CCCCCC">during the</font><font color="#E5E5E5"> partitioning okay to do that</font>

172
00:07:36,200 --> 00:07:41,030
first<font color="#CCCCCC"> we actually need to cluster the</font>

173
00:07:38,540 --> 00:07:44,390
design<font color="#CCCCCC"> no darky positioning it we first</font>

174
00:07:41,030 --> 00:07:47,539
<font color="#E5E5E5">cluster why because well earlier I told</font>

175
00:07:44,390 --> 00:07:51,169
you that we want<font color="#CCCCCC"> to</font><font color="#E5E5E5"> reduce the wire</font>

176
00:07:47,540 --> 00:07:54,380
<font color="#CCCCCC">lengths so if we just keep</font><font color="#E5E5E5"> the design as</font>

177
00:07:51,170 --> 00:07:56,600
is on the<font color="#CCCCCC"> Left we may just get some</font>

178
00:07:54,380 --> 00:07:58,219
really short wires and those<font color="#E5E5E5"> wires when</font>

179
00:07:56,600 --> 00:08:00,290
going<font color="#CCCCCC"> 3d going through the</font><font color="#E5E5E5"> old</font>

180
00:07:58,220 --> 00:08:03,140
interconnection<font color="#E5E5E5"> for the face to</font><font color="#CCCCCC"> face to</font>

181
00:08:00,290 --> 00:08:06,860
face to<font color="#CCCCCC"> barcode vias and straw</font><font color="#E5E5E5"> then we</font>

182
00:08:03,140 --> 00:08:09,050
out remade be made longer<font color="#E5E5E5"> so we would</font>

183
00:08:06,860 --> 00:08:11,090
lose in performance<font color="#E5E5E5"> so we want to close</font>

184
00:08:09,050 --> 00:08:13,280
<font color="#CCCCCC">the designs that</font><font color="#E5E5E5"> you can hide all</font><font color="#CCCCCC"> the</font>

185
00:08:11,090 --> 00:08:15,440
shorter classes<font color="#CCCCCC"> and shorter wires inside</font>

186
00:08:13,280 --> 00:08:17,890
the clusters and just<font color="#E5E5E5"> highlight the</font>

187
00:08:15,440 --> 00:08:20,690
longer wires so now we have two<font color="#CCCCCC"> choices</font>

188
00:08:17,890 --> 00:08:22,039
<font color="#E5E5E5">aside from the clustering</font><font color="#CCCCCC"> methods is</font><font color="#E5E5E5"> to</font>

189
00:08:20,690 --> 00:08:23,420
choose<font color="#CCCCCC"> the clustering grain that is the</font>

190
00:08:22,040 --> 00:08:25,400
<font color="#E5E5E5">amount of clusters you want in your</font>

191
00:08:23,420 --> 00:08:27,410
design<font color="#E5E5E5"> in this case where</font><font color="#CCCCCC"> it'll just</font>

192
00:08:25,400 --> 00:08:29,330
have four clusters so we are very few

193
00:08:27,410 --> 00:08:31,190
net<font color="#E5E5E5"> that's great but problem is that</font>

194
00:08:29,330 --> 00:08:33,199
some longer wires are still hidden

195
00:08:31,190 --> 00:08:35,510
inside the cluster<font color="#CCCCCC"> and that's</font><font color="#E5E5E5"> not great</font>

196
00:08:33,200 --> 00:08:37,700
on the other<font color="#E5E5E5"> hand of the spectrum you</font>

197
00:08:35,510 --> 00:08:40,400
could have a lot of clusters<font color="#E5E5E5"> very small</font>

198
00:08:37,700 --> 00:08:43,130
clusters and this time that's<font color="#E5E5E5"> great</font>

199
00:08:40,400 --> 00:08:44,660
<font color="#CCCCCC">although longer wires are outside to</font>

200
00:08:43,130 --> 00:08:46,580
<font color="#CCCCCC">clear so you</font><font color="#E5E5E5"> can cut them you can work</font>

201
00:08:44,660 --> 00:08:51,110
<font color="#E5E5E5">on them any profit system</font><font color="#CCCCCC"> but a problem</font>

202
00:08:46,580 --> 00:08:54,020
<font color="#E5E5E5">is that um well the a lot of nets and</font>

203
00:08:51,110 --> 00:08:55,540
you may get more<font color="#CCCCCC"> than needed so one of</font>

204
00:08:54,020 --> 00:08:57,730
the trader of one of the

205
00:08:55,540 --> 00:09:00,670
game here is to<font color="#E5E5E5"> decide the</font><font color="#CCCCCC"> clustering</font>

206
00:08:57,730 --> 00:09:02,500
<font color="#CCCCCC">drain to balance between the two aspects</font>

207
00:09:00,670 --> 00:09:04,449
<font color="#E5E5E5">of the clustering okay once that's done</font>

208
00:09:02,500 --> 00:09:07,540
<font color="#CCCCCC">let's say that this is</font><font color="#E5E5E5"> the clustering</font>

209
00:09:04,449 --> 00:09:09,849
<font color="#CCCCCC">drain</font><font color="#E5E5E5"> I want to use okay the next</font><font color="#CCCCCC"> step</font>

210
00:09:07,540 --> 00:09:13,060
<font color="#E5E5E5">is to extract good graph that is</font>

211
00:09:09,850 --> 00:09:13,690
representing<font color="#E5E5E5"> this design</font><font color="#CCCCCC"> but really easy</font>

212
00:09:13,060 --> 00:09:15,758
actually

213
00:09:13,690 --> 00:09:17,709
so each cluster<font color="#CCCCCC"> each blue cluster we</font>

214
00:09:15,759 --> 00:09:19,720
become one node what color vertex of the

215
00:09:17,709 --> 00:09:21,729
graph and then each net connecting two

216
00:09:19,720 --> 00:09:23,610
clusters will become one edge of the

217
00:09:21,730 --> 00:09:28,540
<font color="#E5E5E5">breadth and do that for a wall graph</font>

218
00:09:23,610 --> 00:09:31,089
extraction complete<font color="#CCCCCC"> that's it what not</font>

219
00:09:28,540 --> 00:09:37,060
exactly<font color="#E5E5E5"> because</font><font color="#CCCCCC"> there are some nets like</font>

220
00:09:31,089 --> 00:09:41,350
<font color="#CCCCCC">the red</font><font color="#E5E5E5"> over there that is extracted as</font>

221
00:09:37,060 --> 00:09:43,839
two edges<font color="#CCCCCC"> oh it's one net it shouldn't</font>

222
00:09:41,350 --> 00:09:46,329
be two edges to<font color="#CCCCCC"> be one objects</font><font color="#E5E5E5"> also in a</font>

223
00:09:43,839 --> 00:09:48,279
graph<font color="#E5E5E5"> so the graph is</font><font color="#CCCCCC"> actually</font><font color="#E5E5E5"> two to</font>

224
00:09:46,329 --> 00:09:49,689
<font color="#E5E5E5">limited definition to work really</font>

225
00:09:48,279 --> 00:09:52,600
represent the<font color="#E5E5E5"> architecture</font><font color="#CCCCCC"> of a design</font>

226
00:09:49,690 --> 00:09:55,360
we<font color="#CCCCCC"> need to extend this notion using what</font>

227
00:09:52,600 --> 00:09:57,160
we call hyper graphs<font color="#E5E5E5"> we just add one</font>

228
00:09:55,360 --> 00:09:58,959
really<font color="#E5E5E5"> easy thing</font><font color="#CCCCCC"> to understand is that</font>

229
00:09:57,160 --> 00:10:01,329
instead of<font color="#E5E5E5"> having simply edges</font>

230
00:09:58,959 --> 00:10:03,579
connecting<font color="#E5E5E5"> two nodes two vertices</font><font color="#CCCCCC"> will</font>

231
00:10:01,329 --> 00:10:05,849
have hyper edges like the blue one in

232
00:10:03,579 --> 00:10:09,069
the<font color="#E5E5E5"> background that would connect</font>

233
00:10:05,850 --> 00:10:13,180
several nodes<font color="#CCCCCC"> all</font><font color="#E5E5E5"> together using one</font>

234
00:10:09,069 --> 00:10:14,500
object one hytrek<font color="#E5E5E5"> K so if we come back</font>

235
00:10:13,180 --> 00:10:17,979
<font color="#CCCCCC">to the net that</font><font color="#E5E5E5"> was</font><font color="#CCCCCC"> pretty mad</font>

236
00:10:14,500 --> 00:10:20,860
problematic here<font color="#E5E5E5"> one transforming this</font>

237
00:10:17,980 --> 00:10:23,860
net using hyper graph it would just be

238
00:10:20,860 --> 00:10:25,480
one hyper edge as when you cut one part

239
00:10:23,860 --> 00:10:27,519
of<font color="#E5E5E5"> the Nets you would actually call the</font>

240
00:10:25,480 --> 00:10:29,860
world<font color="#E5E5E5"> hyper edge you know to separate a</font>

241
00:10:27,519 --> 00:10:31,720
<font color="#E5E5E5">separate edges and you can do that for</font>

242
00:10:29,860 --> 00:10:34,120
the<font color="#CCCCCC"> wall</font><font color="#E5E5E5"> design and have something that</font>

243
00:10:31,720 --> 00:10:37,990
it's ugly<font color="#E5E5E5"> sorry for the club lines in in</font>

244
00:10:34,120 --> 00:10:40,569
the room and once that's<font color="#E5E5E5"> done you</font><font color="#CCCCCC"> can</font>

245
00:10:37,990 --> 00:10:43,149
finally<font color="#E5E5E5"> move on to the</font><font color="#CCCCCC"> next step okay</font><font color="#E5E5E5"> so</font>

246
00:10:40,569 --> 00:10:45,370
no<font color="#E5E5E5"> can really</font><font color="#CCCCCC"> part in the design</font><font color="#E5E5E5"> using</font>

247
00:10:43,149 --> 00:10:47,589
some polishing algorithm so I won't dive

248
00:10:45,370 --> 00:10:52,959
into the details<font color="#CCCCCC"> here not necessary</font><font color="#E5E5E5"> and</font>

249
00:10:47,589 --> 00:10:55,029
<font color="#CCCCCC">that the</font><font color="#E5E5E5"> idea is to respect</font><font color="#CCCCCC"> your</font>

250
00:10:52,959 --> 00:10:56,109
objectives we set<font color="#E5E5E5"> at</font><font color="#CCCCCC"> the beginning</font><font color="#E5E5E5"> so</font>

251
00:10:55,029 --> 00:10:59,439
<font color="#CCCCCC">there were to</font><font color="#E5E5E5"> have a balanced</font>

252
00:10:56,110 --> 00:11:00,910
partitioning<font color="#CCCCCC"> that is having in this case</font>

253
00:10:59,439 --> 00:11:03,849
we have the<font color="#CCCCCC"> same of</font><font color="#E5E5E5"> cluster since</font>

254
00:11:00,910 --> 00:11:06,939
partition as great and we only<font color="#E5E5E5"> cut</font><font color="#CCCCCC"> two</font>

255
00:11:03,850 --> 00:11:09,680
hyper edges<font color="#E5E5E5"> and that's great as well</font>

256
00:11:06,940 --> 00:11:13,040
<font color="#CCCCCC">okay let's say it's</font><font color="#E5E5E5"> done</font><font color="#CCCCCC"> the next</font><font color="#E5E5E5"> step</font>

257
00:11:09,680 --> 00:11:16,010
is to generate<font color="#E5E5E5"> some netlist</font><font color="#CCCCCC"> so in a 2d</font>

258
00:11:13,040 --> 00:11:17,990
<font color="#CCCCCC">Isaac flow</font><font color="#E5E5E5"> like stuff said earlier again</font>

259
00:11:16,010 --> 00:11:19,760
<font color="#E5E5E5">you would generate a netlist</font><font color="#CCCCCC"> after</font><font color="#E5E5E5"> the</font>

260
00:11:17,990 --> 00:11:22,459
synthesis<font color="#E5E5E5"> and then you will</font><font color="#CCCCCC"> use this</font>

261
00:11:19,760 --> 00:11:24,380
netlist to place<font color="#CCCCCC"> a neurology design</font><font color="#E5E5E5"> well</font>

262
00:11:22,459 --> 00:11:26,540
for<font color="#E5E5E5"> a 3d flow is exactly the same you</font>

263
00:11:24,380 --> 00:11:28,610
<font color="#E5E5E5">need</font><font color="#CCCCCC"> to regenerate</font><font color="#E5E5E5"> an atlas for each of</font>

264
00:11:26,540 --> 00:11:30,500
the partitions<font color="#E5E5E5"> for each die for each</font>

265
00:11:28,610 --> 00:11:34,430
layer that you can then place in

266
00:11:30,500 --> 00:11:38,020
relative interconnects and<font color="#E5E5E5"> together so</font>

267
00:11:34,430 --> 00:11:40,189
those four steps<font color="#E5E5E5"> aim at replacing that</font>

268
00:11:38,020 --> 00:11:42,649
stupid and silly<font color="#CCCCCC"> money manual</font>

269
00:11:40,190 --> 00:11:45,770
partitioning so that we can have manual

270
00:11:42,649 --> 00:11:51,680
3d and automated no<font color="#E5E5E5"> automated</font><font color="#CCCCCC"> fully</font><font color="#E5E5E5"> for</font>

271
00:11:45,770 --> 00:11:53,779
not manual automated<font color="#E5E5E5"> 3d flow</font><font color="#CCCCCC"> okay and so</font>

272
00:11:51,680 --> 00:11:58,250
some of those block are<font color="#E5E5E5"> all made like</font>

273
00:11:53,779 --> 00:12:00,770
for<font color="#CCCCCC"> example</font><font color="#E5E5E5"> the clustering we just take</font>

274
00:11:58,250 --> 00:12:04,100
the death file that is used<font color="#E5E5E5"> during the</font>

275
00:12:00,770 --> 00:12:07,100
place and<font color="#E5E5E5"> route step of the the EDF flow</font>

276
00:12:04,100 --> 00:12:10,130
and to extract<font color="#CCCCCC"> all</font><font color="#E5E5E5"> the design geometry</font>

277
00:12:07,100 --> 00:12:15,050
<font color="#E5E5E5">we was also the left file for the gates</font>

278
00:12:10,130 --> 00:12:16,700
<font color="#E5E5E5">properties and once the design</font><font color="#CCCCCC"> I've been</font>

279
00:12:15,050 --> 00:12:19,339
clustered is sent to the graph

280
00:12:16,700 --> 00:12:22,130
extraction algorithm<font color="#CCCCCC"> also a made</font><font color="#E5E5E5"> in this</font>

281
00:12:19,339 --> 00:12:24,020
case just while work<font color="#E5E5E5"> on the graph</font>

282
00:12:22,130 --> 00:12:26,149
extract some information said the

283
00:12:24,020 --> 00:12:28,100
weights and<font color="#E5E5E5"> the objectives for the graph</font>

284
00:12:26,149 --> 00:12:30,529
partitioning and formats<font color="#E5E5E5"> the designs</font>

285
00:12:28,100 --> 00:12:33,320
<font color="#E5E5E5">that can be right by graph partitioning</font>

286
00:12:30,529 --> 00:12:34,640
tools<font color="#E5E5E5"> so those were not unmade because</font>

287
00:12:33,320 --> 00:12:37,190
<font color="#E5E5E5">there are really</font><font color="#CCCCCC"> great</font><font color="#E5E5E5"> passionate or not</font>

288
00:12:34,640 --> 00:12:39,680
already<font color="#CCCCCC"> exist</font><font color="#E5E5E5"> out there</font><font color="#CCCCCC"> so no reason to</font>

289
00:12:37,190 --> 00:12:41,720
<font color="#E5E5E5">make our own and the two for his take of</font>

290
00:12:39,680 --> 00:12:43,399
credits<font color="#E5E5E5"> are we used our</font><font color="#CCCCCC"> each Matisse and</font>

291
00:12:41,720 --> 00:12:45,110
<font color="#CCCCCC">Petro respectively from</font><font color="#E5E5E5"> the</font><font color="#CCCCCC"> therapy</font><font color="#E5E5E5"> slab</font>

292
00:12:43,399 --> 00:12:46,880
at Minnesota<font color="#CCCCCC"> University and one</font>

293
00:12:45,110 --> 00:12:49,760
<font color="#CCCCCC">developed bar I</font><font color="#E5E5E5"> get</font><font color="#CCCCCC"> for circuitry</font><font color="#E5E5E5"> work</font>

294
00:12:46,880 --> 00:12:51,410
<font color="#E5E5E5">during his PhD at</font><font color="#CCCCCC"> Beacon</font><font color="#E5E5E5"> University so</font>

295
00:12:49,760 --> 00:12:53,360
those two are<font color="#E5E5E5"> we great</font>

296
00:12:51,410 --> 00:12:56,959
hypergraph matching tools<font color="#E5E5E5"> if you want to</font>

297
00:12:53,360 --> 00:13:00,020
use some and the last step is<font color="#CCCCCC"> still</font><font color="#E5E5E5"> not</font>

298
00:12:56,959 --> 00:13:02,119
on github yet really<font color="#E5E5E5"> early-stage</font>

299
00:13:00,020 --> 00:13:03,620
developments<font color="#E5E5E5"> and we're trying to like I</font>

300
00:13:02,120 --> 00:13:06,950
<font color="#E5E5E5">said take the netlist</font>

301
00:13:03,620 --> 00:13:09,079
from the 2d synthesis<font color="#CCCCCC"> the information</font>

302
00:13:06,950 --> 00:13:11,720
from the graph partitioning and then

303
00:13:09,079 --> 00:13:14,989
generate<font color="#CCCCCC"> a splits and at</font><font color="#E5E5E5"> least for the</font>

304
00:13:11,720 --> 00:13:19,730
design<font color="#CCCCCC"> okay</font>

305
00:13:14,990 --> 00:13:20,250
this flow has<font color="#E5E5E5"> been tested on so while</font>

306
00:13:19,730 --> 00:13:22,950
these

307
00:13:20,250 --> 00:13:25,850
among wish we had the<font color="#CCCCCC"> LDPC which a very</font>

308
00:13:22,950 --> 00:13:31,130
small call for error correcting code and

309
00:13:25,850 --> 00:13:34,140
one version<font color="#CCCCCC"> of race five and or was it</font>

310
00:13:31,130 --> 00:13:36,360
<font color="#CCCCCC">mercury University here</font><font color="#E5E5E5"> Berkeley and in</font>

311
00:13:34,140 --> 00:13:39,000
some modules of the<font color="#CCCCCC"> compass</font><font color="#E5E5E5"> party to SOC</font>

312
00:13:36,360 --> 00:13:41,880
so we did<font color="#CCCCCC"> not tackle the</font><font color="#E5E5E5"> wall open</font>

313
00:13:39,000 --> 00:13:44,700
<font color="#CCCCCC">Sparkle one time but</font><font color="#E5E5E5"> we splits into just</font>

314
00:13:41,880 --> 00:13:46,500
the<font color="#CCCCCC"> SPC which is the call the CCX the</font>

315
00:13:44,700 --> 00:13:48,270
memory<font color="#CCCCCC"> crossbar the arch XD</font><font color="#E5E5E5"> Ethernet</font>

316
00:13:46,500 --> 00:13:50,580
module so all of them<font color="#CCCCCC"> it's different</font>

317
00:13:48,270 --> 00:13:53,160
properties different sizes and<font color="#CCCCCC"> different</font>

318
00:13:50,580 --> 00:13:55,110
amount<font color="#E5E5E5"> of gates and nets so it can be</font>

319
00:13:53,160 --> 00:13:57,089
<font color="#E5E5E5">interesting to see if all flow is</font>

320
00:13:55,110 --> 00:14:02,760
rubbish<font color="#CCCCCC"> two</font><font color="#E5E5E5"> different kinds of designs</font>

321
00:13:57,090 --> 00:14:06,690
and talking<font color="#CCCCCC"> about robinus well yes and</font>

322
00:14:02,760 --> 00:14:10,080
no actually<font color="#E5E5E5"> so what you can hope using</font>

323
00:14:06,690 --> 00:14:12,240
this flow for<font color="#E5E5E5"> this particular designs is</font>

324
00:14:10,080 --> 00:14:14,340
to<font color="#E5E5E5"> gain up to seventy seven</font><font color="#CCCCCC"> percent in</font>

325
00:14:12,240 --> 00:14:16,710
total<font color="#E5E5E5"> wire length reduction I want going</font>

326
00:14:14,340 --> 00:14:19,350
3G<font color="#E5E5E5"> but</font><font color="#CCCCCC"> you can see</font><font color="#E5E5E5"> that it heavily</font>

327
00:14:16,710 --> 00:14:22,860
depends on the design that<font color="#CCCCCC"> is</font><font color="#E5E5E5"> tested so</font>

328
00:14:19,350 --> 00:14:24,750
the crossbar highly benefit from it but

329
00:14:22,860 --> 00:14:28,770
the the<font color="#CCCCCC"> ethernet module in green on the</font>

330
00:14:24,750 --> 00:14:30,870
right<font color="#E5E5E5"> can gain</font><font color="#CCCCCC"> to</font><font color="#E5E5E5"> up to one</font><font color="#CCCCCC"> down</font><font color="#E5E5E5"> to zero</font>

331
00:14:28,770 --> 00:14:35,760
percent<font color="#E5E5E5"> of games just</font><font color="#CCCCCC"> lose some</font>

332
00:14:30,870 --> 00:14:37,860
performance and<font color="#CCCCCC"> also widely depends</font><font color="#E5E5E5"> even</font>

333
00:14:35,760 --> 00:14:41,130
for the same design on the clustering

334
00:14:37,860 --> 00:14:43,500
grain that<font color="#CCCCCC"> is used</font><font color="#E5E5E5"> that's great but also</font>

335
00:14:41,130 --> 00:14:45,030
on<font color="#E5E5E5"> the ways that we set the objective we</font>

336
00:14:43,500 --> 00:14:46,410
<font color="#E5E5E5">set for the graph partitioning so do we</font>

337
00:14:45,030 --> 00:14:48,030
want<font color="#CCCCCC"> to reduce</font><font color="#E5E5E5"> the amount</font><font color="#CCCCCC"> of net</font><font color="#E5E5E5"> data</font>

338
00:14:46,410 --> 00:14:51,449
<font color="#E5E5E5">crossing in 3d</font><font color="#CCCCCC"> that</font><font color="#E5E5E5"> we want to reduce</font>

339
00:14:48,030 --> 00:14:53,040
<font color="#E5E5E5">the total</font><font color="#CCCCCC"> wire length or maximized or</font>

340
00:14:51,450 --> 00:14:55,530
wire length<font color="#E5E5E5"> that is cut and all those</font>

341
00:14:53,040 --> 00:15:00,150
kind<font color="#CCCCCC"> of objectives will impact the gain</font>

342
00:14:55,530 --> 00:15:03,500
in the end um one<font color="#CCCCCC"> or again we can have</font><font color="#E5E5E5"> a</font>

343
00:15:00,150 --> 00:15:06,270
<font color="#E5E5E5">part from</font><font color="#CCCCCC"> one on top</font><font color="#E5E5E5"> of having the wire</font>

344
00:15:03,500 --> 00:15:08,730
shorter total wire length is having a

345
00:15:06,270 --> 00:15:10,949
<font color="#E5E5E5">short critical path so</font><font color="#CCCCCC"> that is important</font>

346
00:15:08,730 --> 00:15:12,990
<font color="#E5E5E5">for the performance gain and again can</font>

347
00:15:10,950 --> 00:15:15,180
see that the crossbar<font color="#E5E5E5"> will gain more</font>

348
00:15:12,990 --> 00:15:18,030
than<font color="#E5E5E5"> the orders in up to</font><font color="#CCCCCC"> sixty one</font>

349
00:15:15,180 --> 00:15:22,770
<font color="#CCCCCC">percent but more than let's say thirty</font>

350
00:15:18,030 --> 00:15:25,500
<font color="#CCCCCC">five percent</font><font color="#E5E5E5"> in average okay but there</font>

351
00:15:22,770 --> 00:15:27,540
are still a lot<font color="#CCCCCC"> of open questions so</font>

352
00:15:25,500 --> 00:15:30,540
this work is<font color="#E5E5E5"> far from being over</font><font color="#CCCCCC"> it's</font>

353
00:15:27,540 --> 00:15:32,939
all part of<font color="#E5E5E5"> my PhD</font><font color="#CCCCCC"> thesis are still have</font>

354
00:15:30,540 --> 00:15:34,829
three<font color="#E5E5E5"> years left</font><font color="#CCCCCC"> sometime</font>

355
00:15:32,940 --> 00:15:36,750
odd<font color="#CCCCCC"> moments some of the the question</font>

356
00:15:34,830 --> 00:15:38,250
<font color="#CCCCCC">we're</font><font color="#E5E5E5"> asking</font><font color="#CCCCCC"> ourselves are what is the</font>

357
00:15:36,750 --> 00:15:41,610
<font color="#CCCCCC">best clustering so</font><font color="#E5E5E5"> the one I showed you</font>

358
00:15:38,250 --> 00:15:43,560
<font color="#E5E5E5">here is what I prefer</font><font color="#CCCCCC"> to say naive than</font>

359
00:15:41,610 --> 00:15:46,650
<font color="#CCCCCC">stupid</font><font color="#E5E5E5"> but it's actually stupid</font>

360
00:15:43,560 --> 00:15:48,270
it's just<font color="#E5E5E5"> geometric one you just take</font>

361
00:15:46,650 --> 00:15:50,160
the design and then<font color="#CCCCCC"> split</font><font color="#E5E5E5"> it into</font>

362
00:15:48,270 --> 00:15:52,530
squares or<font color="#E5E5E5"> rectangles of the same size</font>

363
00:15:50,160 --> 00:15:54,329
but you will cut a lot<font color="#E5E5E5"> of short warriors</font>

364
00:15:52,530 --> 00:15:57,120
and that's what I want to avoid<font color="#E5E5E5"> so this</font>

365
00:15:54,330 --> 00:15:58,920
must be<font color="#E5E5E5"> a better clustering method and</font>

366
00:15:57,120 --> 00:16:02,760
we're looking for<font color="#E5E5E5"> that's best clustering</font>

367
00:15:58,920 --> 00:16:06,120
<font color="#E5E5E5">method and then once we</font><font color="#CCCCCC"> find it that</font>

368
00:16:02,760 --> 00:16:08,460
actually actually have an impact<font color="#E5E5E5"> on the</font>

369
00:16:06,120 --> 00:16:10,260
design partition ability is it's really

370
00:16:08,460 --> 00:16:13,140
important to have<font color="#E5E5E5"> a better clustering</font>

371
00:16:10,260 --> 00:16:14,970
<font color="#E5E5E5">method or not that generally anything is</font>

372
00:16:13,140 --> 00:16:18,060
the grain<font color="#CCCCCC"> that important so we saw in</font>

373
00:16:14,970 --> 00:16:19,800
the early result that it seems<font color="#E5E5E5"> to be but</font>

374
00:16:18,060 --> 00:16:22,380
<font color="#CCCCCC">it's always</font><font color="#E5E5E5"> the case for all the designs</font>

375
00:16:19,800 --> 00:16:24,900
and on top of that can<font color="#E5E5E5"> we predict the</font>

376
00:16:22,380 --> 00:16:27,689
<font color="#CCCCCC">Parchin ability of design so</font><font color="#E5E5E5"> it gave</font><font color="#CCCCCC"> us</font>

377
00:16:24,900 --> 00:16:30,000
<font color="#E5E5E5">a to the</font><font color="#CCCCCC"> ICU designed</font><font color="#E5E5E5"> that can</font><font color="#CCCCCC"> we</font>

378
00:16:27,690 --> 00:16:32,610
guarantee<font color="#E5E5E5"> you before trying to do the</font>

379
00:16:30,000 --> 00:16:34,590
<font color="#CCCCCC">war flow for the EDF though that we</font><font color="#E5E5E5"> can</font>

380
00:16:32,610 --> 00:16:37,350
gain<font color="#E5E5E5"> up to I don't</font><font color="#CCCCCC"> know 30 or</font><font color="#E5E5E5"> 40 percent</font>

381
00:16:34,590 --> 00:16:38,400
performance<font color="#E5E5E5"> by doing 3d is it worth the</font>

382
00:16:37,350 --> 00:16:41,970
hassle

383
00:16:38,400 --> 00:16:43,439
um so those are<font color="#E5E5E5"> just enough rambling a</font>

384
00:16:41,970 --> 00:16:45,870
question was asking ourselves<font color="#CCCCCC"> you have</font>

385
00:16:43,440 --> 00:16:47,250
some<font color="#E5E5E5"> of your own</font><font color="#CCCCCC"> now we'll be</font><font color="#E5E5E5"> more than</font>

386
00:16:45,870 --> 00:16:49,170
what happy to answer them

387
00:16:47,250 --> 00:16:58,909
thank you<font color="#E5E5E5"> for your attention</font>

388
00:16:49,170 --> 00:16:58,909
[Applause]

389
00:17:10,450 --> 00:17:13,549
[Music]

390
00:17:14,169 --> 00:17:18,769
yes<font color="#E5E5E5"> odd moments is really later than the</font>

391
00:17:17,029 --> 00:17:21,019
process<font color="#CCCCCC"> oh yeah sorry</font>

392
00:17:18,769 --> 00:17:24,019
so the question<font color="#E5E5E5"> here is can you directly</font>

393
00:17:21,019 --> 00:17:25,480
design you<font color="#E5E5E5"> you are surprisingly 3G you</font>

394
00:17:24,019 --> 00:17:27,909
sort<font color="#E5E5E5"> of having to polishing it later</font>

395
00:17:25,480 --> 00:17:30,769
<font color="#E5E5E5">that's it yeah okay</font>

396
00:17:27,909 --> 00:17:34,519
you cannot yet do that because<font color="#E5E5E5"> you would</font>

397
00:17:30,769 --> 00:17:37,039
like some 3d awareness in the flow<font color="#E5E5E5"> so if</font>

398
00:17:34,519 --> 00:17:39,169
you design<font color="#E5E5E5"> you our</font><font color="#CCCCCC"> say 3d that</font><font color="#E5E5E5"> is</font><font color="#CCCCCC"> the</font>

399
00:17:37,039 --> 00:17:41,029
aim in the future<font color="#CCCCCC"> but</font><font color="#E5E5E5"> in the near future</font>

400
00:17:39,169 --> 00:17:42,620
we come to that<font color="#E5E5E5"> yet</font><font color="#CCCCCC"> because we lack some</font>

401
00:17:41,029 --> 00:17:44,510
tools to<font color="#E5E5E5"> place in</font><font color="#CCCCCC"> Raleigh facts upon a</font>

402
00:17:42,620 --> 00:17:46,789
three dimensions<font color="#CCCCCC"> so all the place in</font>

403
00:17:44,510 --> 00:17:50,179
<font color="#CCCCCC">round tools are just</font><font color="#E5E5E5"> two dimensions</font><font color="#CCCCCC"> X&Y</font>

404
00:17:46,789 --> 00:17:52,039
<font color="#E5E5E5">and if you want to have a 3d aware flow</font>

405
00:17:50,179 --> 00:17:53,539
you will<font color="#E5E5E5"> need to add one set of</font>

406
00:17:52,039 --> 00:17:55,610
coordinate to the<font color="#CCCCCC"> placement roten that</font>

407
00:17:53,539 --> 00:17:59,470
is not done yet so<font color="#E5E5E5"> now you still</font><font color="#CCCCCC"> need to</font>

408
00:17:55,610 --> 00:17:59,469
design it in 2d<font color="#E5E5E5"> and then split it</font>

409
00:18:10,960 --> 00:18:16,270
what what<font color="#E5E5E5"> impact performance</font>

410
00:18:19,990 --> 00:18:24,710
interconnection yeah<font color="#CCCCCC"> so it's asking</font><font color="#E5E5E5"> if</font>

411
00:18:22,430 --> 00:18:27,950
there are performance impacts<font color="#E5E5E5"> when going</font>

412
00:18:24,710 --> 00:18:31,220
<font color="#CCCCCC">3-d versus in regular 2d</font><font color="#E5E5E5"> I see yes</font>

413
00:18:27,950 --> 00:18:32,390
<font color="#E5E5E5">actually so indeed</font><font color="#CCCCCC"> 1u if I</font><font color="#E5E5E5"> just go</font><font color="#CCCCCC"> back</font>

414
00:18:31,220 --> 00:18:34,850
to<font color="#E5E5E5"> the slice would be easier for</font>

415
00:18:32,390 --> 00:18:36,290
<font color="#E5E5E5">everybody to understand one go 3d you</font>

416
00:18:34,850 --> 00:18:40,310
have<font color="#E5E5E5"> obviously interconnection between</font>

417
00:18:36,290 --> 00:18:42,320
the two layers<font color="#E5E5E5"> like here and those the</font>

418
00:18:40,310 --> 00:18:44,780
connection interconnections are longer

419
00:18:42,320 --> 00:18:47,419
that<font color="#CCCCCC"> regular metal layers that</font><font color="#E5E5E5"> can say</font>

420
00:18:44,780 --> 00:18:49,399
the one you have a<font color="#E5E5E5"> at the front</font><font color="#CCCCCC"> see is</font>

421
00:18:47,420 --> 00:18:52,850
longer than the metal layers you<font color="#CCCCCC"> have</font>

422
00:18:49,400 --> 00:18:55,340
here and we try<font color="#CCCCCC"> to reduce the</font>

423
00:18:52,850 --> 00:18:57,080
performance loss due to this longer vias

424
00:18:55,340 --> 00:18:59,990
<font color="#E5E5E5">interconnection between two</font><font color="#CCCCCC"> layers by</font>

425
00:18:57,080 --> 00:19:02,960
<font color="#CCCCCC">skirting the</font><font color="#E5E5E5"> longest nest that would be</font>

426
00:18:59,990 --> 00:19:04,700
shorter<font color="#E5E5E5"> even</font><font color="#CCCCCC"> when</font><font color="#E5E5E5"> doing 3d so you would</font>

427
00:19:02,960 --> 00:19:06,200
<font color="#E5E5E5">have actually yet performance loss if</font>

428
00:19:04,700 --> 00:19:08,540
you<font color="#E5E5E5"> could read short wires that will be</font>

429
00:19:06,200 --> 00:19:10,750
elongated by going 3d and try to avoid

430
00:19:08,540 --> 00:19:10,750
that

431
00:19:29,929 --> 00:19:35,330
I do not really know how it<font color="#E5E5E5"> works</font><font color="#CCCCCC"> so</font>

432
00:19:33,679 --> 00:19:38,480
yeah<font color="#E5E5E5"> sorry</font>

433
00:19:35,330 --> 00:19:40,428
my guess is either<font color="#E5E5E5"> way is fine</font><font color="#CCCCCC"> you can't</font>

434
00:19:38,480 --> 00:19:42,350
say to have<font color="#CCCCCC"> a place in</font><font color="#E5E5E5"> route for each</font>

435
00:19:40,429 --> 00:19:45,279
layer<font color="#E5E5E5"> without constraining anything</font>

436
00:19:42,350 --> 00:19:50,330
because they would<font color="#CCCCCC"> just take the same</font>

437
00:19:45,279 --> 00:19:52,789
design<font color="#CCCCCC"> I simply used it just the simple</font>

438
00:19:50,330 --> 00:19:55,639
<font color="#E5E5E5">point I had in 2d</font><font color="#CCCCCC"> but with more space to</font>

439
00:19:52,789 --> 00:19:57,440
<font color="#CCCCCC">work on so you could say for example</font>

440
00:19:55,640 --> 00:20:00,289
that<font color="#E5E5E5"> going with a white blocks on top</font>

441
00:19:57,440 --> 00:20:02,600
<font color="#E5E5E5">what would be all scrambled and moving</font>

442
00:20:00,289 --> 00:20:05,419
away<font color="#E5E5E5"> when in fact it would just be</font>

443
00:20:02,600 --> 00:20:07,459
placed closer<font color="#CCCCCC"> to each other and the top</font>

444
00:20:05,419 --> 00:20:09,620
left cell would not be on<font color="#E5E5E5"> the bottom</font>

445
00:20:07,460 --> 00:20:12,080
<font color="#E5E5E5">right which stay on the top left goes</font><font color="#CCCCCC"> to</font>

446
00:20:09,620 --> 00:20:14,389
<font color="#E5E5E5">the place in route 1 it had less space</font>

447
00:20:12,080 --> 00:20:16,189
and<font color="#E5E5E5"> more constraints place it</font><font color="#CCCCCC"> des when</font>

448
00:20:14,390 --> 00:20:18,169
when it has less constraint<font color="#E5E5E5"> with steep</font>

449
00:20:16,190 --> 00:20:24,409
places it probably somewhere around

450
00:20:18,169 --> 00:20:25,669
<font color="#E5E5E5">there so I'm not</font><font color="#CCCCCC"> sure and I guess we</font>

451
00:20:24,409 --> 00:20:27,190
would<font color="#CCCCCC"> puts</font><font color="#E5E5E5"> it work</font><font color="#CCCCCC"> without all the</font>

452
00:20:25,669 --> 00:20:29,840
constraint between the two layers<font color="#CCCCCC"> I</font>

453
00:20:27,190 --> 00:20:31,279
think it would still<font color="#CCCCCC"> work without the</font>

454
00:20:29,840 --> 00:20:34,870
constraint between the two the<font color="#CCCCCC"> two</font>

455
00:20:31,279 --> 00:20:34,870
layers<font color="#E5E5E5"> we wrote it in the military</font>

456
00:20:39,590 --> 00:20:51,330
[Applause]

457
00:20:48,330 --> 00:20:51,330
next

458
00:20:54,169 --> 00:20:56,230
you

