INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/ip/mem_8_4K/sim/mem_8_4K.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_8_4K
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_INT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RAW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_SiTCP_RAW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_SiTCP_RAW_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/81802/Desktop/PAPILLON_FW/PAPILLON_v2023/PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v:627]
