Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jul  5 11:05:21 2023
| Host         : BIPIN-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cmp_timing_summary_routed.rpt -pb cmp_timing_summary_routed.pb -rpx cmp_timing_summary_routed.rpx -warn_on_violation
| Design       : cmp
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            EQ_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.262ns  (logic 5.449ns (53.097%)  route 4.813ns (46.903%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           1.508     2.961    A_IBUF[2]
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.085 r  EQ_O_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.635     3.719    EQ_O_OBUF_inst_i_2_n_0
    SLICE_X65Y27         LUT3 (Prop_lut3_I1_O)        0.150     3.869 r  EQ_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.671     6.540    EQ_O_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.722    10.262 r  EQ_O_OBUF_inst/O
                         net (fo=0)                   0.000    10.262    EQ_O
    G2                                                                r  EQ_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            LT_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.202ns  (logic 5.225ns (51.212%)  route 4.977ns (48.788%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.634     3.088    A_IBUF[1]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.212 r  LT_O_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.715     3.927    LT_O_OBUF_inst_i_2_n_0
    SLICE_X65Y27         LUT3 (Prop_lut3_I1_O)        0.124     4.051 r  LT_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.628     6.680    LT_O_OBUF
    F1                   OBUF (Prop_obuf_I_O)         3.523    10.202 r  LT_O_OBUF_inst/O
                         net (fo=0)                   0.000    10.202    LT_O
    F1                                                                r  LT_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            GT_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.031ns  (logic 5.221ns (52.046%)  route 4.810ns (47.954%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           1.507     2.960    A_IBUF[2]
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  GT_O_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.797     3.881    GT_O_OBUF_inst_i_2_n_0
    SLICE_X65Y27         LUT3 (Prop_lut3_I1_O)        0.124     4.005 r  GT_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.506     6.511    GT_O_OBUF
    G1                   OBUF (Prop_obuf_I_O)         3.520    10.031 r  GT_O_OBUF_inst/O
                         net (fo=0)                   0.000    10.031    GT_O
    G1                                                                r  GT_O (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            GT_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.480ns (56.318%)  route 1.148ns (43.682%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    T2                   IBUF (Prop_ibuf_I_O)         0.214     0.214 r  A_IBUF[3]_inst/O
                         net (fo=3, routed)           0.451     0.665    A_IBUF[3]
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.710 r  GT_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.696     1.406    GT_O_OBUF
    G1                   OBUF (Prop_obuf_I_O)         1.221     2.628 r  GT_O_OBUF_inst/O
                         net (fo=0)                   0.000     2.628    GT_O
    G1                                                                r  GT_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            LT_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.727ns  (logic 1.493ns (54.765%)  route 1.234ns (45.235%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    P2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  B_IBUF[3]_inst/O
                         net (fo=3, routed)           0.517     0.742    B_IBUF[3]
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.045     0.787 r  LT_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.716     1.504    LT_O_OBUF
    F1                   OBUF (Prop_obuf_I_O)         1.223     2.727 r  LT_O_OBUF_inst/O
                         net (fo=0)                   0.000     2.727    LT_O
    F1                                                                r  LT_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            EQ_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.834ns  (logic 1.552ns (54.759%)  route 1.282ns (45.241%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    P2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  B_IBUF[3]_inst/O
                         net (fo=3, routed)           0.517     0.742    B_IBUF[3]
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.044     0.786 r  EQ_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.765     1.551    EQ_O_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.283     2.834 r  EQ_O_OBUF_inst/O
                         net (fo=0)                   0.000     2.834    EQ_O
    G2                                                                r  EQ_O (OUT)
  -------------------------------------------------------------------    -------------------





