
IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (3 6)  (99 535)  (99 535)  IO control bit: IOUP_IE_1

 (17 13)  (77 541)  (77 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (7 4)  (199 532)  (199 532)  Enable bit of Mux _local_links/g0_mux_5 => logic_op_bot_5 lc_trk_g0_5
 (8 4)  (200 532)  (200 532)  routing T_4_33.logic_op_bot_5 <X> T_4_33.lc_trk_g0_5
 (10 4)  (212 532)  (212 532)  routing T_4_33.lc_trk_g0_5 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_3 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (8 5)  (200 533)  (200 533)  routing T_4_33.logic_op_bot_5 <X> T_4_33.lc_trk_g0_5
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g1_3 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (5 10)  (197 539)  (197 539)  routing T_4_33.span4_vert_27 <X> T_4_33.lc_trk_g1_3
 (6 10)  (198 539)  (198 539)  routing T_4_33.span4_vert_27 <X> T_4_33.lc_trk_g1_3
 (7 10)  (199 539)  (199 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_27 lc_trk_g1_3
 (8 11)  (200 538)  (200 538)  routing T_4_33.span4_vert_27 <X> T_4_33.lc_trk_g1_3


IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (12 10)  (268 539)  (268 539)  routing T_5_33.lc_trk_g1_4 <X> T_5_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (269 539)  (269 539)  routing T_5_33.lc_trk_g1_4 <X> T_5_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (238 539)  (238 539)  IOB_1 IO Functioning bit
 (13 11)  (269 538)  (269 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (250 540)  (250 540)  routing T_5_33.span12_vert_4 <X> T_5_33.lc_trk_g1_4
 (4 13)  (250 541)  (250 541)  routing T_5_33.span12_vert_4 <X> T_5_33.lc_trk_g1_4
 (5 13)  (251 541)  (251 541)  routing T_5_33.span12_vert_4 <X> T_5_33.lc_trk_g1_4
 (7 13)  (253 541)  (253 541)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_4 lc_trk_g1_4
 (17 13)  (239 541)  (239 541)  IOB_1 IO Functioning bit
 (16 14)  (238 543)  (238 543)  IOB_1 IO Functioning bit


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0



LogicTile_1_32

 (13 0)  (31 512)  (31 512)  routing T_1_32.sp4_h_l_39 <X> T_1_32.sp4_v_b_2
 (22 0)  (40 512)  (40 512)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (12 1)  (30 513)  (30 513)  routing T_1_32.sp4_h_l_39 <X> T_1_32.sp4_v_b_2
 (21 1)  (39 513)  (39 513)  routing T_1_32.sp4_r_v_b_32 <X> T_1_32.lc_trk_g0_3
 (0 2)  (18 514)  (18 514)  routing T_1_32.glb_netwk_3 <X> T_1_32.wire_logic_cluster/lc_7/clk
 (2 2)  (20 514)  (20 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (33 514)  (33 514)  routing T_1_32.sp4_h_r_13 <X> T_1_32.lc_trk_g0_5
 (16 2)  (34 514)  (34 514)  routing T_1_32.sp4_h_r_13 <X> T_1_32.lc_trk_g0_5
 (17 2)  (35 514)  (35 514)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (36 514)  (36 514)  routing T_1_32.sp4_h_r_13 <X> T_1_32.lc_trk_g0_5
 (22 2)  (40 514)  (40 514)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (43 514)  (43 514)  routing T_1_32.sp4_h_l_11 <X> T_1_32.lc_trk_g0_6
 (0 3)  (18 515)  (18 515)  routing T_1_32.glb_netwk_3 <X> T_1_32.wire_logic_cluster/lc_7/clk
 (11 3)  (29 515)  (29 515)  routing T_1_32.sp4_h_r_6 <X> T_1_32.sp4_h_l_39
 (13 3)  (31 515)  (31 515)  routing T_1_32.sp4_h_r_6 <X> T_1_32.sp4_h_l_39
 (21 3)  (39 515)  (39 515)  routing T_1_32.sp4_r_v_b_31 <X> T_1_32.lc_trk_g0_7
 (22 3)  (40 515)  (40 515)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (41 515)  (41 515)  routing T_1_32.sp4_h_l_11 <X> T_1_32.lc_trk_g0_6
 (24 3)  (42 515)  (42 515)  routing T_1_32.sp4_h_l_11 <X> T_1_32.lc_trk_g0_6
 (25 3)  (43 515)  (43 515)  routing T_1_32.sp4_h_l_11 <X> T_1_32.lc_trk_g0_6
 (21 4)  (39 516)  (39 516)  routing T_1_32.wire_logic_cluster/lc_3/out <X> T_1_32.lc_trk_g1_3
 (22 4)  (40 516)  (40 516)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (47 516)  (47 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 516)  (48 516)  routing T_1_32.lc_trk_g0_5 <X> T_1_32.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 516)  (50 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (53 516)  (53 516)  routing T_1_32.lc_trk_g0_6 <X> T_1_32.input_2_2
 (36 4)  (54 516)  (54 516)  LC_2 Logic Functioning bit
 (38 4)  (56 516)  (56 516)  LC_2 Logic Functioning bit
 (41 4)  (59 516)  (59 516)  LC_2 Logic Functioning bit
 (43 4)  (61 516)  (61 516)  LC_2 Logic Functioning bit
 (45 4)  (63 516)  (63 516)  LC_2 Logic Functioning bit
 (53 4)  (71 516)  (71 516)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (44 517)  (44 517)  routing T_1_32.lc_trk_g2_2 <X> T_1_32.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 517)  (46 517)  routing T_1_32.lc_trk_g2_2 <X> T_1_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 517)  (47 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 517)  (49 517)  routing T_1_32.lc_trk_g0_3 <X> T_1_32.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 517)  (50 517)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (53 517)  (53 517)  routing T_1_32.lc_trk_g0_6 <X> T_1_32.input_2_2
 (37 5)  (55 517)  (55 517)  LC_2 Logic Functioning bit
 (39 5)  (57 517)  (57 517)  LC_2 Logic Functioning bit
 (41 5)  (59 517)  (59 517)  LC_2 Logic Functioning bit
 (42 5)  (60 517)  (60 517)  LC_2 Logic Functioning bit
 (14 6)  (32 518)  (32 518)  routing T_1_32.wire_logic_cluster/lc_4/out <X> T_1_32.lc_trk_g1_4
 (26 6)  (44 518)  (44 518)  routing T_1_32.lc_trk_g1_4 <X> T_1_32.wire_logic_cluster/lc_3/in_0
 (28 6)  (46 518)  (46 518)  routing T_1_32.lc_trk_g2_4 <X> T_1_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 518)  (47 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 518)  (48 518)  routing T_1_32.lc_trk_g2_4 <X> T_1_32.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 518)  (50 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 518)  (52 518)  routing T_1_32.lc_trk_g1_3 <X> T_1_32.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 518)  (54 518)  LC_3 Logic Functioning bit
 (37 6)  (55 518)  (55 518)  LC_3 Logic Functioning bit
 (38 6)  (56 518)  (56 518)  LC_3 Logic Functioning bit
 (39 6)  (57 518)  (57 518)  LC_3 Logic Functioning bit
 (41 6)  (59 518)  (59 518)  LC_3 Logic Functioning bit
 (43 6)  (61 518)  (61 518)  LC_3 Logic Functioning bit
 (45 6)  (63 518)  (63 518)  LC_3 Logic Functioning bit
 (17 7)  (35 519)  (35 519)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (45 519)  (45 519)  routing T_1_32.lc_trk_g1_4 <X> T_1_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 519)  (47 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 519)  (49 519)  routing T_1_32.lc_trk_g1_3 <X> T_1_32.wire_logic_cluster/lc_3/in_3
 (37 7)  (55 519)  (55 519)  LC_3 Logic Functioning bit
 (39 7)  (57 519)  (57 519)  LC_3 Logic Functioning bit
 (48 7)  (66 519)  (66 519)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (70 519)  (70 519)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (25 8)  (43 520)  (43 520)  routing T_1_32.wire_logic_cluster/lc_2/out <X> T_1_32.lc_trk_g2_2
 (26 8)  (44 520)  (44 520)  routing T_1_32.lc_trk_g2_4 <X> T_1_32.wire_logic_cluster/lc_4/in_0
 (29 8)  (47 520)  (47 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 520)  (48 520)  routing T_1_32.lc_trk_g0_7 <X> T_1_32.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 520)  (49 520)  routing T_1_32.lc_trk_g1_4 <X> T_1_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 520)  (50 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 520)  (52 520)  routing T_1_32.lc_trk_g1_4 <X> T_1_32.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 520)  (54 520)  LC_4 Logic Functioning bit
 (37 8)  (55 520)  (55 520)  LC_4 Logic Functioning bit
 (38 8)  (56 520)  (56 520)  LC_4 Logic Functioning bit
 (39 8)  (57 520)  (57 520)  LC_4 Logic Functioning bit
 (41 8)  (59 520)  (59 520)  LC_4 Logic Functioning bit
 (43 8)  (61 520)  (61 520)  LC_4 Logic Functioning bit
 (45 8)  (63 520)  (63 520)  LC_4 Logic Functioning bit
 (51 8)  (69 520)  (69 520)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (40 521)  (40 521)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (46 521)  (46 521)  routing T_1_32.lc_trk_g2_4 <X> T_1_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 521)  (47 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 521)  (48 521)  routing T_1_32.lc_trk_g0_7 <X> T_1_32.wire_logic_cluster/lc_4/in_1
 (36 9)  (54 521)  (54 521)  LC_4 Logic Functioning bit
 (38 9)  (56 521)  (56 521)  LC_4 Logic Functioning bit
 (14 10)  (32 522)  (32 522)  routing T_1_32.sp4_v_t_17 <X> T_1_32.lc_trk_g2_4
 (26 10)  (44 522)  (44 522)  routing T_1_32.lc_trk_g3_4 <X> T_1_32.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 522)  (45 522)  routing T_1_32.lc_trk_g3_5 <X> T_1_32.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 522)  (46 522)  routing T_1_32.lc_trk_g3_5 <X> T_1_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 522)  (47 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 522)  (48 522)  routing T_1_32.lc_trk_g3_5 <X> T_1_32.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 522)  (50 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 522)  (52 522)  routing T_1_32.lc_trk_g1_3 <X> T_1_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 522)  (54 522)  LC_5 Logic Functioning bit
 (38 10)  (56 522)  (56 522)  LC_5 Logic Functioning bit
 (45 10)  (63 522)  (63 522)  LC_5 Logic Functioning bit
 (51 10)  (69 522)  (69 522)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (16 11)  (34 523)  (34 523)  routing T_1_32.sp4_v_t_17 <X> T_1_32.lc_trk_g2_4
 (17 11)  (35 523)  (35 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (27 11)  (45 523)  (45 523)  routing T_1_32.lc_trk_g3_4 <X> T_1_32.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 523)  (46 523)  routing T_1_32.lc_trk_g3_4 <X> T_1_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 523)  (47 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 523)  (49 523)  routing T_1_32.lc_trk_g1_3 <X> T_1_32.wire_logic_cluster/lc_5/in_3
 (36 11)  (54 523)  (54 523)  LC_5 Logic Functioning bit
 (37 11)  (55 523)  (55 523)  LC_5 Logic Functioning bit
 (38 11)  (56 523)  (56 523)  LC_5 Logic Functioning bit
 (39 11)  (57 523)  (57 523)  LC_5 Logic Functioning bit
 (41 11)  (59 523)  (59 523)  LC_5 Logic Functioning bit
 (43 11)  (61 523)  (61 523)  LC_5 Logic Functioning bit
 (14 14)  (32 526)  (32 526)  routing T_1_32.sp4_v_t_17 <X> T_1_32.lc_trk_g3_4
 (17 14)  (35 526)  (35 526)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (36 526)  (36 526)  routing T_1_32.wire_logic_cluster/lc_5/out <X> T_1_32.lc_trk_g3_5
 (16 15)  (34 527)  (34 527)  routing T_1_32.sp4_v_t_17 <X> T_1_32.lc_trk_g3_4
 (17 15)  (35 527)  (35 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_2_32

 (22 0)  (94 512)  (94 512)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (96 512)  (96 512)  routing T_2_32.bot_op_3 <X> T_2_32.lc_trk_g0_3
 (25 0)  (97 512)  (97 512)  routing T_2_32.sp4_v_b_2 <X> T_2_32.lc_trk_g0_2
 (31 0)  (103 512)  (103 512)  routing T_2_32.lc_trk_g1_6 <X> T_2_32.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 512)  (104 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 512)  (106 512)  routing T_2_32.lc_trk_g1_6 <X> T_2_32.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 512)  (108 512)  LC_0 Logic Functioning bit
 (37 0)  (109 512)  (109 512)  LC_0 Logic Functioning bit
 (38 0)  (110 512)  (110 512)  LC_0 Logic Functioning bit
 (39 0)  (111 512)  (111 512)  LC_0 Logic Functioning bit
 (45 0)  (117 512)  (117 512)  LC_0 Logic Functioning bit
 (22 1)  (94 513)  (94 513)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (95 513)  (95 513)  routing T_2_32.sp4_v_b_2 <X> T_2_32.lc_trk_g0_2
 (31 1)  (103 513)  (103 513)  routing T_2_32.lc_trk_g1_6 <X> T_2_32.wire_logic_cluster/lc_0/in_3
 (36 1)  (108 513)  (108 513)  LC_0 Logic Functioning bit
 (37 1)  (109 513)  (109 513)  LC_0 Logic Functioning bit
 (38 1)  (110 513)  (110 513)  LC_0 Logic Functioning bit
 (39 1)  (111 513)  (111 513)  LC_0 Logic Functioning bit
 (0 2)  (72 514)  (72 514)  routing T_2_32.glb_netwk_3 <X> T_2_32.wire_logic_cluster/lc_7/clk
 (2 2)  (74 514)  (74 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (84 514)  (84 514)  routing T_2_32.sp4_h_r_11 <X> T_2_32.sp4_h_l_39
 (26 2)  (98 514)  (98 514)  routing T_2_32.lc_trk_g3_6 <X> T_2_32.wire_logic_cluster/lc_1/in_0
 (29 2)  (101 514)  (101 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 514)  (102 514)  routing T_2_32.lc_trk_g0_6 <X> T_2_32.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 514)  (103 514)  routing T_2_32.lc_trk_g3_7 <X> T_2_32.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 514)  (104 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 514)  (105 514)  routing T_2_32.lc_trk_g3_7 <X> T_2_32.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 514)  (106 514)  routing T_2_32.lc_trk_g3_7 <X> T_2_32.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 514)  (107 514)  routing T_2_32.lc_trk_g2_7 <X> T_2_32.input_2_1
 (36 2)  (108 514)  (108 514)  LC_1 Logic Functioning bit
 (37 2)  (109 514)  (109 514)  LC_1 Logic Functioning bit
 (38 2)  (110 514)  (110 514)  LC_1 Logic Functioning bit
 (39 2)  (111 514)  (111 514)  LC_1 Logic Functioning bit
 (41 2)  (113 514)  (113 514)  LC_1 Logic Functioning bit
 (42 2)  (114 514)  (114 514)  LC_1 Logic Functioning bit
 (43 2)  (115 514)  (115 514)  LC_1 Logic Functioning bit
 (0 3)  (72 515)  (72 515)  routing T_2_32.glb_netwk_3 <X> T_2_32.wire_logic_cluster/lc_7/clk
 (13 3)  (85 515)  (85 515)  routing T_2_32.sp4_h_r_11 <X> T_2_32.sp4_h_l_39
 (22 3)  (94 515)  (94 515)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (96 515)  (96 515)  routing T_2_32.bot_op_6 <X> T_2_32.lc_trk_g0_6
 (26 3)  (98 515)  (98 515)  routing T_2_32.lc_trk_g3_6 <X> T_2_32.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 515)  (99 515)  routing T_2_32.lc_trk_g3_6 <X> T_2_32.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 515)  (100 515)  routing T_2_32.lc_trk_g3_6 <X> T_2_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 515)  (101 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 515)  (102 515)  routing T_2_32.lc_trk_g0_6 <X> T_2_32.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 515)  (103 515)  routing T_2_32.lc_trk_g3_7 <X> T_2_32.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 515)  (104 515)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (105 515)  (105 515)  routing T_2_32.lc_trk_g2_7 <X> T_2_32.input_2_1
 (35 3)  (107 515)  (107 515)  routing T_2_32.lc_trk_g2_7 <X> T_2_32.input_2_1
 (36 3)  (108 515)  (108 515)  LC_1 Logic Functioning bit
 (37 3)  (109 515)  (109 515)  LC_1 Logic Functioning bit
 (38 3)  (110 515)  (110 515)  LC_1 Logic Functioning bit
 (39 3)  (111 515)  (111 515)  LC_1 Logic Functioning bit
 (40 3)  (112 515)  (112 515)  LC_1 Logic Functioning bit
 (41 3)  (113 515)  (113 515)  LC_1 Logic Functioning bit
 (42 3)  (114 515)  (114 515)  LC_1 Logic Functioning bit
 (43 3)  (115 515)  (115 515)  LC_1 Logic Functioning bit
 (48 3)  (120 515)  (120 515)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (94 516)  (94 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (95 516)  (95 516)  routing T_2_32.sp4_v_b_19 <X> T_2_32.lc_trk_g1_3
 (24 4)  (96 516)  (96 516)  routing T_2_32.sp4_v_b_19 <X> T_2_32.lc_trk_g1_3
 (26 4)  (98 516)  (98 516)  routing T_2_32.lc_trk_g3_5 <X> T_2_32.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 516)  (99 516)  routing T_2_32.lc_trk_g1_4 <X> T_2_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 516)  (101 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 516)  (102 516)  routing T_2_32.lc_trk_g1_4 <X> T_2_32.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 516)  (104 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 516)  (105 516)  routing T_2_32.lc_trk_g3_2 <X> T_2_32.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 516)  (106 516)  routing T_2_32.lc_trk_g3_2 <X> T_2_32.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 516)  (108 516)  LC_2 Logic Functioning bit
 (37 4)  (109 516)  (109 516)  LC_2 Logic Functioning bit
 (38 4)  (110 516)  (110 516)  LC_2 Logic Functioning bit
 (39 4)  (111 516)  (111 516)  LC_2 Logic Functioning bit
 (41 4)  (113 516)  (113 516)  LC_2 Logic Functioning bit
 (43 4)  (115 516)  (115 516)  LC_2 Logic Functioning bit
 (45 4)  (117 516)  (117 516)  LC_2 Logic Functioning bit
 (22 5)  (94 517)  (94 517)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (96 517)  (96 517)  routing T_2_32.bot_op_2 <X> T_2_32.lc_trk_g1_2
 (27 5)  (99 517)  (99 517)  routing T_2_32.lc_trk_g3_5 <X> T_2_32.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 517)  (100 517)  routing T_2_32.lc_trk_g3_5 <X> T_2_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 517)  (101 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 517)  (103 517)  routing T_2_32.lc_trk_g3_2 <X> T_2_32.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 517)  (108 517)  LC_2 Logic Functioning bit
 (38 5)  (110 517)  (110 517)  LC_2 Logic Functioning bit
 (48 5)  (120 517)  (120 517)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (86 518)  (86 518)  routing T_2_32.sp4_v_b_4 <X> T_2_32.lc_trk_g1_4
 (17 6)  (89 518)  (89 518)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 518)  (90 518)  routing T_2_32.wire_logic_cluster/lc_5/out <X> T_2_32.lc_trk_g1_5
 (27 6)  (99 518)  (99 518)  routing T_2_32.lc_trk_g1_5 <X> T_2_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 518)  (101 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 518)  (102 518)  routing T_2_32.lc_trk_g1_5 <X> T_2_32.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 518)  (104 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 518)  (105 518)  routing T_2_32.lc_trk_g2_2 <X> T_2_32.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 518)  (108 518)  LC_3 Logic Functioning bit
 (48 6)  (120 518)  (120 518)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (16 7)  (88 519)  (88 519)  routing T_2_32.sp4_v_b_4 <X> T_2_32.lc_trk_g1_4
 (17 7)  (89 519)  (89 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (94 519)  (94 519)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (96 519)  (96 519)  routing T_2_32.top_op_6 <X> T_2_32.lc_trk_g1_6
 (25 7)  (97 519)  (97 519)  routing T_2_32.top_op_6 <X> T_2_32.lc_trk_g1_6
 (26 7)  (98 519)  (98 519)  routing T_2_32.lc_trk_g1_2 <X> T_2_32.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 519)  (99 519)  routing T_2_32.lc_trk_g1_2 <X> T_2_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 519)  (101 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 519)  (103 519)  routing T_2_32.lc_trk_g2_2 <X> T_2_32.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 519)  (104 519)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (107 519)  (107 519)  routing T_2_32.lc_trk_g0_3 <X> T_2_32.input_2_3
 (11 8)  (83 520)  (83 520)  routing T_2_32.sp4_h_l_39 <X> T_2_32.sp4_v_b_8
 (13 8)  (85 520)  (85 520)  routing T_2_32.sp4_h_l_39 <X> T_2_32.sp4_v_b_8
 (25 8)  (97 520)  (97 520)  routing T_2_32.rgt_op_2 <X> T_2_32.lc_trk_g2_2
 (32 8)  (104 520)  (104 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 520)  (105 520)  routing T_2_32.lc_trk_g3_0 <X> T_2_32.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 520)  (106 520)  routing T_2_32.lc_trk_g3_0 <X> T_2_32.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 520)  (108 520)  LC_4 Logic Functioning bit
 (37 8)  (109 520)  (109 520)  LC_4 Logic Functioning bit
 (38 8)  (110 520)  (110 520)  LC_4 Logic Functioning bit
 (39 8)  (111 520)  (111 520)  LC_4 Logic Functioning bit
 (45 8)  (117 520)  (117 520)  LC_4 Logic Functioning bit
 (47 8)  (119 520)  (119 520)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (123 520)  (123 520)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (84 521)  (84 521)  routing T_2_32.sp4_h_l_39 <X> T_2_32.sp4_v_b_8
 (22 9)  (94 521)  (94 521)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (96 521)  (96 521)  routing T_2_32.rgt_op_2 <X> T_2_32.lc_trk_g2_2
 (36 9)  (108 521)  (108 521)  LC_4 Logic Functioning bit
 (37 9)  (109 521)  (109 521)  LC_4 Logic Functioning bit
 (38 9)  (110 521)  (110 521)  LC_4 Logic Functioning bit
 (39 9)  (111 521)  (111 521)  LC_4 Logic Functioning bit
 (15 10)  (87 522)  (87 522)  routing T_2_32.sp4_v_t_32 <X> T_2_32.lc_trk_g2_5
 (16 10)  (88 522)  (88 522)  routing T_2_32.sp4_v_t_32 <X> T_2_32.lc_trk_g2_5
 (17 10)  (89 522)  (89 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (93 522)  (93 522)  routing T_2_32.wire_logic_cluster/lc_7/out <X> T_2_32.lc_trk_g2_7
 (22 10)  (94 522)  (94 522)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (97 522)  (97 522)  routing T_2_32.wire_logic_cluster/lc_6/out <X> T_2_32.lc_trk_g2_6
 (26 10)  (98 522)  (98 522)  routing T_2_32.lc_trk_g2_5 <X> T_2_32.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 522)  (99 522)  routing T_2_32.lc_trk_g1_3 <X> T_2_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 522)  (101 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 522)  (103 522)  routing T_2_32.lc_trk_g1_5 <X> T_2_32.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 522)  (104 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 522)  (106 522)  routing T_2_32.lc_trk_g1_5 <X> T_2_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 522)  (108 522)  LC_5 Logic Functioning bit
 (37 10)  (109 522)  (109 522)  LC_5 Logic Functioning bit
 (38 10)  (110 522)  (110 522)  LC_5 Logic Functioning bit
 (39 10)  (111 522)  (111 522)  LC_5 Logic Functioning bit
 (41 10)  (113 522)  (113 522)  LC_5 Logic Functioning bit
 (43 10)  (115 522)  (115 522)  LC_5 Logic Functioning bit
 (45 10)  (117 522)  (117 522)  LC_5 Logic Functioning bit
 (46 10)  (118 522)  (118 522)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (94 523)  (94 523)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (100 523)  (100 523)  routing T_2_32.lc_trk_g2_5 <X> T_2_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 523)  (101 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 523)  (102 523)  routing T_2_32.lc_trk_g1_3 <X> T_2_32.wire_logic_cluster/lc_5/in_1
 (36 11)  (108 523)  (108 523)  LC_5 Logic Functioning bit
 (38 11)  (110 523)  (110 523)  LC_5 Logic Functioning bit
 (14 12)  (86 524)  (86 524)  routing T_2_32.wire_logic_cluster/lc_0/out <X> T_2_32.lc_trk_g3_0
 (25 12)  (97 524)  (97 524)  routing T_2_32.wire_logic_cluster/lc_2/out <X> T_2_32.lc_trk_g3_2
 (28 12)  (100 524)  (100 524)  routing T_2_32.lc_trk_g2_5 <X> T_2_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 524)  (101 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 524)  (102 524)  routing T_2_32.lc_trk_g2_5 <X> T_2_32.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 524)  (104 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (107 524)  (107 524)  routing T_2_32.lc_trk_g2_6 <X> T_2_32.input_2_6
 (36 12)  (108 524)  (108 524)  LC_6 Logic Functioning bit
 (37 12)  (109 524)  (109 524)  LC_6 Logic Functioning bit
 (38 12)  (110 524)  (110 524)  LC_6 Logic Functioning bit
 (42 12)  (114 524)  (114 524)  LC_6 Logic Functioning bit
 (45 12)  (117 524)  (117 524)  LC_6 Logic Functioning bit
 (17 13)  (89 525)  (89 525)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (94 525)  (94 525)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (103 525)  (103 525)  routing T_2_32.lc_trk_g0_3 <X> T_2_32.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 525)  (104 525)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (105 525)  (105 525)  routing T_2_32.lc_trk_g2_6 <X> T_2_32.input_2_6
 (35 13)  (107 525)  (107 525)  routing T_2_32.lc_trk_g2_6 <X> T_2_32.input_2_6
 (36 13)  (108 525)  (108 525)  LC_6 Logic Functioning bit
 (37 13)  (109 525)  (109 525)  LC_6 Logic Functioning bit
 (38 13)  (110 525)  (110 525)  LC_6 Logic Functioning bit
 (42 13)  (114 525)  (114 525)  LC_6 Logic Functioning bit
 (48 13)  (120 525)  (120 525)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (87 526)  (87 526)  routing T_2_32.sp4_v_t_32 <X> T_2_32.lc_trk_g3_5
 (16 14)  (88 526)  (88 526)  routing T_2_32.sp4_v_t_32 <X> T_2_32.lc_trk_g3_5
 (17 14)  (89 526)  (89 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (93 526)  (93 526)  routing T_2_32.rgt_op_7 <X> T_2_32.lc_trk_g3_7
 (22 14)  (94 526)  (94 526)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (96 526)  (96 526)  routing T_2_32.rgt_op_7 <X> T_2_32.lc_trk_g3_7
 (25 14)  (97 526)  (97 526)  routing T_2_32.rgt_op_6 <X> T_2_32.lc_trk_g3_6
 (26 14)  (98 526)  (98 526)  routing T_2_32.lc_trk_g2_7 <X> T_2_32.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 526)  (99 526)  routing T_2_32.lc_trk_g3_5 <X> T_2_32.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 526)  (100 526)  routing T_2_32.lc_trk_g3_5 <X> T_2_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 526)  (101 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 526)  (102 526)  routing T_2_32.lc_trk_g3_5 <X> T_2_32.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 526)  (104 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (108 526)  (108 526)  LC_7 Logic Functioning bit
 (38 14)  (110 526)  (110 526)  LC_7 Logic Functioning bit
 (45 14)  (117 526)  (117 526)  LC_7 Logic Functioning bit
 (22 15)  (94 527)  (94 527)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (96 527)  (96 527)  routing T_2_32.rgt_op_6 <X> T_2_32.lc_trk_g3_6
 (26 15)  (98 527)  (98 527)  routing T_2_32.lc_trk_g2_7 <X> T_2_32.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 527)  (100 527)  routing T_2_32.lc_trk_g2_7 <X> T_2_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 527)  (101 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 527)  (103 527)  routing T_2_32.lc_trk_g0_2 <X> T_2_32.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 527)  (108 527)  LC_7 Logic Functioning bit
 (37 15)  (109 527)  (109 527)  LC_7 Logic Functioning bit
 (38 15)  (110 527)  (110 527)  LC_7 Logic Functioning bit
 (39 15)  (111 527)  (111 527)  LC_7 Logic Functioning bit
 (40 15)  (112 527)  (112 527)  LC_7 Logic Functioning bit
 (42 15)  (114 527)  (114 527)  LC_7 Logic Functioning bit
 (51 15)  (123 527)  (123 527)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_3_32

 (21 0)  (147 512)  (147 512)  routing T_3_32.sp12_h_r_3 <X> T_3_32.lc_trk_g0_3
 (22 0)  (148 512)  (148 512)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (150 512)  (150 512)  routing T_3_32.sp12_h_r_3 <X> T_3_32.lc_trk_g0_3
 (21 1)  (147 513)  (147 513)  routing T_3_32.sp12_h_r_3 <X> T_3_32.lc_trk_g0_3
 (0 2)  (126 514)  (126 514)  routing T_3_32.glb_netwk_3 <X> T_3_32.wire_logic_cluster/lc_7/clk
 (2 2)  (128 514)  (128 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (147 514)  (147 514)  routing T_3_32.sp4_h_l_10 <X> T_3_32.lc_trk_g0_7
 (22 2)  (148 514)  (148 514)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (149 514)  (149 514)  routing T_3_32.sp4_h_l_10 <X> T_3_32.lc_trk_g0_7
 (24 2)  (150 514)  (150 514)  routing T_3_32.sp4_h_l_10 <X> T_3_32.lc_trk_g0_7
 (26 2)  (152 514)  (152 514)  routing T_3_32.lc_trk_g0_7 <X> T_3_32.wire_logic_cluster/lc_1/in_0
 (27 2)  (153 514)  (153 514)  routing T_3_32.lc_trk_g1_1 <X> T_3_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 514)  (155 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 514)  (157 514)  routing T_3_32.lc_trk_g3_7 <X> T_3_32.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 514)  (158 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 514)  (159 514)  routing T_3_32.lc_trk_g3_7 <X> T_3_32.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 514)  (160 514)  routing T_3_32.lc_trk_g3_7 <X> T_3_32.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 514)  (162 514)  LC_1 Logic Functioning bit
 (38 2)  (164 514)  (164 514)  LC_1 Logic Functioning bit
 (45 2)  (171 514)  (171 514)  LC_1 Logic Functioning bit
 (48 2)  (174 514)  (174 514)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (126 515)  (126 515)  routing T_3_32.glb_netwk_3 <X> T_3_32.wire_logic_cluster/lc_7/clk
 (21 3)  (147 515)  (147 515)  routing T_3_32.sp4_h_l_10 <X> T_3_32.lc_trk_g0_7
 (22 3)  (148 515)  (148 515)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (149 515)  (149 515)  routing T_3_32.sp12_h_r_14 <X> T_3_32.lc_trk_g0_6
 (26 3)  (152 515)  (152 515)  routing T_3_32.lc_trk_g0_7 <X> T_3_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 515)  (155 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (157 515)  (157 515)  routing T_3_32.lc_trk_g3_7 <X> T_3_32.wire_logic_cluster/lc_1/in_3
 (36 3)  (162 515)  (162 515)  LC_1 Logic Functioning bit
 (37 3)  (163 515)  (163 515)  LC_1 Logic Functioning bit
 (38 3)  (164 515)  (164 515)  LC_1 Logic Functioning bit
 (39 3)  (165 515)  (165 515)  LC_1 Logic Functioning bit
 (41 3)  (167 515)  (167 515)  LC_1 Logic Functioning bit
 (43 3)  (169 515)  (169 515)  LC_1 Logic Functioning bit
 (17 4)  (143 516)  (143 516)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (144 516)  (144 516)  routing T_3_32.wire_logic_cluster/lc_1/out <X> T_3_32.lc_trk_g1_1
 (21 4)  (147 516)  (147 516)  routing T_3_32.wire_logic_cluster/lc_3/out <X> T_3_32.lc_trk_g1_3
 (22 4)  (148 516)  (148 516)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (155 516)  (155 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 516)  (156 516)  routing T_3_32.lc_trk_g0_7 <X> T_3_32.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 516)  (158 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 516)  (159 516)  routing T_3_32.lc_trk_g3_2 <X> T_3_32.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 516)  (160 516)  routing T_3_32.lc_trk_g3_2 <X> T_3_32.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 516)  (162 516)  LC_2 Logic Functioning bit
 (37 4)  (163 516)  (163 516)  LC_2 Logic Functioning bit
 (38 4)  (164 516)  (164 516)  LC_2 Logic Functioning bit
 (39 4)  (165 516)  (165 516)  LC_2 Logic Functioning bit
 (41 4)  (167 516)  (167 516)  LC_2 Logic Functioning bit
 (43 4)  (169 516)  (169 516)  LC_2 Logic Functioning bit
 (45 4)  (171 516)  (171 516)  LC_2 Logic Functioning bit
 (53 4)  (179 516)  (179 516)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (148 517)  (148 517)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (151 517)  (151 517)  routing T_3_32.sp4_r_v_b_26 <X> T_3_32.lc_trk_g1_2
 (26 5)  (152 517)  (152 517)  routing T_3_32.lc_trk_g2_2 <X> T_3_32.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 517)  (154 517)  routing T_3_32.lc_trk_g2_2 <X> T_3_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 517)  (155 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 517)  (156 517)  routing T_3_32.lc_trk_g0_7 <X> T_3_32.wire_logic_cluster/lc_2/in_1
 (31 5)  (157 517)  (157 517)  routing T_3_32.lc_trk_g3_2 <X> T_3_32.wire_logic_cluster/lc_2/in_3
 (37 5)  (163 517)  (163 517)  LC_2 Logic Functioning bit
 (39 5)  (165 517)  (165 517)  LC_2 Logic Functioning bit
 (21 6)  (147 518)  (147 518)  routing T_3_32.wire_logic_cluster/lc_7/out <X> T_3_32.lc_trk_g1_7
 (22 6)  (148 518)  (148 518)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (152 518)  (152 518)  routing T_3_32.lc_trk_g0_7 <X> T_3_32.wire_logic_cluster/lc_3/in_0
 (27 6)  (153 518)  (153 518)  routing T_3_32.lc_trk_g1_1 <X> T_3_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 518)  (155 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 518)  (158 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 518)  (160 518)  routing T_3_32.lc_trk_g1_3 <X> T_3_32.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 518)  (162 518)  LC_3 Logic Functioning bit
 (37 6)  (163 518)  (163 518)  LC_3 Logic Functioning bit
 (38 6)  (164 518)  (164 518)  LC_3 Logic Functioning bit
 (39 6)  (165 518)  (165 518)  LC_3 Logic Functioning bit
 (41 6)  (167 518)  (167 518)  LC_3 Logic Functioning bit
 (43 6)  (169 518)  (169 518)  LC_3 Logic Functioning bit
 (45 6)  (171 518)  (171 518)  LC_3 Logic Functioning bit
 (46 6)  (172 518)  (172 518)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (140 519)  (140 519)  routing T_3_32.sp4_r_v_b_28 <X> T_3_32.lc_trk_g1_4
 (17 7)  (143 519)  (143 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (152 519)  (152 519)  routing T_3_32.lc_trk_g0_7 <X> T_3_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 519)  (155 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 519)  (157 519)  routing T_3_32.lc_trk_g1_3 <X> T_3_32.wire_logic_cluster/lc_3/in_3
 (36 7)  (162 519)  (162 519)  LC_3 Logic Functioning bit
 (38 7)  (164 519)  (164 519)  LC_3 Logic Functioning bit
 (22 8)  (148 520)  (148 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (149 520)  (149 520)  routing T_3_32.sp4_v_t_30 <X> T_3_32.lc_trk_g2_3
 (24 8)  (150 520)  (150 520)  routing T_3_32.sp4_v_t_30 <X> T_3_32.lc_trk_g2_3
 (25 8)  (151 520)  (151 520)  routing T_3_32.bnl_op_2 <X> T_3_32.lc_trk_g2_2
 (26 8)  (152 520)  (152 520)  routing T_3_32.lc_trk_g0_6 <X> T_3_32.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 520)  (153 520)  routing T_3_32.lc_trk_g1_2 <X> T_3_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 520)  (155 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 520)  (157 520)  routing T_3_32.lc_trk_g1_4 <X> T_3_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 520)  (158 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 520)  (160 520)  routing T_3_32.lc_trk_g1_4 <X> T_3_32.wire_logic_cluster/lc_4/in_3
 (37 8)  (163 520)  (163 520)  LC_4 Logic Functioning bit
 (38 8)  (164 520)  (164 520)  LC_4 Logic Functioning bit
 (42 8)  (168 520)  (168 520)  LC_4 Logic Functioning bit
 (22 9)  (148 521)  (148 521)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (151 521)  (151 521)  routing T_3_32.bnl_op_2 <X> T_3_32.lc_trk_g2_2
 (26 9)  (152 521)  (152 521)  routing T_3_32.lc_trk_g0_6 <X> T_3_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 521)  (155 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 521)  (156 521)  routing T_3_32.lc_trk_g1_2 <X> T_3_32.wire_logic_cluster/lc_4/in_1
 (32 9)  (158 521)  (158 521)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (159 521)  (159 521)  routing T_3_32.lc_trk_g3_1 <X> T_3_32.input_2_4
 (34 9)  (160 521)  (160 521)  routing T_3_32.lc_trk_g3_1 <X> T_3_32.input_2_4
 (36 9)  (162 521)  (162 521)  LC_4 Logic Functioning bit
 (37 9)  (163 521)  (163 521)  LC_4 Logic Functioning bit
 (39 9)  (165 521)  (165 521)  LC_4 Logic Functioning bit
 (42 9)  (168 521)  (168 521)  LC_4 Logic Functioning bit
 (43 9)  (169 521)  (169 521)  LC_4 Logic Functioning bit
 (25 10)  (151 522)  (151 522)  routing T_3_32.wire_logic_cluster/lc_6/out <X> T_3_32.lc_trk_g2_6
 (29 10)  (155 522)  (155 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 522)  (156 522)  routing T_3_32.lc_trk_g0_6 <X> T_3_32.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 522)  (158 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 522)  (159 522)  routing T_3_32.lc_trk_g3_3 <X> T_3_32.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 522)  (160 522)  routing T_3_32.lc_trk_g3_3 <X> T_3_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 522)  (162 522)  LC_5 Logic Functioning bit
 (37 10)  (163 522)  (163 522)  LC_5 Logic Functioning bit
 (39 10)  (165 522)  (165 522)  LC_5 Logic Functioning bit
 (40 10)  (166 522)  (166 522)  LC_5 Logic Functioning bit
 (43 10)  (169 522)  (169 522)  LC_5 Logic Functioning bit
 (50 10)  (176 522)  (176 522)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (148 523)  (148 523)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (152 523)  (152 523)  routing T_3_32.lc_trk_g0_3 <X> T_3_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 523)  (155 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 523)  (156 523)  routing T_3_32.lc_trk_g0_6 <X> T_3_32.wire_logic_cluster/lc_5/in_1
 (31 11)  (157 523)  (157 523)  routing T_3_32.lc_trk_g3_3 <X> T_3_32.wire_logic_cluster/lc_5/in_3
 (36 11)  (162 523)  (162 523)  LC_5 Logic Functioning bit
 (37 11)  (163 523)  (163 523)  LC_5 Logic Functioning bit
 (43 11)  (169 523)  (169 523)  LC_5 Logic Functioning bit
 (15 12)  (141 524)  (141 524)  routing T_3_32.rgt_op_1 <X> T_3_32.lc_trk_g3_1
 (17 12)  (143 524)  (143 524)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (144 524)  (144 524)  routing T_3_32.rgt_op_1 <X> T_3_32.lc_trk_g3_1
 (22 12)  (148 524)  (148 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (151 524)  (151 524)  routing T_3_32.wire_logic_cluster/lc_2/out <X> T_3_32.lc_trk_g3_2
 (26 12)  (152 524)  (152 524)  routing T_3_32.lc_trk_g2_6 <X> T_3_32.wire_logic_cluster/lc_6/in_0
 (28 12)  (154 524)  (154 524)  routing T_3_32.lc_trk_g2_3 <X> T_3_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 524)  (155 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (157 524)  (157 524)  routing T_3_32.lc_trk_g0_7 <X> T_3_32.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 524)  (158 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (162 524)  (162 524)  LC_6 Logic Functioning bit
 (38 12)  (164 524)  (164 524)  LC_6 Logic Functioning bit
 (41 12)  (167 524)  (167 524)  LC_6 Logic Functioning bit
 (43 12)  (169 524)  (169 524)  LC_6 Logic Functioning bit
 (45 12)  (171 524)  (171 524)  LC_6 Logic Functioning bit
 (21 13)  (147 525)  (147 525)  routing T_3_32.sp4_r_v_b_43 <X> T_3_32.lc_trk_g3_3
 (22 13)  (148 525)  (148 525)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (152 525)  (152 525)  routing T_3_32.lc_trk_g2_6 <X> T_3_32.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 525)  (154 525)  routing T_3_32.lc_trk_g2_6 <X> T_3_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 525)  (155 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 525)  (156 525)  routing T_3_32.lc_trk_g2_3 <X> T_3_32.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 525)  (157 525)  routing T_3_32.lc_trk_g0_7 <X> T_3_32.wire_logic_cluster/lc_6/in_3
 (36 13)  (162 525)  (162 525)  LC_6 Logic Functioning bit
 (38 13)  (164 525)  (164 525)  LC_6 Logic Functioning bit
 (40 13)  (166 525)  (166 525)  LC_6 Logic Functioning bit
 (42 13)  (168 525)  (168 525)  LC_6 Logic Functioning bit
 (52 13)  (178 525)  (178 525)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (17 14)  (143 526)  (143 526)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (144 526)  (144 526)  routing T_3_32.bnl_op_5 <X> T_3_32.lc_trk_g3_5
 (21 14)  (147 526)  (147 526)  routing T_3_32.rgt_op_7 <X> T_3_32.lc_trk_g3_7
 (22 14)  (148 526)  (148 526)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (150 526)  (150 526)  routing T_3_32.rgt_op_7 <X> T_3_32.lc_trk_g3_7
 (26 14)  (152 526)  (152 526)  routing T_3_32.lc_trk_g0_7 <X> T_3_32.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 526)  (153 526)  routing T_3_32.lc_trk_g3_5 <X> T_3_32.wire_logic_cluster/lc_7/in_1
 (28 14)  (154 526)  (154 526)  routing T_3_32.lc_trk_g3_5 <X> T_3_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 526)  (155 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 526)  (156 526)  routing T_3_32.lc_trk_g3_5 <X> T_3_32.wire_logic_cluster/lc_7/in_1
 (31 14)  (157 526)  (157 526)  routing T_3_32.lc_trk_g1_7 <X> T_3_32.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 526)  (158 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 526)  (160 526)  routing T_3_32.lc_trk_g1_7 <X> T_3_32.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 526)  (162 526)  LC_7 Logic Functioning bit
 (37 14)  (163 526)  (163 526)  LC_7 Logic Functioning bit
 (38 14)  (164 526)  (164 526)  LC_7 Logic Functioning bit
 (39 14)  (165 526)  (165 526)  LC_7 Logic Functioning bit
 (41 14)  (167 526)  (167 526)  LC_7 Logic Functioning bit
 (43 14)  (169 526)  (169 526)  LC_7 Logic Functioning bit
 (45 14)  (171 526)  (171 526)  LC_7 Logic Functioning bit
 (46 14)  (172 526)  (172 526)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (18 15)  (144 527)  (144 527)  routing T_3_32.bnl_op_5 <X> T_3_32.lc_trk_g3_5
 (26 15)  (152 527)  (152 527)  routing T_3_32.lc_trk_g0_7 <X> T_3_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 527)  (155 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 527)  (157 527)  routing T_3_32.lc_trk_g1_7 <X> T_3_32.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 527)  (162 527)  LC_7 Logic Functioning bit
 (38 15)  (164 527)  (164 527)  LC_7 Logic Functioning bit
 (53 15)  (179 527)  (179 527)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_4_32

 (17 0)  (197 512)  (197 512)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 1)  (202 513)  (202 513)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (204 513)  (204 513)  routing T_4_32.bot_op_2 <X> T_4_32.lc_trk_g0_2
 (0 2)  (180 514)  (180 514)  routing T_4_32.glb_netwk_3 <X> T_4_32.wire_logic_cluster/lc_7/clk
 (2 2)  (182 514)  (182 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (207 514)  (207 514)  routing T_4_32.lc_trk_g1_1 <X> T_4_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 514)  (209 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (211 514)  (211 514)  routing T_4_32.lc_trk_g1_5 <X> T_4_32.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 514)  (212 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 514)  (214 514)  routing T_4_32.lc_trk_g1_5 <X> T_4_32.wire_logic_cluster/lc_1/in_3
 (37 2)  (217 514)  (217 514)  LC_1 Logic Functioning bit
 (39 2)  (219 514)  (219 514)  LC_1 Logic Functioning bit
 (45 2)  (225 514)  (225 514)  LC_1 Logic Functioning bit
 (0 3)  (180 515)  (180 515)  routing T_4_32.glb_netwk_3 <X> T_4_32.wire_logic_cluster/lc_7/clk
 (4 3)  (184 515)  (184 515)  routing T_4_32.sp4_v_b_7 <X> T_4_32.sp4_h_l_37
 (37 3)  (217 515)  (217 515)  LC_1 Logic Functioning bit
 (39 3)  (219 515)  (219 515)  LC_1 Logic Functioning bit
 (46 3)  (226 515)  (226 515)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (51 3)  (231 515)  (231 515)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (195 516)  (195 516)  routing T_4_32.sp4_h_l_4 <X> T_4_32.lc_trk_g1_1
 (16 4)  (196 516)  (196 516)  routing T_4_32.sp4_h_l_4 <X> T_4_32.lc_trk_g1_1
 (17 4)  (197 516)  (197 516)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (198 516)  (198 516)  routing T_4_32.sp4_h_l_4 <X> T_4_32.lc_trk_g1_1
 (18 5)  (198 517)  (198 517)  routing T_4_32.sp4_h_l_4 <X> T_4_32.lc_trk_g1_1
 (15 6)  (195 518)  (195 518)  routing T_4_32.lft_op_5 <X> T_4_32.lc_trk_g1_5
 (17 6)  (197 518)  (197 518)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (198 518)  (198 518)  routing T_4_32.lft_op_5 <X> T_4_32.lc_trk_g1_5
 (21 6)  (201 518)  (201 518)  routing T_4_32.wire_logic_cluster/lc_7/out <X> T_4_32.lc_trk_g1_7
 (22 6)  (202 518)  (202 518)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (11 8)  (191 520)  (191 520)  routing T_4_32.sp4_h_l_39 <X> T_4_32.sp4_v_b_8
 (13 8)  (193 520)  (193 520)  routing T_4_32.sp4_h_l_39 <X> T_4_32.sp4_v_b_8
 (12 9)  (192 521)  (192 521)  routing T_4_32.sp4_h_l_39 <X> T_4_32.sp4_v_b_8
 (22 10)  (202 522)  (202 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (206 522)  (206 522)  routing T_4_32.lc_trk_g2_7 <X> T_4_32.wire_logic_cluster/lc_5/in_0
 (37 10)  (217 522)  (217 522)  LC_5 Logic Functioning bit
 (39 10)  (219 522)  (219 522)  LC_5 Logic Functioning bit
 (40 10)  (220 522)  (220 522)  LC_5 Logic Functioning bit
 (42 10)  (222 522)  (222 522)  LC_5 Logic Functioning bit
 (21 11)  (201 523)  (201 523)  routing T_4_32.sp4_r_v_b_39 <X> T_4_32.lc_trk_g2_7
 (26 11)  (206 523)  (206 523)  routing T_4_32.lc_trk_g2_7 <X> T_4_32.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 523)  (208 523)  routing T_4_32.lc_trk_g2_7 <X> T_4_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 523)  (209 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (216 523)  (216 523)  LC_5 Logic Functioning bit
 (38 11)  (218 523)  (218 523)  LC_5 Logic Functioning bit
 (41 11)  (221 523)  (221 523)  LC_5 Logic Functioning bit
 (43 11)  (223 523)  (223 523)  LC_5 Logic Functioning bit
 (12 14)  (192 526)  (192 526)  routing T_4_32.sp4_v_b_11 <X> T_4_32.sp4_h_l_46
 (27 14)  (207 526)  (207 526)  routing T_4_32.lc_trk_g1_7 <X> T_4_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 526)  (209 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 526)  (210 526)  routing T_4_32.lc_trk_g1_7 <X> T_4_32.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 526)  (212 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (216 526)  (216 526)  LC_7 Logic Functioning bit
 (38 14)  (218 526)  (218 526)  LC_7 Logic Functioning bit
 (45 14)  (225 526)  (225 526)  LC_7 Logic Functioning bit
 (29 15)  (209 527)  (209 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 527)  (210 527)  routing T_4_32.lc_trk_g1_7 <X> T_4_32.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 527)  (211 527)  routing T_4_32.lc_trk_g0_2 <X> T_4_32.wire_logic_cluster/lc_7/in_3
 (36 15)  (216 527)  (216 527)  LC_7 Logic Functioning bit
 (37 15)  (217 527)  (217 527)  LC_7 Logic Functioning bit
 (38 15)  (218 527)  (218 527)  LC_7 Logic Functioning bit
 (39 15)  (219 527)  (219 527)  LC_7 Logic Functioning bit
 (41 15)  (221 527)  (221 527)  LC_7 Logic Functioning bit
 (43 15)  (223 527)  (223 527)  LC_7 Logic Functioning bit
 (48 15)  (228 527)  (228 527)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (231 527)  (231 527)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_32

 (14 0)  (248 512)  (248 512)  routing T_5_32.bnr_op_0 <X> T_5_32.lc_trk_g0_0
 (32 0)  (266 512)  (266 512)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (270 512)  (270 512)  LC_0 Logic Functioning bit
 (39 0)  (273 512)  (273 512)  LC_0 Logic Functioning bit
 (41 0)  (275 512)  (275 512)  LC_0 Logic Functioning bit
 (42 0)  (276 512)  (276 512)  LC_0 Logic Functioning bit
 (44 0)  (278 512)  (278 512)  LC_0 Logic Functioning bit
 (14 1)  (248 513)  (248 513)  routing T_5_32.bnr_op_0 <X> T_5_32.lc_trk_g0_0
 (17 1)  (251 513)  (251 513)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (32 1)  (266 513)  (266 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (267 513)  (267 513)  routing T_5_32.lc_trk_g3_1 <X> T_5_32.input_2_0
 (34 1)  (268 513)  (268 513)  routing T_5_32.lc_trk_g3_1 <X> T_5_32.input_2_0
 (36 1)  (270 513)  (270 513)  LC_0 Logic Functioning bit
 (39 1)  (273 513)  (273 513)  LC_0 Logic Functioning bit
 (41 1)  (275 513)  (275 513)  LC_0 Logic Functioning bit
 (42 1)  (276 513)  (276 513)  LC_0 Logic Functioning bit
 (50 1)  (284 513)  (284 513)  Carry_In_Mux bit 

 (53 1)  (287 513)  (287 513)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (25 2)  (259 514)  (259 514)  routing T_5_32.bnr_op_6 <X> T_5_32.lc_trk_g0_6
 (26 2)  (260 514)  (260 514)  routing T_5_32.lc_trk_g3_4 <X> T_5_32.wire_logic_cluster/lc_1/in_0
 (29 2)  (263 514)  (263 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 514)  (264 514)  routing T_5_32.lc_trk_g0_6 <X> T_5_32.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 514)  (266 514)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (270 514)  (270 514)  LC_1 Logic Functioning bit
 (41 2)  (275 514)  (275 514)  LC_1 Logic Functioning bit
 (44 2)  (278 514)  (278 514)  LC_1 Logic Functioning bit
 (22 3)  (256 515)  (256 515)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (259 515)  (259 515)  routing T_5_32.bnr_op_6 <X> T_5_32.lc_trk_g0_6
 (27 3)  (261 515)  (261 515)  routing T_5_32.lc_trk_g3_4 <X> T_5_32.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 515)  (262 515)  routing T_5_32.lc_trk_g3_4 <X> T_5_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 515)  (263 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 515)  (264 515)  routing T_5_32.lc_trk_g0_6 <X> T_5_32.wire_logic_cluster/lc_1/in_1
 (39 3)  (273 515)  (273 515)  LC_1 Logic Functioning bit
 (42 3)  (276 515)  (276 515)  LC_1 Logic Functioning bit
 (28 4)  (262 516)  (262 516)  routing T_5_32.lc_trk_g2_1 <X> T_5_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 516)  (263 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 516)  (266 516)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (270 516)  (270 516)  LC_2 Logic Functioning bit
 (39 4)  (273 516)  (273 516)  LC_2 Logic Functioning bit
 (41 4)  (275 516)  (275 516)  LC_2 Logic Functioning bit
 (42 4)  (276 516)  (276 516)  LC_2 Logic Functioning bit
 (44 4)  (278 516)  (278 516)  LC_2 Logic Functioning bit
 (22 5)  (256 517)  (256 517)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (257 517)  (257 517)  routing T_5_32.sp4_h_r_2 <X> T_5_32.lc_trk_g1_2
 (24 5)  (258 517)  (258 517)  routing T_5_32.sp4_h_r_2 <X> T_5_32.lc_trk_g1_2
 (25 5)  (259 517)  (259 517)  routing T_5_32.sp4_h_r_2 <X> T_5_32.lc_trk_g1_2
 (36 5)  (270 517)  (270 517)  LC_2 Logic Functioning bit
 (39 5)  (273 517)  (273 517)  LC_2 Logic Functioning bit
 (41 5)  (275 517)  (275 517)  LC_2 Logic Functioning bit
 (42 5)  (276 517)  (276 517)  LC_2 Logic Functioning bit
 (51 5)  (285 517)  (285 517)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (255 518)  (255 518)  routing T_5_32.bnr_op_7 <X> T_5_32.lc_trk_g1_7
 (22 6)  (256 518)  (256 518)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (29 6)  (263 518)  (263 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 518)  (266 518)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (270 518)  (270 518)  LC_3 Logic Functioning bit
 (39 6)  (273 518)  (273 518)  LC_3 Logic Functioning bit
 (41 6)  (275 518)  (275 518)  LC_3 Logic Functioning bit
 (42 6)  (276 518)  (276 518)  LC_3 Logic Functioning bit
 (44 6)  (278 518)  (278 518)  LC_3 Logic Functioning bit
 (53 6)  (287 518)  (287 518)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (21 7)  (255 519)  (255 519)  routing T_5_32.bnr_op_7 <X> T_5_32.lc_trk_g1_7
 (36 7)  (270 519)  (270 519)  LC_3 Logic Functioning bit
 (39 7)  (273 519)  (273 519)  LC_3 Logic Functioning bit
 (41 7)  (275 519)  (275 519)  LC_3 Logic Functioning bit
 (42 7)  (276 519)  (276 519)  LC_3 Logic Functioning bit
 (15 8)  (249 520)  (249 520)  routing T_5_32.sp4_h_r_33 <X> T_5_32.lc_trk_g2_1
 (16 8)  (250 520)  (250 520)  routing T_5_32.sp4_h_r_33 <X> T_5_32.lc_trk_g2_1
 (17 8)  (251 520)  (251 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (252 520)  (252 520)  routing T_5_32.sp4_h_r_33 <X> T_5_32.lc_trk_g2_1
 (27 8)  (261 520)  (261 520)  routing T_5_32.lc_trk_g3_2 <X> T_5_32.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 520)  (262 520)  routing T_5_32.lc_trk_g3_2 <X> T_5_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 520)  (263 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 520)  (266 520)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (270 520)  (270 520)  LC_4 Logic Functioning bit
 (39 8)  (273 520)  (273 520)  LC_4 Logic Functioning bit
 (41 8)  (275 520)  (275 520)  LC_4 Logic Functioning bit
 (42 8)  (276 520)  (276 520)  LC_4 Logic Functioning bit
 (44 8)  (278 520)  (278 520)  LC_4 Logic Functioning bit
 (46 8)  (280 520)  (280 520)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (30 9)  (264 521)  (264 521)  routing T_5_32.lc_trk_g3_2 <X> T_5_32.wire_logic_cluster/lc_4/in_1
 (36 9)  (270 521)  (270 521)  LC_4 Logic Functioning bit
 (39 9)  (273 521)  (273 521)  LC_4 Logic Functioning bit
 (41 9)  (275 521)  (275 521)  LC_4 Logic Functioning bit
 (42 9)  (276 521)  (276 521)  LC_4 Logic Functioning bit
 (27 10)  (261 522)  (261 522)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 522)  (262 522)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 522)  (263 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 522)  (264 522)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 522)  (266 522)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (270 522)  (270 522)  LC_5 Logic Functioning bit
 (39 10)  (273 522)  (273 522)  LC_5 Logic Functioning bit
 (41 10)  (275 522)  (275 522)  LC_5 Logic Functioning bit
 (42 10)  (276 522)  (276 522)  LC_5 Logic Functioning bit
 (44 10)  (278 522)  (278 522)  LC_5 Logic Functioning bit
 (30 11)  (264 523)  (264 523)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_5/in_1
 (36 11)  (270 523)  (270 523)  LC_5 Logic Functioning bit
 (39 11)  (273 523)  (273 523)  LC_5 Logic Functioning bit
 (41 11)  (275 523)  (275 523)  LC_5 Logic Functioning bit
 (42 11)  (276 523)  (276 523)  LC_5 Logic Functioning bit
 (15 12)  (249 524)  (249 524)  routing T_5_32.rgt_op_1 <X> T_5_32.lc_trk_g3_1
 (17 12)  (251 524)  (251 524)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (252 524)  (252 524)  routing T_5_32.rgt_op_1 <X> T_5_32.lc_trk_g3_1
 (25 12)  (259 524)  (259 524)  routing T_5_32.rgt_op_2 <X> T_5_32.lc_trk_g3_2
 (27 12)  (261 524)  (261 524)  routing T_5_32.lc_trk_g1_2 <X> T_5_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 524)  (263 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (266 524)  (266 524)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (270 524)  (270 524)  LC_6 Logic Functioning bit
 (39 12)  (273 524)  (273 524)  LC_6 Logic Functioning bit
 (41 12)  (275 524)  (275 524)  LC_6 Logic Functioning bit
 (42 12)  (276 524)  (276 524)  LC_6 Logic Functioning bit
 (44 12)  (278 524)  (278 524)  LC_6 Logic Functioning bit
 (22 13)  (256 525)  (256 525)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (258 525)  (258 525)  routing T_5_32.rgt_op_2 <X> T_5_32.lc_trk_g3_2
 (30 13)  (264 525)  (264 525)  routing T_5_32.lc_trk_g1_2 <X> T_5_32.wire_logic_cluster/lc_6/in_1
 (36 13)  (270 525)  (270 525)  LC_6 Logic Functioning bit
 (39 13)  (273 525)  (273 525)  LC_6 Logic Functioning bit
 (41 13)  (275 525)  (275 525)  LC_6 Logic Functioning bit
 (42 13)  (276 525)  (276 525)  LC_6 Logic Functioning bit
 (46 13)  (280 525)  (280 525)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (248 526)  (248 526)  routing T_5_32.rgt_op_4 <X> T_5_32.lc_trk_g3_4
 (21 14)  (255 526)  (255 526)  routing T_5_32.rgt_op_7 <X> T_5_32.lc_trk_g3_7
 (22 14)  (256 526)  (256 526)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (258 526)  (258 526)  routing T_5_32.rgt_op_7 <X> T_5_32.lc_trk_g3_7
 (27 14)  (261 526)  (261 526)  routing T_5_32.lc_trk_g1_7 <X> T_5_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 526)  (263 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 526)  (264 526)  routing T_5_32.lc_trk_g1_7 <X> T_5_32.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 526)  (266 526)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (270 526)  (270 526)  LC_7 Logic Functioning bit
 (39 14)  (273 526)  (273 526)  LC_7 Logic Functioning bit
 (41 14)  (275 526)  (275 526)  LC_7 Logic Functioning bit
 (42 14)  (276 526)  (276 526)  LC_7 Logic Functioning bit
 (15 15)  (249 527)  (249 527)  routing T_5_32.rgt_op_4 <X> T_5_32.lc_trk_g3_4
 (17 15)  (251 527)  (251 527)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (30 15)  (264 527)  (264 527)  routing T_5_32.lc_trk_g1_7 <X> T_5_32.wire_logic_cluster/lc_7/in_1
 (36 15)  (270 527)  (270 527)  LC_7 Logic Functioning bit
 (39 15)  (273 527)  (273 527)  LC_7 Logic Functioning bit
 (41 15)  (275 527)  (275 527)  LC_7 Logic Functioning bit
 (42 15)  (276 527)  (276 527)  LC_7 Logic Functioning bit


LogicTile_6_32

 (22 0)  (310 512)  (310 512)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (312 512)  (312 512)  routing T_6_32.bot_op_3 <X> T_6_32.lc_trk_g0_3
 (25 0)  (313 512)  (313 512)  routing T_6_32.bnr_op_2 <X> T_6_32.lc_trk_g0_2
 (28 0)  (316 512)  (316 512)  routing T_6_32.lc_trk_g2_5 <X> T_6_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 512)  (317 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 512)  (318 512)  routing T_6_32.lc_trk_g2_5 <X> T_6_32.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 512)  (319 512)  routing T_6_32.lc_trk_g3_6 <X> T_6_32.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 512)  (320 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 512)  (321 512)  routing T_6_32.lc_trk_g3_6 <X> T_6_32.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 512)  (322 512)  routing T_6_32.lc_trk_g3_6 <X> T_6_32.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 512)  (323 512)  routing T_6_32.lc_trk_g3_7 <X> T_6_32.input_2_0
 (38 0)  (326 512)  (326 512)  LC_0 Logic Functioning bit
 (39 0)  (327 512)  (327 512)  LC_0 Logic Functioning bit
 (16 1)  (304 513)  (304 513)  routing T_6_32.sp12_h_r_8 <X> T_6_32.lc_trk_g0_0
 (17 1)  (305 513)  (305 513)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (310 513)  (310 513)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (313 513)  (313 513)  routing T_6_32.bnr_op_2 <X> T_6_32.lc_trk_g0_2
 (26 1)  (314 513)  (314 513)  routing T_6_32.lc_trk_g2_2 <X> T_6_32.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 513)  (316 513)  routing T_6_32.lc_trk_g2_2 <X> T_6_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 513)  (317 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 513)  (319 513)  routing T_6_32.lc_trk_g3_6 <X> T_6_32.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 513)  (320 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (321 513)  (321 513)  routing T_6_32.lc_trk_g3_7 <X> T_6_32.input_2_0
 (34 1)  (322 513)  (322 513)  routing T_6_32.lc_trk_g3_7 <X> T_6_32.input_2_0
 (35 1)  (323 513)  (323 513)  routing T_6_32.lc_trk_g3_7 <X> T_6_32.input_2_0
 (36 1)  (324 513)  (324 513)  LC_0 Logic Functioning bit
 (38 1)  (326 513)  (326 513)  LC_0 Logic Functioning bit
 (39 1)  (327 513)  (327 513)  LC_0 Logic Functioning bit
 (43 1)  (331 513)  (331 513)  LC_0 Logic Functioning bit
 (0 2)  (288 514)  (288 514)  routing T_6_32.glb_netwk_3 <X> T_6_32.wire_logic_cluster/lc_7/clk
 (2 2)  (290 514)  (290 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (303 514)  (303 514)  routing T_6_32.lft_op_5 <X> T_6_32.lc_trk_g0_5
 (17 2)  (305 514)  (305 514)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (306 514)  (306 514)  routing T_6_32.lft_op_5 <X> T_6_32.lc_trk_g0_5
 (27 2)  (315 514)  (315 514)  routing T_6_32.lc_trk_g3_1 <X> T_6_32.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 514)  (316 514)  routing T_6_32.lc_trk_g3_1 <X> T_6_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 514)  (317 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 514)  (319 514)  routing T_6_32.lc_trk_g2_4 <X> T_6_32.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 514)  (320 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 514)  (321 514)  routing T_6_32.lc_trk_g2_4 <X> T_6_32.wire_logic_cluster/lc_1/in_3
 (38 2)  (326 514)  (326 514)  LC_1 Logic Functioning bit
 (41 2)  (329 514)  (329 514)  LC_1 Logic Functioning bit
 (45 2)  (333 514)  (333 514)  LC_1 Logic Functioning bit
 (50 2)  (338 514)  (338 514)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 515)  (288 515)  routing T_6_32.glb_netwk_3 <X> T_6_32.wire_logic_cluster/lc_7/clk
 (15 3)  (303 515)  (303 515)  routing T_6_32.bot_op_4 <X> T_6_32.lc_trk_g0_4
 (17 3)  (305 515)  (305 515)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (28 3)  (316 515)  (316 515)  routing T_6_32.lc_trk_g2_1 <X> T_6_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 515)  (317 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (39 3)  (327 515)  (327 515)  LC_1 Logic Functioning bit
 (41 3)  (329 515)  (329 515)  LC_1 Logic Functioning bit
 (52 3)  (340 515)  (340 515)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (302 516)  (302 516)  routing T_6_32.wire_logic_cluster/lc_0/out <X> T_6_32.lc_trk_g1_0
 (26 4)  (314 516)  (314 516)  routing T_6_32.lc_trk_g2_4 <X> T_6_32.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 516)  (315 516)  routing T_6_32.lc_trk_g3_4 <X> T_6_32.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 516)  (316 516)  routing T_6_32.lc_trk_g3_4 <X> T_6_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 516)  (317 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 516)  (318 516)  routing T_6_32.lc_trk_g3_4 <X> T_6_32.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 516)  (320 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 516)  (322 516)  routing T_6_32.lc_trk_g1_0 <X> T_6_32.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 516)  (323 516)  routing T_6_32.lc_trk_g3_5 <X> T_6_32.input_2_2
 (43 4)  (331 516)  (331 516)  LC_2 Logic Functioning bit
 (45 4)  (333 516)  (333 516)  LC_2 Logic Functioning bit
 (17 5)  (305 517)  (305 517)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (310 517)  (310 517)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (311 517)  (311 517)  routing T_6_32.sp4_v_b_18 <X> T_6_32.lc_trk_g1_2
 (24 5)  (312 517)  (312 517)  routing T_6_32.sp4_v_b_18 <X> T_6_32.lc_trk_g1_2
 (28 5)  (316 517)  (316 517)  routing T_6_32.lc_trk_g2_4 <X> T_6_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 517)  (317 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (320 517)  (320 517)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (321 517)  (321 517)  routing T_6_32.lc_trk_g3_5 <X> T_6_32.input_2_2
 (34 5)  (322 517)  (322 517)  routing T_6_32.lc_trk_g3_5 <X> T_6_32.input_2_2
 (41 5)  (329 517)  (329 517)  LC_2 Logic Functioning bit
 (42 5)  (330 517)  (330 517)  LC_2 Logic Functioning bit
 (43 5)  (331 517)  (331 517)  LC_2 Logic Functioning bit
 (51 5)  (339 517)  (339 517)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (309 518)  (309 518)  routing T_6_32.wire_logic_cluster/lc_7/out <X> T_6_32.lc_trk_g1_7
 (22 6)  (310 518)  (310 518)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (317 518)  (317 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 518)  (319 518)  routing T_6_32.lc_trk_g0_4 <X> T_6_32.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 518)  (320 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 518)  (324 518)  LC_3 Logic Functioning bit
 (38 6)  (326 518)  (326 518)  LC_3 Logic Functioning bit
 (41 6)  (329 518)  (329 518)  LC_3 Logic Functioning bit
 (43 6)  (331 518)  (331 518)  LC_3 Logic Functioning bit
 (17 7)  (305 519)  (305 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (26 7)  (314 519)  (314 519)  routing T_6_32.lc_trk_g3_2 <X> T_6_32.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 519)  (315 519)  routing T_6_32.lc_trk_g3_2 <X> T_6_32.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 519)  (316 519)  routing T_6_32.lc_trk_g3_2 <X> T_6_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 519)  (317 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (325 519)  (325 519)  LC_3 Logic Functioning bit
 (39 7)  (327 519)  (327 519)  LC_3 Logic Functioning bit
 (16 8)  (304 520)  (304 520)  routing T_6_32.sp4_v_b_33 <X> T_6_32.lc_trk_g2_1
 (17 8)  (305 520)  (305 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (306 520)  (306 520)  routing T_6_32.sp4_v_b_33 <X> T_6_32.lc_trk_g2_1
 (25 8)  (313 520)  (313 520)  routing T_6_32.rgt_op_2 <X> T_6_32.lc_trk_g2_2
 (26 8)  (314 520)  (314 520)  routing T_6_32.lc_trk_g3_7 <X> T_6_32.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 520)  (315 520)  routing T_6_32.lc_trk_g1_4 <X> T_6_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 520)  (317 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 520)  (318 520)  routing T_6_32.lc_trk_g1_4 <X> T_6_32.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 520)  (320 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 520)  (322 520)  routing T_6_32.lc_trk_g1_2 <X> T_6_32.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 520)  (324 520)  LC_4 Logic Functioning bit
 (37 8)  (325 520)  (325 520)  LC_4 Logic Functioning bit
 (38 8)  (326 520)  (326 520)  LC_4 Logic Functioning bit
 (41 8)  (329 520)  (329 520)  LC_4 Logic Functioning bit
 (42 8)  (330 520)  (330 520)  LC_4 Logic Functioning bit
 (43 8)  (331 520)  (331 520)  LC_4 Logic Functioning bit
 (50 8)  (338 520)  (338 520)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (306 521)  (306 521)  routing T_6_32.sp4_v_b_33 <X> T_6_32.lc_trk_g2_1
 (22 9)  (310 521)  (310 521)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (312 521)  (312 521)  routing T_6_32.rgt_op_2 <X> T_6_32.lc_trk_g2_2
 (26 9)  (314 521)  (314 521)  routing T_6_32.lc_trk_g3_7 <X> T_6_32.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 521)  (315 521)  routing T_6_32.lc_trk_g3_7 <X> T_6_32.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 521)  (316 521)  routing T_6_32.lc_trk_g3_7 <X> T_6_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 521)  (317 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 521)  (319 521)  routing T_6_32.lc_trk_g1_2 <X> T_6_32.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 521)  (324 521)  LC_4 Logic Functioning bit
 (38 9)  (326 521)  (326 521)  LC_4 Logic Functioning bit
 (40 9)  (328 521)  (328 521)  LC_4 Logic Functioning bit
 (41 9)  (329 521)  (329 521)  LC_4 Logic Functioning bit
 (42 9)  (330 521)  (330 521)  LC_4 Logic Functioning bit
 (43 9)  (331 521)  (331 521)  LC_4 Logic Functioning bit
 (14 10)  (302 522)  (302 522)  routing T_6_32.rgt_op_4 <X> T_6_32.lc_trk_g2_4
 (16 10)  (304 522)  (304 522)  routing T_6_32.sp12_v_t_10 <X> T_6_32.lc_trk_g2_5
 (17 10)  (305 522)  (305 522)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (22 10)  (310 522)  (310 522)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (311 522)  (311 522)  routing T_6_32.sp12_v_t_12 <X> T_6_32.lc_trk_g2_7
 (29 10)  (317 522)  (317 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 522)  (320 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 522)  (321 522)  routing T_6_32.lc_trk_g2_2 <X> T_6_32.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 522)  (323 522)  routing T_6_32.lc_trk_g2_7 <X> T_6_32.input_2_5
 (15 11)  (303 523)  (303 523)  routing T_6_32.rgt_op_4 <X> T_6_32.lc_trk_g2_4
 (17 11)  (305 523)  (305 523)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (314 523)  (314 523)  routing T_6_32.lc_trk_g0_3 <X> T_6_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 523)  (317 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 523)  (318 523)  routing T_6_32.lc_trk_g0_2 <X> T_6_32.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 523)  (319 523)  routing T_6_32.lc_trk_g2_2 <X> T_6_32.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 523)  (320 523)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (321 523)  (321 523)  routing T_6_32.lc_trk_g2_7 <X> T_6_32.input_2_5
 (35 11)  (323 523)  (323 523)  routing T_6_32.lc_trk_g2_7 <X> T_6_32.input_2_5
 (43 11)  (331 523)  (331 523)  LC_5 Logic Functioning bit
 (17 12)  (305 524)  (305 524)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 524)  (306 524)  routing T_6_32.wire_logic_cluster/lc_1/out <X> T_6_32.lc_trk_g3_1
 (27 12)  (315 524)  (315 524)  routing T_6_32.lc_trk_g3_2 <X> T_6_32.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 524)  (316 524)  routing T_6_32.lc_trk_g3_2 <X> T_6_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 524)  (317 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 524)  (319 524)  routing T_6_32.lc_trk_g1_4 <X> T_6_32.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 524)  (320 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 524)  (322 524)  routing T_6_32.lc_trk_g1_4 <X> T_6_32.wire_logic_cluster/lc_6/in_3
 (37 12)  (325 524)  (325 524)  LC_6 Logic Functioning bit
 (39 12)  (327 524)  (327 524)  LC_6 Logic Functioning bit
 (40 12)  (328 524)  (328 524)  LC_6 Logic Functioning bit
 (42 12)  (330 524)  (330 524)  LC_6 Logic Functioning bit
 (43 12)  (331 524)  (331 524)  LC_6 Logic Functioning bit
 (50 12)  (338 524)  (338 524)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (310 525)  (310 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (311 525)  (311 525)  routing T_6_32.sp4_h_l_15 <X> T_6_32.lc_trk_g3_2
 (24 13)  (312 525)  (312 525)  routing T_6_32.sp4_h_l_15 <X> T_6_32.lc_trk_g3_2
 (25 13)  (313 525)  (313 525)  routing T_6_32.sp4_h_l_15 <X> T_6_32.lc_trk_g3_2
 (26 13)  (314 525)  (314 525)  routing T_6_32.lc_trk_g2_2 <X> T_6_32.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 525)  (316 525)  routing T_6_32.lc_trk_g2_2 <X> T_6_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 525)  (317 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 525)  (318 525)  routing T_6_32.lc_trk_g3_2 <X> T_6_32.wire_logic_cluster/lc_6/in_1
 (36 13)  (324 525)  (324 525)  LC_6 Logic Functioning bit
 (38 13)  (326 525)  (326 525)  LC_6 Logic Functioning bit
 (43 13)  (331 525)  (331 525)  LC_6 Logic Functioning bit
 (9 14)  (297 526)  (297 526)  routing T_6_32.sp4_v_b_10 <X> T_6_32.sp4_h_l_47
 (14 14)  (302 526)  (302 526)  routing T_6_32.sp4_v_b_36 <X> T_6_32.lc_trk_g3_4
 (15 14)  (303 526)  (303 526)  routing T_6_32.sp4_h_l_24 <X> T_6_32.lc_trk_g3_5
 (16 14)  (304 526)  (304 526)  routing T_6_32.sp4_h_l_24 <X> T_6_32.lc_trk_g3_5
 (17 14)  (305 526)  (305 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (306 526)  (306 526)  routing T_6_32.sp4_h_l_24 <X> T_6_32.lc_trk_g3_5
 (21 14)  (309 526)  (309 526)  routing T_6_32.rgt_op_7 <X> T_6_32.lc_trk_g3_7
 (22 14)  (310 526)  (310 526)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (312 526)  (312 526)  routing T_6_32.rgt_op_7 <X> T_6_32.lc_trk_g3_7
 (25 14)  (313 526)  (313 526)  routing T_6_32.wire_logic_cluster/lc_6/out <X> T_6_32.lc_trk_g3_6
 (28 14)  (316 526)  (316 526)  routing T_6_32.lc_trk_g2_4 <X> T_6_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 526)  (317 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 526)  (318 526)  routing T_6_32.lc_trk_g2_4 <X> T_6_32.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 526)  (319 526)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 526)  (320 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 526)  (322 526)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_7/in_3
 (35 14)  (323 526)  (323 526)  routing T_6_32.lc_trk_g0_5 <X> T_6_32.input_2_7
 (37 14)  (325 526)  (325 526)  LC_7 Logic Functioning bit
 (39 14)  (327 526)  (327 526)  LC_7 Logic Functioning bit
 (45 14)  (333 526)  (333 526)  LC_7 Logic Functioning bit
 (14 15)  (302 527)  (302 527)  routing T_6_32.sp4_v_b_36 <X> T_6_32.lc_trk_g3_4
 (16 15)  (304 527)  (304 527)  routing T_6_32.sp4_v_b_36 <X> T_6_32.lc_trk_g3_4
 (17 15)  (305 527)  (305 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (310 527)  (310 527)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (315 527)  (315 527)  routing T_6_32.lc_trk_g1_0 <X> T_6_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 527)  (317 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 527)  (319 527)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 527)  (320 527)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (324 527)  (324 527)  LC_7 Logic Functioning bit
 (43 15)  (331 527)  (331 527)  LC_7 Logic Functioning bit


LogicTile_7_32

 (14 0)  (356 512)  (356 512)  routing T_7_32.lft_op_0 <X> T_7_32.lc_trk_g0_0
 (22 0)  (364 512)  (364 512)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (365 512)  (365 512)  routing T_7_32.sp12_h_r_11 <X> T_7_32.lc_trk_g0_3
 (26 0)  (368 512)  (368 512)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.wire_logic_cluster/lc_0/in_0
 (31 0)  (373 512)  (373 512)  routing T_7_32.lc_trk_g2_7 <X> T_7_32.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 512)  (374 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 512)  (375 512)  routing T_7_32.lc_trk_g2_7 <X> T_7_32.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 512)  (378 512)  LC_0 Logic Functioning bit
 (37 0)  (379 512)  (379 512)  LC_0 Logic Functioning bit
 (38 0)  (380 512)  (380 512)  LC_0 Logic Functioning bit
 (39 0)  (381 512)  (381 512)  LC_0 Logic Functioning bit
 (40 0)  (382 512)  (382 512)  LC_0 Logic Functioning bit
 (42 0)  (384 512)  (384 512)  LC_0 Logic Functioning bit
 (15 1)  (357 513)  (357 513)  routing T_7_32.lft_op_0 <X> T_7_32.lc_trk_g0_0
 (17 1)  (359 513)  (359 513)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (368 513)  (368 513)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 513)  (369 513)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 513)  (370 513)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 513)  (371 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 513)  (373 513)  routing T_7_32.lc_trk_g2_7 <X> T_7_32.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 513)  (378 513)  LC_0 Logic Functioning bit
 (37 1)  (379 513)  (379 513)  LC_0 Logic Functioning bit
 (38 1)  (380 513)  (380 513)  LC_0 Logic Functioning bit
 (39 1)  (381 513)  (381 513)  LC_0 Logic Functioning bit
 (41 1)  (383 513)  (383 513)  LC_0 Logic Functioning bit
 (43 1)  (385 513)  (385 513)  LC_0 Logic Functioning bit
 (0 2)  (342 514)  (342 514)  routing T_7_32.glb_netwk_3 <X> T_7_32.wire_logic_cluster/lc_7/clk
 (2 2)  (344 514)  (344 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (369 514)  (369 514)  routing T_7_32.lc_trk_g1_3 <X> T_7_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 514)  (371 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 514)  (373 514)  routing T_7_32.lc_trk_g2_4 <X> T_7_32.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 514)  (374 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 514)  (375 514)  routing T_7_32.lc_trk_g2_4 <X> T_7_32.wire_logic_cluster/lc_1/in_3
 (41 2)  (383 514)  (383 514)  LC_1 Logic Functioning bit
 (43 2)  (385 514)  (385 514)  LC_1 Logic Functioning bit
 (0 3)  (342 515)  (342 515)  routing T_7_32.glb_netwk_3 <X> T_7_32.wire_logic_cluster/lc_7/clk
 (15 3)  (357 515)  (357 515)  routing T_7_32.bot_op_4 <X> T_7_32.lc_trk_g0_4
 (17 3)  (359 515)  (359 515)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (30 3)  (372 515)  (372 515)  routing T_7_32.lc_trk_g1_3 <X> T_7_32.wire_logic_cluster/lc_1/in_1
 (41 3)  (383 515)  (383 515)  LC_1 Logic Functioning bit
 (43 3)  (385 515)  (385 515)  LC_1 Logic Functioning bit
 (22 4)  (364 516)  (364 516)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (365 516)  (365 516)  routing T_7_32.sp12_h_r_11 <X> T_7_32.lc_trk_g1_3
 (26 4)  (368 516)  (368 516)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.wire_logic_cluster/lc_2/in_0
 (28 4)  (370 516)  (370 516)  routing T_7_32.lc_trk_g2_7 <X> T_7_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 516)  (371 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 516)  (372 516)  routing T_7_32.lc_trk_g2_7 <X> T_7_32.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 516)  (373 516)  routing T_7_32.lc_trk_g1_4 <X> T_7_32.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 516)  (374 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 516)  (376 516)  routing T_7_32.lc_trk_g1_4 <X> T_7_32.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 516)  (378 516)  LC_2 Logic Functioning bit
 (37 4)  (379 516)  (379 516)  LC_2 Logic Functioning bit
 (38 4)  (380 516)  (380 516)  LC_2 Logic Functioning bit
 (39 4)  (381 516)  (381 516)  LC_2 Logic Functioning bit
 (50 4)  (392 516)  (392 516)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (368 517)  (368 517)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 517)  (369 517)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 517)  (370 517)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 517)  (371 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 517)  (372 517)  routing T_7_32.lc_trk_g2_7 <X> T_7_32.wire_logic_cluster/lc_2/in_1
 (36 5)  (378 517)  (378 517)  LC_2 Logic Functioning bit
 (37 5)  (379 517)  (379 517)  LC_2 Logic Functioning bit
 (38 5)  (380 517)  (380 517)  LC_2 Logic Functioning bit
 (39 5)  (381 517)  (381 517)  LC_2 Logic Functioning bit
 (42 5)  (384 517)  (384 517)  LC_2 Logic Functioning bit
 (9 6)  (351 518)  (351 518)  routing T_7_32.sp4_v_b_4 <X> T_7_32.sp4_h_l_41
 (14 6)  (356 518)  (356 518)  routing T_7_32.sp4_v_b_4 <X> T_7_32.lc_trk_g1_4
 (15 6)  (357 518)  (357 518)  routing T_7_32.lft_op_5 <X> T_7_32.lc_trk_g1_5
 (17 6)  (359 518)  (359 518)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (360 518)  (360 518)  routing T_7_32.lft_op_5 <X> T_7_32.lc_trk_g1_5
 (21 6)  (363 518)  (363 518)  routing T_7_32.wire_logic_cluster/lc_7/out <X> T_7_32.lc_trk_g1_7
 (22 6)  (364 518)  (364 518)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (368 518)  (368 518)  routing T_7_32.lc_trk_g1_4 <X> T_7_32.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 518)  (369 518)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 518)  (370 518)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 518)  (371 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 518)  (372 518)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 518)  (373 518)  routing T_7_32.lc_trk_g1_5 <X> T_7_32.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 518)  (374 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 518)  (376 518)  routing T_7_32.lc_trk_g1_5 <X> T_7_32.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 518)  (377 518)  routing T_7_32.lc_trk_g2_7 <X> T_7_32.input_2_3
 (16 7)  (358 519)  (358 519)  routing T_7_32.sp4_v_b_4 <X> T_7_32.lc_trk_g1_4
 (17 7)  (359 519)  (359 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (27 7)  (369 519)  (369 519)  routing T_7_32.lc_trk_g1_4 <X> T_7_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 519)  (371 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 519)  (372 519)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.wire_logic_cluster/lc_3/in_1
 (32 7)  (374 519)  (374 519)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (375 519)  (375 519)  routing T_7_32.lc_trk_g2_7 <X> T_7_32.input_2_3
 (35 7)  (377 519)  (377 519)  routing T_7_32.lc_trk_g2_7 <X> T_7_32.input_2_3
 (38 7)  (380 519)  (380 519)  LC_3 Logic Functioning bit
 (14 8)  (356 520)  (356 520)  routing T_7_32.wire_logic_cluster/lc_0/out <X> T_7_32.lc_trk_g2_0
 (17 8)  (359 520)  (359 520)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (360 520)  (360 520)  routing T_7_32.wire_logic_cluster/lc_1/out <X> T_7_32.lc_trk_g2_1
 (27 8)  (369 520)  (369 520)  routing T_7_32.lc_trk_g1_4 <X> T_7_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 520)  (371 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 520)  (372 520)  routing T_7_32.lc_trk_g1_4 <X> T_7_32.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 520)  (374 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 520)  (375 520)  routing T_7_32.lc_trk_g2_1 <X> T_7_32.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 520)  (378 520)  LC_4 Logic Functioning bit
 (37 8)  (379 520)  (379 520)  LC_4 Logic Functioning bit
 (40 8)  (382 520)  (382 520)  LC_4 Logic Functioning bit
 (42 8)  (384 520)  (384 520)  LC_4 Logic Functioning bit
 (43 8)  (385 520)  (385 520)  LC_4 Logic Functioning bit
 (50 8)  (392 520)  (392 520)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (359 521)  (359 521)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (28 9)  (370 521)  (370 521)  routing T_7_32.lc_trk_g2_0 <X> T_7_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 521)  (371 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (378 521)  (378 521)  LC_4 Logic Functioning bit
 (37 9)  (379 521)  (379 521)  LC_4 Logic Functioning bit
 (39 9)  (381 521)  (381 521)  LC_4 Logic Functioning bit
 (40 9)  (382 521)  (382 521)  LC_4 Logic Functioning bit
 (42 9)  (384 521)  (384 521)  LC_4 Logic Functioning bit
 (43 9)  (385 521)  (385 521)  LC_4 Logic Functioning bit
 (14 10)  (356 522)  (356 522)  routing T_7_32.bnl_op_4 <X> T_7_32.lc_trk_g2_4
 (21 10)  (363 522)  (363 522)  routing T_7_32.wire_logic_cluster/lc_7/out <X> T_7_32.lc_trk_g2_7
 (22 10)  (364 522)  (364 522)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (368 522)  (368 522)  routing T_7_32.lc_trk_g3_4 <X> T_7_32.wire_logic_cluster/lc_5/in_0
 (29 10)  (371 522)  (371 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 522)  (373 522)  routing T_7_32.lc_trk_g3_5 <X> T_7_32.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 522)  (374 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 522)  (375 522)  routing T_7_32.lc_trk_g3_5 <X> T_7_32.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 522)  (376 522)  routing T_7_32.lc_trk_g3_5 <X> T_7_32.wire_logic_cluster/lc_5/in_3
 (39 10)  (381 522)  (381 522)  LC_5 Logic Functioning bit
 (45 10)  (387 522)  (387 522)  LC_5 Logic Functioning bit
 (46 10)  (388 522)  (388 522)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (392 522)  (392 522)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (393 522)  (393 522)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (356 523)  (356 523)  routing T_7_32.bnl_op_4 <X> T_7_32.lc_trk_g2_4
 (17 11)  (359 523)  (359 523)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (27 11)  (369 523)  (369 523)  routing T_7_32.lc_trk_g3_4 <X> T_7_32.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 523)  (370 523)  routing T_7_32.lc_trk_g3_4 <X> T_7_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 523)  (371 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (379 523)  (379 523)  LC_5 Logic Functioning bit
 (39 11)  (381 523)  (381 523)  LC_5 Logic Functioning bit
 (42 11)  (384 523)  (384 523)  LC_5 Logic Functioning bit
 (26 12)  (368 524)  (368 524)  routing T_7_32.lc_trk_g2_4 <X> T_7_32.wire_logic_cluster/lc_6/in_0
 (32 12)  (374 524)  (374 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (377 524)  (377 524)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.input_2_6
 (36 12)  (378 524)  (378 524)  LC_6 Logic Functioning bit
 (37 12)  (379 524)  (379 524)  LC_6 Logic Functioning bit
 (38 12)  (380 524)  (380 524)  LC_6 Logic Functioning bit
 (39 12)  (381 524)  (381 524)  LC_6 Logic Functioning bit
 (40 12)  (382 524)  (382 524)  LC_6 Logic Functioning bit
 (41 12)  (383 524)  (383 524)  LC_6 Logic Functioning bit
 (43 12)  (385 524)  (385 524)  LC_6 Logic Functioning bit
 (28 13)  (370 525)  (370 525)  routing T_7_32.lc_trk_g2_4 <X> T_7_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 525)  (371 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 525)  (373 525)  routing T_7_32.lc_trk_g0_3 <X> T_7_32.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 525)  (374 525)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (375 525)  (375 525)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.input_2_6
 (34 13)  (376 525)  (376 525)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.input_2_6
 (35 13)  (377 525)  (377 525)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.input_2_6
 (36 13)  (378 525)  (378 525)  LC_6 Logic Functioning bit
 (37 13)  (379 525)  (379 525)  LC_6 Logic Functioning bit
 (38 13)  (380 525)  (380 525)  LC_6 Logic Functioning bit
 (39 13)  (381 525)  (381 525)  LC_6 Logic Functioning bit
 (40 13)  (382 525)  (382 525)  LC_6 Logic Functioning bit
 (41 13)  (383 525)  (383 525)  LC_6 Logic Functioning bit
 (42 13)  (384 525)  (384 525)  LC_6 Logic Functioning bit
 (5 14)  (347 526)  (347 526)  routing T_7_32.sp4_v_b_9 <X> T_7_32.sp4_h_l_44
 (14 14)  (356 526)  (356 526)  routing T_7_32.sp4_h_r_36 <X> T_7_32.lc_trk_g3_4
 (17 14)  (359 526)  (359 526)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (360 526)  (360 526)  routing T_7_32.wire_logic_cluster/lc_5/out <X> T_7_32.lc_trk_g3_5
 (21 14)  (363 526)  (363 526)  routing T_7_32.sp4_h_r_39 <X> T_7_32.lc_trk_g3_7
 (22 14)  (364 526)  (364 526)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (365 526)  (365 526)  routing T_7_32.sp4_h_r_39 <X> T_7_32.lc_trk_g3_7
 (24 14)  (366 526)  (366 526)  routing T_7_32.sp4_h_r_39 <X> T_7_32.lc_trk_g3_7
 (26 14)  (368 526)  (368 526)  routing T_7_32.lc_trk_g1_4 <X> T_7_32.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 526)  (369 526)  routing T_7_32.lc_trk_g1_7 <X> T_7_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 526)  (371 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 526)  (372 526)  routing T_7_32.lc_trk_g1_7 <X> T_7_32.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 526)  (373 526)  routing T_7_32.lc_trk_g0_4 <X> T_7_32.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 526)  (374 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (39 14)  (381 526)  (381 526)  LC_7 Logic Functioning bit
 (40 14)  (382 526)  (382 526)  LC_7 Logic Functioning bit
 (45 14)  (387 526)  (387 526)  LC_7 Logic Functioning bit
 (48 14)  (390 526)  (390 526)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (392 526)  (392 526)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (393 526)  (393 526)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (357 527)  (357 527)  routing T_7_32.sp4_h_r_36 <X> T_7_32.lc_trk_g3_4
 (16 15)  (358 527)  (358 527)  routing T_7_32.sp4_h_r_36 <X> T_7_32.lc_trk_g3_4
 (17 15)  (359 527)  (359 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (27 15)  (369 527)  (369 527)  routing T_7_32.lc_trk_g1_4 <X> T_7_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 527)  (371 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 527)  (372 527)  routing T_7_32.lc_trk_g1_7 <X> T_7_32.wire_logic_cluster/lc_7/in_1
 (41 15)  (383 527)  (383 527)  LC_7 Logic Functioning bit
 (43 15)  (385 527)  (385 527)  LC_7 Logic Functioning bit
 (48 15)  (390 527)  (390 527)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_8_32

 (11 8)  (407 520)  (407 520)  routing T_8_32.sp4_h_l_39 <X> T_8_32.sp4_v_b_8
 (13 8)  (409 520)  (409 520)  routing T_8_32.sp4_h_l_39 <X> T_8_32.sp4_v_b_8
 (12 9)  (408 521)  (408 521)  routing T_8_32.sp4_h_l_39 <X> T_8_32.sp4_v_b_8


LogicTile_1_31

 (12 0)  (30 496)  (30 496)  routing T_1_31.sp4_v_b_2 <X> T_1_31.sp4_h_r_2
 (17 0)  (35 496)  (35 496)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (36 496)  (36 496)  routing T_1_31.bnr_op_1 <X> T_1_31.lc_trk_g0_1
 (22 0)  (40 496)  (40 496)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (42 496)  (42 496)  routing T_1_31.bot_op_3 <X> T_1_31.lc_trk_g0_3
 (26 0)  (44 496)  (44 496)  routing T_1_31.lc_trk_g1_5 <X> T_1_31.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 496)  (45 496)  routing T_1_31.lc_trk_g1_4 <X> T_1_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 496)  (47 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 496)  (48 496)  routing T_1_31.lc_trk_g1_4 <X> T_1_31.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 496)  (50 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 496)  (51 496)  routing T_1_31.lc_trk_g3_2 <X> T_1_31.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 496)  (52 496)  routing T_1_31.lc_trk_g3_2 <X> T_1_31.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 496)  (53 496)  routing T_1_31.lc_trk_g0_4 <X> T_1_31.input_2_0
 (36 0)  (54 496)  (54 496)  LC_0 Logic Functioning bit
 (11 1)  (29 497)  (29 497)  routing T_1_31.sp4_v_b_2 <X> T_1_31.sp4_h_r_2
 (18 1)  (36 497)  (36 497)  routing T_1_31.bnr_op_1 <X> T_1_31.lc_trk_g0_1
 (27 1)  (45 497)  (45 497)  routing T_1_31.lc_trk_g1_5 <X> T_1_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 497)  (47 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 497)  (49 497)  routing T_1_31.lc_trk_g3_2 <X> T_1_31.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 497)  (50 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (18 498)  (18 498)  routing T_1_31.glb_netwk_3 <X> T_1_31.wire_logic_cluster/lc_7/clk
 (2 2)  (20 498)  (20 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (32 498)  (32 498)  routing T_1_31.wire_logic_cluster/lc_4/out <X> T_1_31.lc_trk_g0_4
 (21 2)  (39 498)  (39 498)  routing T_1_31.wire_logic_cluster/lc_7/out <X> T_1_31.lc_trk_g0_7
 (22 2)  (40 498)  (40 498)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (28 2)  (46 498)  (46 498)  routing T_1_31.lc_trk_g2_4 <X> T_1_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 498)  (47 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 498)  (48 498)  routing T_1_31.lc_trk_g2_4 <X> T_1_31.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 498)  (50 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 498)  (51 498)  routing T_1_31.lc_trk_g2_0 <X> T_1_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 498)  (54 498)  LC_1 Logic Functioning bit
 (37 2)  (55 498)  (55 498)  LC_1 Logic Functioning bit
 (39 2)  (57 498)  (57 498)  LC_1 Logic Functioning bit
 (43 2)  (61 498)  (61 498)  LC_1 Logic Functioning bit
 (45 2)  (63 498)  (63 498)  LC_1 Logic Functioning bit
 (0 3)  (18 499)  (18 499)  routing T_1_31.glb_netwk_3 <X> T_1_31.wire_logic_cluster/lc_7/clk
 (17 3)  (35 499)  (35 499)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (47 499)  (47 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (50 499)  (50 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (51 499)  (51 499)  routing T_1_31.lc_trk_g2_1 <X> T_1_31.input_2_1
 (36 3)  (54 499)  (54 499)  LC_1 Logic Functioning bit
 (37 3)  (55 499)  (55 499)  LC_1 Logic Functioning bit
 (42 3)  (60 499)  (60 499)  LC_1 Logic Functioning bit
 (43 3)  (61 499)  (61 499)  LC_1 Logic Functioning bit
 (13 4)  (31 500)  (31 500)  routing T_1_31.sp4_v_t_40 <X> T_1_31.sp4_v_b_5
 (15 4)  (33 500)  (33 500)  routing T_1_31.sp12_h_r_1 <X> T_1_31.lc_trk_g1_1
 (17 4)  (35 500)  (35 500)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (36 500)  (36 500)  routing T_1_31.sp12_h_r_1 <X> T_1_31.lc_trk_g1_1
 (21 4)  (39 500)  (39 500)  routing T_1_31.wire_logic_cluster/lc_3/out <X> T_1_31.lc_trk_g1_3
 (22 4)  (40 500)  (40 500)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 500)  (43 500)  routing T_1_31.bnr_op_2 <X> T_1_31.lc_trk_g1_2
 (26 4)  (44 500)  (44 500)  routing T_1_31.lc_trk_g3_7 <X> T_1_31.wire_logic_cluster/lc_2/in_0
 (32 4)  (50 500)  (50 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 500)  (52 500)  routing T_1_31.lc_trk_g1_2 <X> T_1_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 500)  (54 500)  LC_2 Logic Functioning bit
 (37 4)  (55 500)  (55 500)  LC_2 Logic Functioning bit
 (39 4)  (57 500)  (57 500)  LC_2 Logic Functioning bit
 (43 4)  (61 500)  (61 500)  LC_2 Logic Functioning bit
 (18 5)  (36 501)  (36 501)  routing T_1_31.sp12_h_r_1 <X> T_1_31.lc_trk_g1_1
 (22 5)  (40 501)  (40 501)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (43 501)  (43 501)  routing T_1_31.bnr_op_2 <X> T_1_31.lc_trk_g1_2
 (26 5)  (44 501)  (44 501)  routing T_1_31.lc_trk_g3_7 <X> T_1_31.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 501)  (45 501)  routing T_1_31.lc_trk_g3_7 <X> T_1_31.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 501)  (46 501)  routing T_1_31.lc_trk_g3_7 <X> T_1_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 501)  (47 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 501)  (49 501)  routing T_1_31.lc_trk_g1_2 <X> T_1_31.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 501)  (50 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (51 501)  (51 501)  routing T_1_31.lc_trk_g3_1 <X> T_1_31.input_2_2
 (34 5)  (52 501)  (52 501)  routing T_1_31.lc_trk_g3_1 <X> T_1_31.input_2_2
 (36 5)  (54 501)  (54 501)  LC_2 Logic Functioning bit
 (37 5)  (55 501)  (55 501)  LC_2 Logic Functioning bit
 (38 5)  (56 501)  (56 501)  LC_2 Logic Functioning bit
 (42 5)  (60 501)  (60 501)  LC_2 Logic Functioning bit
 (48 5)  (66 501)  (66 501)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (33 502)  (33 502)  routing T_1_31.top_op_5 <X> T_1_31.lc_trk_g1_5
 (17 6)  (35 502)  (35 502)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (44 502)  (44 502)  routing T_1_31.lc_trk_g1_6 <X> T_1_31.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 502)  (45 502)  routing T_1_31.lc_trk_g1_1 <X> T_1_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 502)  (47 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 502)  (50 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 502)  (52 502)  routing T_1_31.lc_trk_g1_3 <X> T_1_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 502)  (54 502)  LC_3 Logic Functioning bit
 (37 6)  (55 502)  (55 502)  LC_3 Logic Functioning bit
 (38 6)  (56 502)  (56 502)  LC_3 Logic Functioning bit
 (39 6)  (57 502)  (57 502)  LC_3 Logic Functioning bit
 (41 6)  (59 502)  (59 502)  LC_3 Logic Functioning bit
 (43 6)  (61 502)  (61 502)  LC_3 Logic Functioning bit
 (45 6)  (63 502)  (63 502)  LC_3 Logic Functioning bit
 (53 6)  (71 502)  (71 502)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (32 503)  (32 503)  routing T_1_31.top_op_4 <X> T_1_31.lc_trk_g1_4
 (15 7)  (33 503)  (33 503)  routing T_1_31.top_op_4 <X> T_1_31.lc_trk_g1_4
 (17 7)  (35 503)  (35 503)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (36 503)  (36 503)  routing T_1_31.top_op_5 <X> T_1_31.lc_trk_g1_5
 (22 7)  (40 503)  (40 503)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (41 503)  (41 503)  routing T_1_31.sp12_h_r_14 <X> T_1_31.lc_trk_g1_6
 (26 7)  (44 503)  (44 503)  routing T_1_31.lc_trk_g1_6 <X> T_1_31.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 503)  (45 503)  routing T_1_31.lc_trk_g1_6 <X> T_1_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 503)  (47 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 503)  (49 503)  routing T_1_31.lc_trk_g1_3 <X> T_1_31.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 503)  (54 503)  LC_3 Logic Functioning bit
 (38 7)  (56 503)  (56 503)  LC_3 Logic Functioning bit
 (46 7)  (64 503)  (64 503)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (9 8)  (27 504)  (27 504)  routing T_1_31.sp4_v_t_42 <X> T_1_31.sp4_h_r_7
 (14 8)  (32 504)  (32 504)  routing T_1_31.rgt_op_0 <X> T_1_31.lc_trk_g2_0
 (17 8)  (35 504)  (35 504)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (36 504)  (36 504)  routing T_1_31.wire_logic_cluster/lc_1/out <X> T_1_31.lc_trk_g2_1
 (26 8)  (44 504)  (44 504)  routing T_1_31.lc_trk_g0_4 <X> T_1_31.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 504)  (45 504)  routing T_1_31.lc_trk_g1_6 <X> T_1_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 504)  (47 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 504)  (48 504)  routing T_1_31.lc_trk_g1_6 <X> T_1_31.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 504)  (50 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (54 504)  (54 504)  LC_4 Logic Functioning bit
 (38 8)  (56 504)  (56 504)  LC_4 Logic Functioning bit
 (45 8)  (63 504)  (63 504)  LC_4 Logic Functioning bit
 (15 9)  (33 505)  (33 505)  routing T_1_31.rgt_op_0 <X> T_1_31.lc_trk_g2_0
 (17 9)  (35 505)  (35 505)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (29 9)  (47 505)  (47 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 505)  (48 505)  routing T_1_31.lc_trk_g1_6 <X> T_1_31.wire_logic_cluster/lc_4/in_1
 (31 9)  (49 505)  (49 505)  routing T_1_31.lc_trk_g0_3 <X> T_1_31.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 505)  (54 505)  LC_4 Logic Functioning bit
 (37 9)  (55 505)  (55 505)  LC_4 Logic Functioning bit
 (38 9)  (56 505)  (56 505)  LC_4 Logic Functioning bit
 (39 9)  (57 505)  (57 505)  LC_4 Logic Functioning bit
 (40 9)  (58 505)  (58 505)  LC_4 Logic Functioning bit
 (42 9)  (60 505)  (60 505)  LC_4 Logic Functioning bit
 (48 9)  (66 505)  (66 505)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (32 506)  (32 506)  routing T_1_31.sp4_v_t_17 <X> T_1_31.lc_trk_g2_4
 (16 10)  (34 506)  (34 506)  routing T_1_31.sp4_v_b_37 <X> T_1_31.lc_trk_g2_5
 (17 10)  (35 506)  (35 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (36 506)  (36 506)  routing T_1_31.sp4_v_b_37 <X> T_1_31.lc_trk_g2_5
 (25 10)  (43 506)  (43 506)  routing T_1_31.wire_logic_cluster/lc_6/out <X> T_1_31.lc_trk_g2_6
 (28 10)  (46 506)  (46 506)  routing T_1_31.lc_trk_g2_6 <X> T_1_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 506)  (47 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 506)  (48 506)  routing T_1_31.lc_trk_g2_6 <X> T_1_31.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 506)  (49 506)  routing T_1_31.lc_trk_g3_7 <X> T_1_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 506)  (50 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 506)  (51 506)  routing T_1_31.lc_trk_g3_7 <X> T_1_31.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 506)  (52 506)  routing T_1_31.lc_trk_g3_7 <X> T_1_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 506)  (54 506)  LC_5 Logic Functioning bit
 (38 10)  (56 506)  (56 506)  LC_5 Logic Functioning bit
 (41 10)  (59 506)  (59 506)  LC_5 Logic Functioning bit
 (43 10)  (61 506)  (61 506)  LC_5 Logic Functioning bit
 (16 11)  (34 507)  (34 507)  routing T_1_31.sp4_v_t_17 <X> T_1_31.lc_trk_g2_4
 (17 11)  (35 507)  (35 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (36 507)  (36 507)  routing T_1_31.sp4_v_b_37 <X> T_1_31.lc_trk_g2_5
 (22 11)  (40 507)  (40 507)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (46 507)  (46 507)  routing T_1_31.lc_trk_g2_1 <X> T_1_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 507)  (47 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 507)  (48 507)  routing T_1_31.lc_trk_g2_6 <X> T_1_31.wire_logic_cluster/lc_5/in_1
 (31 11)  (49 507)  (49 507)  routing T_1_31.lc_trk_g3_7 <X> T_1_31.wire_logic_cluster/lc_5/in_3
 (37 11)  (55 507)  (55 507)  LC_5 Logic Functioning bit
 (39 11)  (57 507)  (57 507)  LC_5 Logic Functioning bit
 (41 11)  (59 507)  (59 507)  LC_5 Logic Functioning bit
 (43 11)  (61 507)  (61 507)  LC_5 Logic Functioning bit
 (48 11)  (66 507)  (66 507)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (33 508)  (33 508)  routing T_1_31.rgt_op_1 <X> T_1_31.lc_trk_g3_1
 (17 12)  (35 508)  (35 508)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 508)  (36 508)  routing T_1_31.rgt_op_1 <X> T_1_31.lc_trk_g3_1
 (26 12)  (44 508)  (44 508)  routing T_1_31.lc_trk_g2_6 <X> T_1_31.wire_logic_cluster/lc_6/in_0
 (29 12)  (47 508)  (47 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 508)  (49 508)  routing T_1_31.lc_trk_g2_5 <X> T_1_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 508)  (50 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 508)  (51 508)  routing T_1_31.lc_trk_g2_5 <X> T_1_31.wire_logic_cluster/lc_6/in_3
 (35 12)  (53 508)  (53 508)  routing T_1_31.lc_trk_g2_4 <X> T_1_31.input_2_6
 (36 12)  (54 508)  (54 508)  LC_6 Logic Functioning bit
 (38 12)  (56 508)  (56 508)  LC_6 Logic Functioning bit
 (39 12)  (57 508)  (57 508)  LC_6 Logic Functioning bit
 (41 12)  (59 508)  (59 508)  LC_6 Logic Functioning bit
 (43 12)  (61 508)  (61 508)  LC_6 Logic Functioning bit
 (45 12)  (63 508)  (63 508)  LC_6 Logic Functioning bit
 (22 13)  (40 509)  (40 509)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (42 509)  (42 509)  routing T_1_31.tnr_op_2 <X> T_1_31.lc_trk_g3_2
 (26 13)  (44 509)  (44 509)  routing T_1_31.lc_trk_g2_6 <X> T_1_31.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 509)  (46 509)  routing T_1_31.lc_trk_g2_6 <X> T_1_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 509)  (47 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (50 509)  (50 509)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (51 509)  (51 509)  routing T_1_31.lc_trk_g2_4 <X> T_1_31.input_2_6
 (37 13)  (55 509)  (55 509)  LC_6 Logic Functioning bit
 (39 13)  (57 509)  (57 509)  LC_6 Logic Functioning bit
 (42 13)  (60 509)  (60 509)  LC_6 Logic Functioning bit
 (21 14)  (39 510)  (39 510)  routing T_1_31.sp4_v_t_18 <X> T_1_31.lc_trk_g3_7
 (22 14)  (40 510)  (40 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (41 510)  (41 510)  routing T_1_31.sp4_v_t_18 <X> T_1_31.lc_trk_g3_7
 (27 14)  (45 510)  (45 510)  routing T_1_31.lc_trk_g1_3 <X> T_1_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 510)  (47 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 510)  (49 510)  routing T_1_31.lc_trk_g2_4 <X> T_1_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 510)  (50 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 510)  (51 510)  routing T_1_31.lc_trk_g2_4 <X> T_1_31.wire_logic_cluster/lc_7/in_3
 (35 14)  (53 510)  (53 510)  routing T_1_31.lc_trk_g0_7 <X> T_1_31.input_2_7
 (36 14)  (54 510)  (54 510)  LC_7 Logic Functioning bit
 (37 14)  (55 510)  (55 510)  LC_7 Logic Functioning bit
 (43 14)  (61 510)  (61 510)  LC_7 Logic Functioning bit
 (45 14)  (63 510)  (63 510)  LC_7 Logic Functioning bit
 (52 14)  (70 510)  (70 510)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (29 15)  (47 511)  (47 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 511)  (48 511)  routing T_1_31.lc_trk_g1_3 <X> T_1_31.wire_logic_cluster/lc_7/in_1
 (32 15)  (50 511)  (50 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (53 511)  (53 511)  routing T_1_31.lc_trk_g0_7 <X> T_1_31.input_2_7
 (36 15)  (54 511)  (54 511)  LC_7 Logic Functioning bit
 (37 15)  (55 511)  (55 511)  LC_7 Logic Functioning bit
 (41 15)  (59 511)  (59 511)  LC_7 Logic Functioning bit
 (42 15)  (60 511)  (60 511)  LC_7 Logic Functioning bit
 (43 15)  (61 511)  (61 511)  LC_7 Logic Functioning bit


LogicTile_2_31

 (14 0)  (86 496)  (86 496)  routing T_2_31.sp4_h_r_8 <X> T_2_31.lc_trk_g0_0
 (16 0)  (88 496)  (88 496)  routing T_2_31.sp12_h_l_14 <X> T_2_31.lc_trk_g0_1
 (17 0)  (89 496)  (89 496)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (21 0)  (93 496)  (93 496)  routing T_2_31.sp12_h_r_3 <X> T_2_31.lc_trk_g0_3
 (22 0)  (94 496)  (94 496)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (96 496)  (96 496)  routing T_2_31.sp12_h_r_3 <X> T_2_31.lc_trk_g0_3
 (26 0)  (98 496)  (98 496)  routing T_2_31.lc_trk_g3_7 <X> T_2_31.wire_logic_cluster/lc_0/in_0
 (32 0)  (104 496)  (104 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 496)  (106 496)  routing T_2_31.lc_trk_g1_0 <X> T_2_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 496)  (108 496)  LC_0 Logic Functioning bit
 (38 0)  (110 496)  (110 496)  LC_0 Logic Functioning bit
 (39 0)  (111 496)  (111 496)  LC_0 Logic Functioning bit
 (43 0)  (115 496)  (115 496)  LC_0 Logic Functioning bit
 (45 0)  (117 496)  (117 496)  LC_0 Logic Functioning bit
 (8 1)  (80 497)  (80 497)  routing T_2_31.sp4_h_r_1 <X> T_2_31.sp4_v_b_1
 (15 1)  (87 497)  (87 497)  routing T_2_31.sp4_h_r_8 <X> T_2_31.lc_trk_g0_0
 (16 1)  (88 497)  (88 497)  routing T_2_31.sp4_h_r_8 <X> T_2_31.lc_trk_g0_0
 (17 1)  (89 497)  (89 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (90 497)  (90 497)  routing T_2_31.sp12_h_l_14 <X> T_2_31.lc_trk_g0_1
 (21 1)  (93 497)  (93 497)  routing T_2_31.sp12_h_r_3 <X> T_2_31.lc_trk_g0_3
 (22 1)  (94 497)  (94 497)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (96 497)  (96 497)  routing T_2_31.top_op_2 <X> T_2_31.lc_trk_g0_2
 (25 1)  (97 497)  (97 497)  routing T_2_31.top_op_2 <X> T_2_31.lc_trk_g0_2
 (26 1)  (98 497)  (98 497)  routing T_2_31.lc_trk_g3_7 <X> T_2_31.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 497)  (99 497)  routing T_2_31.lc_trk_g3_7 <X> T_2_31.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 497)  (100 497)  routing T_2_31.lc_trk_g3_7 <X> T_2_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 497)  (101 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 497)  (104 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (109 497)  (109 497)  LC_0 Logic Functioning bit
 (38 1)  (110 497)  (110 497)  LC_0 Logic Functioning bit
 (39 1)  (111 497)  (111 497)  LC_0 Logic Functioning bit
 (42 1)  (114 497)  (114 497)  LC_0 Logic Functioning bit
 (48 1)  (120 497)  (120 497)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (52 1)  (124 497)  (124 497)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (72 498)  (72 498)  routing T_2_31.glb_netwk_3 <X> T_2_31.wire_logic_cluster/lc_7/clk
 (2 2)  (74 498)  (74 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (93 498)  (93 498)  routing T_2_31.sp4_h_l_2 <X> T_2_31.lc_trk_g0_7
 (22 2)  (94 498)  (94 498)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (95 498)  (95 498)  routing T_2_31.sp4_h_l_2 <X> T_2_31.lc_trk_g0_7
 (24 2)  (96 498)  (96 498)  routing T_2_31.sp4_h_l_2 <X> T_2_31.lc_trk_g0_7
 (27 2)  (99 498)  (99 498)  routing T_2_31.lc_trk_g3_1 <X> T_2_31.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 498)  (100 498)  routing T_2_31.lc_trk_g3_1 <X> T_2_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 498)  (101 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 498)  (104 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 498)  (106 498)  routing T_2_31.lc_trk_g1_3 <X> T_2_31.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 498)  (107 498)  routing T_2_31.lc_trk_g1_6 <X> T_2_31.input_2_1
 (36 2)  (108 498)  (108 498)  LC_1 Logic Functioning bit
 (38 2)  (110 498)  (110 498)  LC_1 Logic Functioning bit
 (41 2)  (113 498)  (113 498)  LC_1 Logic Functioning bit
 (42 2)  (114 498)  (114 498)  LC_1 Logic Functioning bit
 (43 2)  (115 498)  (115 498)  LC_1 Logic Functioning bit
 (45 2)  (117 498)  (117 498)  LC_1 Logic Functioning bit
 (0 3)  (72 499)  (72 499)  routing T_2_31.glb_netwk_3 <X> T_2_31.wire_logic_cluster/lc_7/clk
 (14 3)  (86 499)  (86 499)  routing T_2_31.top_op_4 <X> T_2_31.lc_trk_g0_4
 (15 3)  (87 499)  (87 499)  routing T_2_31.top_op_4 <X> T_2_31.lc_trk_g0_4
 (17 3)  (89 499)  (89 499)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (28 3)  (100 499)  (100 499)  routing T_2_31.lc_trk_g2_1 <X> T_2_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 499)  (101 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 499)  (103 499)  routing T_2_31.lc_trk_g1_3 <X> T_2_31.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 499)  (104 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (106 499)  (106 499)  routing T_2_31.lc_trk_g1_6 <X> T_2_31.input_2_1
 (35 3)  (107 499)  (107 499)  routing T_2_31.lc_trk_g1_6 <X> T_2_31.input_2_1
 (36 3)  (108 499)  (108 499)  LC_1 Logic Functioning bit
 (38 3)  (110 499)  (110 499)  LC_1 Logic Functioning bit
 (43 3)  (115 499)  (115 499)  LC_1 Logic Functioning bit
 (11 4)  (83 500)  (83 500)  routing T_2_31.sp4_h_r_0 <X> T_2_31.sp4_v_b_5
 (12 4)  (84 500)  (84 500)  routing T_2_31.sp4_v_t_40 <X> T_2_31.sp4_h_r_5
 (14 4)  (86 500)  (86 500)  routing T_2_31.wire_logic_cluster/lc_0/out <X> T_2_31.lc_trk_g1_0
 (15 4)  (87 500)  (87 500)  routing T_2_31.sp12_h_r_1 <X> T_2_31.lc_trk_g1_1
 (17 4)  (89 500)  (89 500)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (90 500)  (90 500)  routing T_2_31.sp12_h_r_1 <X> T_2_31.lc_trk_g1_1
 (22 4)  (94 500)  (94 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (99 500)  (99 500)  routing T_2_31.lc_trk_g3_4 <X> T_2_31.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 500)  (100 500)  routing T_2_31.lc_trk_g3_4 <X> T_2_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 500)  (101 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 500)  (102 500)  routing T_2_31.lc_trk_g3_4 <X> T_2_31.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 500)  (104 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 500)  (105 500)  routing T_2_31.lc_trk_g3_2 <X> T_2_31.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 500)  (106 500)  routing T_2_31.lc_trk_g3_2 <X> T_2_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 500)  (108 500)  LC_2 Logic Functioning bit
 (37 4)  (109 500)  (109 500)  LC_2 Logic Functioning bit
 (38 4)  (110 500)  (110 500)  LC_2 Logic Functioning bit
 (39 4)  (111 500)  (111 500)  LC_2 Logic Functioning bit
 (41 4)  (113 500)  (113 500)  LC_2 Logic Functioning bit
 (43 4)  (115 500)  (115 500)  LC_2 Logic Functioning bit
 (45 4)  (117 500)  (117 500)  LC_2 Logic Functioning bit
 (17 5)  (89 501)  (89 501)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (90 501)  (90 501)  routing T_2_31.sp12_h_r_1 <X> T_2_31.lc_trk_g1_1
 (21 5)  (93 501)  (93 501)  routing T_2_31.sp4_r_v_b_27 <X> T_2_31.lc_trk_g1_3
 (29 5)  (101 501)  (101 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 501)  (103 501)  routing T_2_31.lc_trk_g3_2 <X> T_2_31.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 501)  (108 501)  LC_2 Logic Functioning bit
 (38 5)  (110 501)  (110 501)  LC_2 Logic Functioning bit
 (48 5)  (120 501)  (120 501)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (86 502)  (86 502)  routing T_2_31.wire_logic_cluster/lc_4/out <X> T_2_31.lc_trk_g1_4
 (21 6)  (93 502)  (93 502)  routing T_2_31.sp12_h_l_4 <X> T_2_31.lc_trk_g1_7
 (22 6)  (94 502)  (94 502)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (96 502)  (96 502)  routing T_2_31.sp12_h_l_4 <X> T_2_31.lc_trk_g1_7
 (25 6)  (97 502)  (97 502)  routing T_2_31.sp4_h_r_14 <X> T_2_31.lc_trk_g1_6
 (29 6)  (101 502)  (101 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 502)  (103 502)  routing T_2_31.lc_trk_g2_6 <X> T_2_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 502)  (104 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 502)  (105 502)  routing T_2_31.lc_trk_g2_6 <X> T_2_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 502)  (108 502)  LC_3 Logic Functioning bit
 (38 6)  (110 502)  (110 502)  LC_3 Logic Functioning bit
 (45 6)  (117 502)  (117 502)  LC_3 Logic Functioning bit
 (17 7)  (89 503)  (89 503)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (93 503)  (93 503)  routing T_2_31.sp12_h_l_4 <X> T_2_31.lc_trk_g1_7
 (22 7)  (94 503)  (94 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (95 503)  (95 503)  routing T_2_31.sp4_h_r_14 <X> T_2_31.lc_trk_g1_6
 (24 7)  (96 503)  (96 503)  routing T_2_31.sp4_h_r_14 <X> T_2_31.lc_trk_g1_6
 (26 7)  (98 503)  (98 503)  routing T_2_31.lc_trk_g2_3 <X> T_2_31.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 503)  (100 503)  routing T_2_31.lc_trk_g2_3 <X> T_2_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 503)  (101 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 503)  (103 503)  routing T_2_31.lc_trk_g2_6 <X> T_2_31.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 503)  (108 503)  LC_3 Logic Functioning bit
 (37 7)  (109 503)  (109 503)  LC_3 Logic Functioning bit
 (38 7)  (110 503)  (110 503)  LC_3 Logic Functioning bit
 (39 7)  (111 503)  (111 503)  LC_3 Logic Functioning bit
 (40 7)  (112 503)  (112 503)  LC_3 Logic Functioning bit
 (42 7)  (114 503)  (114 503)  LC_3 Logic Functioning bit
 (48 7)  (120 503)  (120 503)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (16 8)  (88 504)  (88 504)  routing T_2_31.sp12_v_t_14 <X> T_2_31.lc_trk_g2_1
 (17 8)  (89 504)  (89 504)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (21 8)  (93 504)  (93 504)  routing T_2_31.wire_logic_cluster/lc_3/out <X> T_2_31.lc_trk_g2_3
 (22 8)  (94 504)  (94 504)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (28 8)  (100 504)  (100 504)  routing T_2_31.lc_trk_g2_1 <X> T_2_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 504)  (101 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 504)  (103 504)  routing T_2_31.lc_trk_g1_4 <X> T_2_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 504)  (104 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 504)  (106 504)  routing T_2_31.lc_trk_g1_4 <X> T_2_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 504)  (108 504)  LC_4 Logic Functioning bit
 (37 8)  (109 504)  (109 504)  LC_4 Logic Functioning bit
 (38 8)  (110 504)  (110 504)  LC_4 Logic Functioning bit
 (45 8)  (117 504)  (117 504)  LC_4 Logic Functioning bit
 (53 8)  (125 504)  (125 504)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (18 9)  (90 505)  (90 505)  routing T_2_31.sp12_v_t_14 <X> T_2_31.lc_trk_g2_1
 (26 9)  (98 505)  (98 505)  routing T_2_31.lc_trk_g0_2 <X> T_2_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 505)  (101 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (104 505)  (104 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (106 505)  (106 505)  routing T_2_31.lc_trk_g1_3 <X> T_2_31.input_2_4
 (35 9)  (107 505)  (107 505)  routing T_2_31.lc_trk_g1_3 <X> T_2_31.input_2_4
 (36 9)  (108 505)  (108 505)  LC_4 Logic Functioning bit
 (37 9)  (109 505)  (109 505)  LC_4 Logic Functioning bit
 (38 9)  (110 505)  (110 505)  LC_4 Logic Functioning bit
 (39 9)  (111 505)  (111 505)  LC_4 Logic Functioning bit
 (40 9)  (112 505)  (112 505)  LC_4 Logic Functioning bit
 (51 9)  (123 505)  (123 505)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (13 10)  (85 506)  (85 506)  routing T_2_31.sp4_h_r_8 <X> T_2_31.sp4_v_t_45
 (21 10)  (93 506)  (93 506)  routing T_2_31.wire_logic_cluster/lc_7/out <X> T_2_31.lc_trk_g2_7
 (22 10)  (94 506)  (94 506)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (99 506)  (99 506)  routing T_2_31.lc_trk_g3_5 <X> T_2_31.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 506)  (100 506)  routing T_2_31.lc_trk_g3_5 <X> T_2_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 506)  (101 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 506)  (102 506)  routing T_2_31.lc_trk_g3_5 <X> T_2_31.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 506)  (104 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 506)  (106 506)  routing T_2_31.lc_trk_g1_1 <X> T_2_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 506)  (108 506)  LC_5 Logic Functioning bit
 (38 10)  (110 506)  (110 506)  LC_5 Logic Functioning bit
 (45 10)  (117 506)  (117 506)  LC_5 Logic Functioning bit
 (12 11)  (84 507)  (84 507)  routing T_2_31.sp4_h_r_8 <X> T_2_31.sp4_v_t_45
 (22 11)  (94 507)  (94 507)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (96 507)  (96 507)  routing T_2_31.tnr_op_6 <X> T_2_31.lc_trk_g2_6
 (29 11)  (101 507)  (101 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (108 507)  (108 507)  LC_5 Logic Functioning bit
 (37 11)  (109 507)  (109 507)  LC_5 Logic Functioning bit
 (38 11)  (110 507)  (110 507)  LC_5 Logic Functioning bit
 (39 11)  (111 507)  (111 507)  LC_5 Logic Functioning bit
 (41 11)  (113 507)  (113 507)  LC_5 Logic Functioning bit
 (43 11)  (115 507)  (115 507)  LC_5 Logic Functioning bit
 (48 11)  (120 507)  (120 507)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (10 12)  (82 508)  (82 508)  routing T_2_31.sp4_v_t_40 <X> T_2_31.sp4_h_r_10
 (11 12)  (83 508)  (83 508)  routing T_2_31.sp4_v_t_45 <X> T_2_31.sp4_v_b_11
 (17 12)  (89 508)  (89 508)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 508)  (90 508)  routing T_2_31.wire_logic_cluster/lc_1/out <X> T_2_31.lc_trk_g3_1
 (25 12)  (97 508)  (97 508)  routing T_2_31.wire_logic_cluster/lc_2/out <X> T_2_31.lc_trk_g3_2
 (27 12)  (99 508)  (99 508)  routing T_2_31.lc_trk_g3_6 <X> T_2_31.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 508)  (100 508)  routing T_2_31.lc_trk_g3_6 <X> T_2_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 508)  (101 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 508)  (102 508)  routing T_2_31.lc_trk_g3_6 <X> T_2_31.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 508)  (103 508)  routing T_2_31.lc_trk_g0_7 <X> T_2_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 508)  (104 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (108 508)  (108 508)  LC_6 Logic Functioning bit
 (38 12)  (110 508)  (110 508)  LC_6 Logic Functioning bit
 (45 12)  (117 508)  (117 508)  LC_6 Logic Functioning bit
 (53 12)  (125 508)  (125 508)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (12 13)  (84 509)  (84 509)  routing T_2_31.sp4_v_t_45 <X> T_2_31.sp4_v_b_11
 (22 13)  (94 509)  (94 509)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (101 509)  (101 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 509)  (102 509)  routing T_2_31.lc_trk_g3_6 <X> T_2_31.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 509)  (103 509)  routing T_2_31.lc_trk_g0_7 <X> T_2_31.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 509)  (108 509)  LC_6 Logic Functioning bit
 (37 13)  (109 509)  (109 509)  LC_6 Logic Functioning bit
 (38 13)  (110 509)  (110 509)  LC_6 Logic Functioning bit
 (39 13)  (111 509)  (111 509)  LC_6 Logic Functioning bit
 (41 13)  (113 509)  (113 509)  LC_6 Logic Functioning bit
 (43 13)  (115 509)  (115 509)  LC_6 Logic Functioning bit
 (14 14)  (86 510)  (86 510)  routing T_2_31.bnl_op_4 <X> T_2_31.lc_trk_g3_4
 (17 14)  (89 510)  (89 510)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (90 510)  (90 510)  routing T_2_31.wire_logic_cluster/lc_5/out <X> T_2_31.lc_trk_g3_5
 (21 14)  (93 510)  (93 510)  routing T_2_31.rgt_op_7 <X> T_2_31.lc_trk_g3_7
 (22 14)  (94 510)  (94 510)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (96 510)  (96 510)  routing T_2_31.rgt_op_7 <X> T_2_31.lc_trk_g3_7
 (25 14)  (97 510)  (97 510)  routing T_2_31.wire_logic_cluster/lc_6/out <X> T_2_31.lc_trk_g3_6
 (27 14)  (99 510)  (99 510)  routing T_2_31.lc_trk_g1_7 <X> T_2_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 510)  (101 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 510)  (102 510)  routing T_2_31.lc_trk_g1_7 <X> T_2_31.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 510)  (103 510)  routing T_2_31.lc_trk_g0_4 <X> T_2_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 510)  (104 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (107 510)  (107 510)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.input_2_7
 (36 14)  (108 510)  (108 510)  LC_7 Logic Functioning bit
 (37 14)  (109 510)  (109 510)  LC_7 Logic Functioning bit
 (39 14)  (111 510)  (111 510)  LC_7 Logic Functioning bit
 (43 14)  (115 510)  (115 510)  LC_7 Logic Functioning bit
 (45 14)  (117 510)  (117 510)  LC_7 Logic Functioning bit
 (51 14)  (123 510)  (123 510)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (86 511)  (86 511)  routing T_2_31.bnl_op_4 <X> T_2_31.lc_trk_g3_4
 (17 15)  (89 511)  (89 511)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (94 511)  (94 511)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (98 511)  (98 511)  routing T_2_31.lc_trk_g0_3 <X> T_2_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 511)  (101 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 511)  (102 511)  routing T_2_31.lc_trk_g1_7 <X> T_2_31.wire_logic_cluster/lc_7/in_1
 (32 15)  (104 511)  (104 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (105 511)  (105 511)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.input_2_7
 (35 15)  (107 511)  (107 511)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.input_2_7
 (36 15)  (108 511)  (108 511)  LC_7 Logic Functioning bit
 (37 15)  (109 511)  (109 511)  LC_7 Logic Functioning bit
 (42 15)  (114 511)  (114 511)  LC_7 Logic Functioning bit
 (43 15)  (115 511)  (115 511)  LC_7 Logic Functioning bit


LogicTile_3_31

 (22 0)  (148 496)  (148 496)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (150 496)  (150 496)  routing T_3_31.bot_op_3 <X> T_3_31.lc_trk_g0_3
 (29 0)  (155 496)  (155 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 496)  (156 496)  routing T_3_31.lc_trk_g0_5 <X> T_3_31.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 496)  (158 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 496)  (159 496)  routing T_3_31.lc_trk_g3_2 <X> T_3_31.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 496)  (160 496)  routing T_3_31.lc_trk_g3_2 <X> T_3_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 496)  (162 496)  LC_0 Logic Functioning bit
 (37 0)  (163 496)  (163 496)  LC_0 Logic Functioning bit
 (38 0)  (164 496)  (164 496)  LC_0 Logic Functioning bit
 (39 0)  (165 496)  (165 496)  LC_0 Logic Functioning bit
 (41 0)  (167 496)  (167 496)  LC_0 Logic Functioning bit
 (43 0)  (169 496)  (169 496)  LC_0 Logic Functioning bit
 (53 0)  (179 496)  (179 496)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (148 497)  (148 497)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (149 497)  (149 497)  routing T_3_31.sp12_h_l_17 <X> T_3_31.lc_trk_g0_2
 (25 1)  (151 497)  (151 497)  routing T_3_31.sp12_h_l_17 <X> T_3_31.lc_trk_g0_2
 (27 1)  (153 497)  (153 497)  routing T_3_31.lc_trk_g1_1 <X> T_3_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 497)  (155 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 497)  (157 497)  routing T_3_31.lc_trk_g3_2 <X> T_3_31.wire_logic_cluster/lc_0/in_3
 (36 1)  (162 497)  (162 497)  LC_0 Logic Functioning bit
 (38 1)  (164 497)  (164 497)  LC_0 Logic Functioning bit
 (0 2)  (126 498)  (126 498)  routing T_3_31.glb_netwk_3 <X> T_3_31.wire_logic_cluster/lc_7/clk
 (2 2)  (128 498)  (128 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (141 498)  (141 498)  routing T_3_31.sp4_v_b_21 <X> T_3_31.lc_trk_g0_5
 (16 2)  (142 498)  (142 498)  routing T_3_31.sp4_v_b_21 <X> T_3_31.lc_trk_g0_5
 (17 2)  (143 498)  (143 498)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (147 498)  (147 498)  routing T_3_31.wire_logic_cluster/lc_7/out <X> T_3_31.lc_trk_g0_7
 (22 2)  (148 498)  (148 498)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (27 2)  (153 498)  (153 498)  routing T_3_31.lc_trk_g3_7 <X> T_3_31.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 498)  (154 498)  routing T_3_31.lc_trk_g3_7 <X> T_3_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 498)  (155 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 498)  (156 498)  routing T_3_31.lc_trk_g3_7 <X> T_3_31.wire_logic_cluster/lc_1/in_1
 (31 2)  (157 498)  (157 498)  routing T_3_31.lc_trk_g0_6 <X> T_3_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 498)  (158 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (161 498)  (161 498)  routing T_3_31.lc_trk_g3_6 <X> T_3_31.input_2_1
 (36 2)  (162 498)  (162 498)  LC_1 Logic Functioning bit
 (38 2)  (164 498)  (164 498)  LC_1 Logic Functioning bit
 (41 2)  (167 498)  (167 498)  LC_1 Logic Functioning bit
 (43 2)  (169 498)  (169 498)  LC_1 Logic Functioning bit
 (45 2)  (171 498)  (171 498)  LC_1 Logic Functioning bit
 (0 3)  (126 499)  (126 499)  routing T_3_31.glb_netwk_3 <X> T_3_31.wire_logic_cluster/lc_7/clk
 (14 3)  (140 499)  (140 499)  routing T_3_31.sp4_h_r_4 <X> T_3_31.lc_trk_g0_4
 (15 3)  (141 499)  (141 499)  routing T_3_31.sp4_h_r_4 <X> T_3_31.lc_trk_g0_4
 (16 3)  (142 499)  (142 499)  routing T_3_31.sp4_h_r_4 <X> T_3_31.lc_trk_g0_4
 (17 3)  (143 499)  (143 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (148 499)  (148 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (149 499)  (149 499)  routing T_3_31.sp4_v_b_22 <X> T_3_31.lc_trk_g0_6
 (24 3)  (150 499)  (150 499)  routing T_3_31.sp4_v_b_22 <X> T_3_31.lc_trk_g0_6
 (28 3)  (154 499)  (154 499)  routing T_3_31.lc_trk_g2_1 <X> T_3_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 499)  (155 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 499)  (156 499)  routing T_3_31.lc_trk_g3_7 <X> T_3_31.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 499)  (157 499)  routing T_3_31.lc_trk_g0_6 <X> T_3_31.wire_logic_cluster/lc_1/in_3
 (32 3)  (158 499)  (158 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (159 499)  (159 499)  routing T_3_31.lc_trk_g3_6 <X> T_3_31.input_2_1
 (34 3)  (160 499)  (160 499)  routing T_3_31.lc_trk_g3_6 <X> T_3_31.input_2_1
 (35 3)  (161 499)  (161 499)  routing T_3_31.lc_trk_g3_6 <X> T_3_31.input_2_1
 (37 3)  (163 499)  (163 499)  LC_1 Logic Functioning bit
 (39 3)  (165 499)  (165 499)  LC_1 Logic Functioning bit
 (41 3)  (167 499)  (167 499)  LC_1 Logic Functioning bit
 (42 3)  (168 499)  (168 499)  LC_1 Logic Functioning bit
 (51 3)  (177 499)  (177 499)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (141 500)  (141 500)  routing T_3_31.sp4_v_b_17 <X> T_3_31.lc_trk_g1_1
 (16 4)  (142 500)  (142 500)  routing T_3_31.sp4_v_b_17 <X> T_3_31.lc_trk_g1_1
 (17 4)  (143 500)  (143 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (147 500)  (147 500)  routing T_3_31.bnr_op_3 <X> T_3_31.lc_trk_g1_3
 (22 4)  (148 500)  (148 500)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (152 500)  (152 500)  routing T_3_31.lc_trk_g0_6 <X> T_3_31.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 500)  (153 500)  routing T_3_31.lc_trk_g3_6 <X> T_3_31.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 500)  (154 500)  routing T_3_31.lc_trk_g3_6 <X> T_3_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 500)  (155 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 500)  (156 500)  routing T_3_31.lc_trk_g3_6 <X> T_3_31.wire_logic_cluster/lc_2/in_1
 (31 4)  (157 500)  (157 500)  routing T_3_31.lc_trk_g1_4 <X> T_3_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 500)  (158 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 500)  (160 500)  routing T_3_31.lc_trk_g1_4 <X> T_3_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 500)  (162 500)  LC_2 Logic Functioning bit
 (37 4)  (163 500)  (163 500)  LC_2 Logic Functioning bit
 (38 4)  (164 500)  (164 500)  LC_2 Logic Functioning bit
 (42 4)  (168 500)  (168 500)  LC_2 Logic Functioning bit
 (45 4)  (171 500)  (171 500)  LC_2 Logic Functioning bit
 (16 5)  (142 501)  (142 501)  routing T_3_31.sp12_h_r_8 <X> T_3_31.lc_trk_g1_0
 (17 5)  (143 501)  (143 501)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (21 5)  (147 501)  (147 501)  routing T_3_31.bnr_op_3 <X> T_3_31.lc_trk_g1_3
 (22 5)  (148 501)  (148 501)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (152 501)  (152 501)  routing T_3_31.lc_trk_g0_6 <X> T_3_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 501)  (155 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 501)  (156 501)  routing T_3_31.lc_trk_g3_6 <X> T_3_31.wire_logic_cluster/lc_2/in_1
 (32 5)  (158 501)  (158 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (159 501)  (159 501)  routing T_3_31.lc_trk_g2_2 <X> T_3_31.input_2_2
 (35 5)  (161 501)  (161 501)  routing T_3_31.lc_trk_g2_2 <X> T_3_31.input_2_2
 (36 5)  (162 501)  (162 501)  LC_2 Logic Functioning bit
 (37 5)  (163 501)  (163 501)  LC_2 Logic Functioning bit
 (38 5)  (164 501)  (164 501)  LC_2 Logic Functioning bit
 (39 5)  (165 501)  (165 501)  LC_2 Logic Functioning bit
 (48 5)  (174 501)  (174 501)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (143 502)  (143 502)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 502)  (144 502)  routing T_3_31.wire_logic_cluster/lc_5/out <X> T_3_31.lc_trk_g1_5
 (21 6)  (147 502)  (147 502)  routing T_3_31.sp4_h_l_10 <X> T_3_31.lc_trk_g1_7
 (22 6)  (148 502)  (148 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (149 502)  (149 502)  routing T_3_31.sp4_h_l_10 <X> T_3_31.lc_trk_g1_7
 (24 6)  (150 502)  (150 502)  routing T_3_31.sp4_h_l_10 <X> T_3_31.lc_trk_g1_7
 (15 7)  (141 503)  (141 503)  routing T_3_31.sp4_v_t_9 <X> T_3_31.lc_trk_g1_4
 (16 7)  (142 503)  (142 503)  routing T_3_31.sp4_v_t_9 <X> T_3_31.lc_trk_g1_4
 (17 7)  (143 503)  (143 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (147 503)  (147 503)  routing T_3_31.sp4_h_l_10 <X> T_3_31.lc_trk_g1_7
 (17 8)  (143 504)  (143 504)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (144 504)  (144 504)  routing T_3_31.wire_logic_cluster/lc_1/out <X> T_3_31.lc_trk_g2_1
 (25 8)  (151 504)  (151 504)  routing T_3_31.rgt_op_2 <X> T_3_31.lc_trk_g2_2
 (28 8)  (154 504)  (154 504)  routing T_3_31.lc_trk_g2_1 <X> T_3_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 504)  (155 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (158 504)  (158 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 504)  (159 504)  routing T_3_31.lc_trk_g3_2 <X> T_3_31.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 504)  (160 504)  routing T_3_31.lc_trk_g3_2 <X> T_3_31.wire_logic_cluster/lc_4/in_3
 (38 8)  (164 504)  (164 504)  LC_4 Logic Functioning bit
 (39 8)  (165 504)  (165 504)  LC_4 Logic Functioning bit
 (42 8)  (168 504)  (168 504)  LC_4 Logic Functioning bit
 (43 8)  (169 504)  (169 504)  LC_4 Logic Functioning bit
 (52 8)  (178 504)  (178 504)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (148 505)  (148 505)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (150 505)  (150 505)  routing T_3_31.rgt_op_2 <X> T_3_31.lc_trk_g2_2
 (27 9)  (153 505)  (153 505)  routing T_3_31.lc_trk_g3_1 <X> T_3_31.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 505)  (154 505)  routing T_3_31.lc_trk_g3_1 <X> T_3_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 505)  (155 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 505)  (157 505)  routing T_3_31.lc_trk_g3_2 <X> T_3_31.wire_logic_cluster/lc_4/in_3
 (32 9)  (158 505)  (158 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (159 505)  (159 505)  routing T_3_31.lc_trk_g2_2 <X> T_3_31.input_2_4
 (35 9)  (161 505)  (161 505)  routing T_3_31.lc_trk_g2_2 <X> T_3_31.input_2_4
 (36 9)  (162 505)  (162 505)  LC_4 Logic Functioning bit
 (37 9)  (163 505)  (163 505)  LC_4 Logic Functioning bit
 (40 9)  (166 505)  (166 505)  LC_4 Logic Functioning bit
 (41 9)  (167 505)  (167 505)  LC_4 Logic Functioning bit
 (2 10)  (128 506)  (128 506)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (6 10)  (132 506)  (132 506)  routing T_3_31.sp4_v_b_3 <X> T_3_31.sp4_v_t_43
 (21 10)  (147 506)  (147 506)  routing T_3_31.bnl_op_7 <X> T_3_31.lc_trk_g2_7
 (22 10)  (148 506)  (148 506)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (29 10)  (155 506)  (155 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 506)  (157 506)  routing T_3_31.lc_trk_g1_5 <X> T_3_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 506)  (158 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 506)  (160 506)  routing T_3_31.lc_trk_g1_5 <X> T_3_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 506)  (162 506)  LC_5 Logic Functioning bit
 (37 10)  (163 506)  (163 506)  LC_5 Logic Functioning bit
 (38 10)  (164 506)  (164 506)  LC_5 Logic Functioning bit
 (39 10)  (165 506)  (165 506)  LC_5 Logic Functioning bit
 (41 10)  (167 506)  (167 506)  LC_5 Logic Functioning bit
 (43 10)  (169 506)  (169 506)  LC_5 Logic Functioning bit
 (45 10)  (171 506)  (171 506)  LC_5 Logic Functioning bit
 (5 11)  (131 507)  (131 507)  routing T_3_31.sp4_v_b_3 <X> T_3_31.sp4_v_t_43
 (21 11)  (147 507)  (147 507)  routing T_3_31.bnl_op_7 <X> T_3_31.lc_trk_g2_7
 (26 11)  (152 507)  (152 507)  routing T_3_31.lc_trk_g1_2 <X> T_3_31.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 507)  (153 507)  routing T_3_31.lc_trk_g1_2 <X> T_3_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 507)  (155 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 507)  (156 507)  routing T_3_31.lc_trk_g0_2 <X> T_3_31.wire_logic_cluster/lc_5/in_1
 (37 11)  (163 507)  (163 507)  LC_5 Logic Functioning bit
 (39 11)  (165 507)  (165 507)  LC_5 Logic Functioning bit
 (47 11)  (173 507)  (173 507)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (16 12)  (142 508)  (142 508)  routing T_3_31.sp12_v_t_6 <X> T_3_31.lc_trk_g3_1
 (17 12)  (143 508)  (143 508)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (19 12)  (145 508)  (145 508)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (25 12)  (151 508)  (151 508)  routing T_3_31.sp12_v_t_1 <X> T_3_31.lc_trk_g3_2
 (28 12)  (154 508)  (154 508)  routing T_3_31.lc_trk_g2_7 <X> T_3_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 508)  (155 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 508)  (156 508)  routing T_3_31.lc_trk_g2_7 <X> T_3_31.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 508)  (158 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (162 508)  (162 508)  LC_6 Logic Functioning bit
 (37 12)  (163 508)  (163 508)  LC_6 Logic Functioning bit
 (38 12)  (164 508)  (164 508)  LC_6 Logic Functioning bit
 (39 12)  (165 508)  (165 508)  LC_6 Logic Functioning bit
 (22 13)  (148 509)  (148 509)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (150 509)  (150 509)  routing T_3_31.sp12_v_t_1 <X> T_3_31.lc_trk_g3_2
 (25 13)  (151 509)  (151 509)  routing T_3_31.sp12_v_t_1 <X> T_3_31.lc_trk_g3_2
 (26 13)  (152 509)  (152 509)  routing T_3_31.lc_trk_g1_3 <X> T_3_31.wire_logic_cluster/lc_6/in_0
 (27 13)  (153 509)  (153 509)  routing T_3_31.lc_trk_g1_3 <X> T_3_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 509)  (155 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 509)  (156 509)  routing T_3_31.lc_trk_g2_7 <X> T_3_31.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 509)  (157 509)  routing T_3_31.lc_trk_g0_3 <X> T_3_31.wire_logic_cluster/lc_6/in_3
 (40 13)  (166 509)  (166 509)  LC_6 Logic Functioning bit
 (41 13)  (167 509)  (167 509)  LC_6 Logic Functioning bit
 (42 13)  (168 509)  (168 509)  LC_6 Logic Functioning bit
 (43 13)  (169 509)  (169 509)  LC_6 Logic Functioning bit
 (46 13)  (172 509)  (172 509)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (22 14)  (148 510)  (148 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (149 510)  (149 510)  routing T_3_31.sp4_h_r_31 <X> T_3_31.lc_trk_g3_7
 (24 14)  (150 510)  (150 510)  routing T_3_31.sp4_h_r_31 <X> T_3_31.lc_trk_g3_7
 (29 14)  (155 510)  (155 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 510)  (156 510)  routing T_3_31.lc_trk_g0_4 <X> T_3_31.wire_logic_cluster/lc_7/in_1
 (31 14)  (157 510)  (157 510)  routing T_3_31.lc_trk_g1_7 <X> T_3_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 510)  (158 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 510)  (160 510)  routing T_3_31.lc_trk_g1_7 <X> T_3_31.wire_logic_cluster/lc_7/in_3
 (35 14)  (161 510)  (161 510)  routing T_3_31.lc_trk_g0_7 <X> T_3_31.input_2_7
 (36 14)  (162 510)  (162 510)  LC_7 Logic Functioning bit
 (37 14)  (163 510)  (163 510)  LC_7 Logic Functioning bit
 (39 14)  (165 510)  (165 510)  LC_7 Logic Functioning bit
 (43 14)  (169 510)  (169 510)  LC_7 Logic Functioning bit
 (45 14)  (171 510)  (171 510)  LC_7 Logic Functioning bit
 (21 15)  (147 511)  (147 511)  routing T_3_31.sp4_h_r_31 <X> T_3_31.lc_trk_g3_7
 (22 15)  (148 511)  (148 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (153 511)  (153 511)  routing T_3_31.lc_trk_g1_0 <X> T_3_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 511)  (155 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 511)  (157 511)  routing T_3_31.lc_trk_g1_7 <X> T_3_31.wire_logic_cluster/lc_7/in_3
 (32 15)  (158 511)  (158 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (161 511)  (161 511)  routing T_3_31.lc_trk_g0_7 <X> T_3_31.input_2_7
 (36 15)  (162 511)  (162 511)  LC_7 Logic Functioning bit
 (37 15)  (163 511)  (163 511)  LC_7 Logic Functioning bit
 (42 15)  (168 511)  (168 511)  LC_7 Logic Functioning bit
 (43 15)  (169 511)  (169 511)  LC_7 Logic Functioning bit


LogicTile_4_31

 (14 0)  (194 496)  (194 496)  routing T_4_31.wire_logic_cluster/lc_0/out <X> T_4_31.lc_trk_g0_0
 (17 0)  (197 496)  (197 496)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (198 496)  (198 496)  routing T_4_31.bnr_op_1 <X> T_4_31.lc_trk_g0_1
 (27 0)  (207 496)  (207 496)  routing T_4_31.lc_trk_g3_0 <X> T_4_31.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 496)  (208 496)  routing T_4_31.lc_trk_g3_0 <X> T_4_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 496)  (209 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 496)  (211 496)  routing T_4_31.lc_trk_g2_5 <X> T_4_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 496)  (212 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 496)  (213 496)  routing T_4_31.lc_trk_g2_5 <X> T_4_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 496)  (216 496)  LC_0 Logic Functioning bit
 (37 0)  (217 496)  (217 496)  LC_0 Logic Functioning bit
 (39 0)  (219 496)  (219 496)  LC_0 Logic Functioning bit
 (43 0)  (223 496)  (223 496)  LC_0 Logic Functioning bit
 (45 0)  (225 496)  (225 496)  LC_0 Logic Functioning bit
 (8 1)  (188 497)  (188 497)  routing T_4_31.sp4_h_l_42 <X> T_4_31.sp4_v_b_1
 (9 1)  (189 497)  (189 497)  routing T_4_31.sp4_h_l_42 <X> T_4_31.sp4_v_b_1
 (10 1)  (190 497)  (190 497)  routing T_4_31.sp4_h_l_42 <X> T_4_31.sp4_v_b_1
 (17 1)  (197 497)  (197 497)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (198 497)  (198 497)  routing T_4_31.bnr_op_1 <X> T_4_31.lc_trk_g0_1
 (26 1)  (206 497)  (206 497)  routing T_4_31.lc_trk_g3_3 <X> T_4_31.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 497)  (207 497)  routing T_4_31.lc_trk_g3_3 <X> T_4_31.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 497)  (208 497)  routing T_4_31.lc_trk_g3_3 <X> T_4_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 497)  (209 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 497)  (212 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (216 497)  (216 497)  LC_0 Logic Functioning bit
 (37 1)  (217 497)  (217 497)  LC_0 Logic Functioning bit
 (42 1)  (222 497)  (222 497)  LC_0 Logic Functioning bit
 (43 1)  (223 497)  (223 497)  LC_0 Logic Functioning bit
 (53 1)  (233 497)  (233 497)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (180 498)  (180 498)  routing T_4_31.glb_netwk_3 <X> T_4_31.wire_logic_cluster/lc_7/clk
 (2 2)  (182 498)  (182 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (194 498)  (194 498)  routing T_4_31.wire_logic_cluster/lc_4/out <X> T_4_31.lc_trk_g0_4
 (16 2)  (196 498)  (196 498)  routing T_4_31.sp12_h_l_18 <X> T_4_31.lc_trk_g0_5
 (17 2)  (197 498)  (197 498)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (25 2)  (205 498)  (205 498)  routing T_4_31.sp4_v_t_3 <X> T_4_31.lc_trk_g0_6
 (26 2)  (206 498)  (206 498)  routing T_4_31.lc_trk_g2_5 <X> T_4_31.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 498)  (207 498)  routing T_4_31.lc_trk_g3_3 <X> T_4_31.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 498)  (208 498)  routing T_4_31.lc_trk_g3_3 <X> T_4_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 498)  (209 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (211 498)  (211 498)  routing T_4_31.lc_trk_g2_6 <X> T_4_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 498)  (212 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 498)  (213 498)  routing T_4_31.lc_trk_g2_6 <X> T_4_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 498)  (216 498)  LC_1 Logic Functioning bit
 (37 2)  (217 498)  (217 498)  LC_1 Logic Functioning bit
 (43 2)  (223 498)  (223 498)  LC_1 Logic Functioning bit
 (45 2)  (225 498)  (225 498)  LC_1 Logic Functioning bit
 (0 3)  (180 499)  (180 499)  routing T_4_31.glb_netwk_3 <X> T_4_31.wire_logic_cluster/lc_7/clk
 (17 3)  (197 499)  (197 499)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (198 499)  (198 499)  routing T_4_31.sp12_h_l_18 <X> T_4_31.lc_trk_g0_5
 (22 3)  (202 499)  (202 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (203 499)  (203 499)  routing T_4_31.sp4_v_t_3 <X> T_4_31.lc_trk_g0_6
 (25 3)  (205 499)  (205 499)  routing T_4_31.sp4_v_t_3 <X> T_4_31.lc_trk_g0_6
 (28 3)  (208 499)  (208 499)  routing T_4_31.lc_trk_g2_5 <X> T_4_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 499)  (209 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 499)  (210 499)  routing T_4_31.lc_trk_g3_3 <X> T_4_31.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 499)  (211 499)  routing T_4_31.lc_trk_g2_6 <X> T_4_31.wire_logic_cluster/lc_1/in_3
 (32 3)  (212 499)  (212 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (213 499)  (213 499)  routing T_4_31.lc_trk_g2_1 <X> T_4_31.input_2_1
 (36 3)  (216 499)  (216 499)  LC_1 Logic Functioning bit
 (37 3)  (217 499)  (217 499)  LC_1 Logic Functioning bit
 (40 3)  (220 499)  (220 499)  LC_1 Logic Functioning bit
 (42 3)  (222 499)  (222 499)  LC_1 Logic Functioning bit
 (43 3)  (223 499)  (223 499)  LC_1 Logic Functioning bit
 (17 4)  (197 500)  (197 500)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (198 500)  (198 500)  routing T_4_31.bnr_op_1 <X> T_4_31.lc_trk_g1_1
 (21 4)  (201 500)  (201 500)  routing T_4_31.wire_logic_cluster/lc_3/out <X> T_4_31.lc_trk_g1_3
 (22 4)  (202 500)  (202 500)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (206 500)  (206 500)  routing T_4_31.lc_trk_g1_5 <X> T_4_31.wire_logic_cluster/lc_2/in_0
 (28 4)  (208 500)  (208 500)  routing T_4_31.lc_trk_g2_1 <X> T_4_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 500)  (209 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 500)  (212 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 500)  (213 500)  routing T_4_31.lc_trk_g3_2 <X> T_4_31.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 500)  (214 500)  routing T_4_31.lc_trk_g3_2 <X> T_4_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 500)  (216 500)  LC_2 Logic Functioning bit
 (37 4)  (217 500)  (217 500)  LC_2 Logic Functioning bit
 (38 4)  (218 500)  (218 500)  LC_2 Logic Functioning bit
 (39 4)  (219 500)  (219 500)  LC_2 Logic Functioning bit
 (41 4)  (221 500)  (221 500)  LC_2 Logic Functioning bit
 (43 4)  (223 500)  (223 500)  LC_2 Logic Functioning bit
 (45 4)  (225 500)  (225 500)  LC_2 Logic Functioning bit
 (18 5)  (198 501)  (198 501)  routing T_4_31.bnr_op_1 <X> T_4_31.lc_trk_g1_1
 (27 5)  (207 501)  (207 501)  routing T_4_31.lc_trk_g1_5 <X> T_4_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 501)  (209 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 501)  (211 501)  routing T_4_31.lc_trk_g3_2 <X> T_4_31.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 501)  (216 501)  LC_2 Logic Functioning bit
 (38 5)  (218 501)  (218 501)  LC_2 Logic Functioning bit
 (4 6)  (184 502)  (184 502)  routing T_4_31.sp4_h_r_3 <X> T_4_31.sp4_v_t_38
 (16 6)  (196 502)  (196 502)  routing T_4_31.sp12_h_l_18 <X> T_4_31.lc_trk_g1_5
 (17 6)  (197 502)  (197 502)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (25 6)  (205 502)  (205 502)  routing T_4_31.wire_logic_cluster/lc_6/out <X> T_4_31.lc_trk_g1_6
 (26 6)  (206 502)  (206 502)  routing T_4_31.lc_trk_g0_5 <X> T_4_31.wire_logic_cluster/lc_3/in_0
 (27 6)  (207 502)  (207 502)  routing T_4_31.lc_trk_g3_1 <X> T_4_31.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 502)  (208 502)  routing T_4_31.lc_trk_g3_1 <X> T_4_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 502)  (209 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 502)  (212 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 502)  (214 502)  routing T_4_31.lc_trk_g1_3 <X> T_4_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 502)  (216 502)  LC_3 Logic Functioning bit
 (37 6)  (217 502)  (217 502)  LC_3 Logic Functioning bit
 (38 6)  (218 502)  (218 502)  LC_3 Logic Functioning bit
 (39 6)  (219 502)  (219 502)  LC_3 Logic Functioning bit
 (41 6)  (221 502)  (221 502)  LC_3 Logic Functioning bit
 (43 6)  (223 502)  (223 502)  LC_3 Logic Functioning bit
 (45 6)  (225 502)  (225 502)  LC_3 Logic Functioning bit
 (5 7)  (185 503)  (185 503)  routing T_4_31.sp4_h_r_3 <X> T_4_31.sp4_v_t_38
 (18 7)  (198 503)  (198 503)  routing T_4_31.sp12_h_l_18 <X> T_4_31.lc_trk_g1_5
 (22 7)  (202 503)  (202 503)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (209 503)  (209 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 503)  (211 503)  routing T_4_31.lc_trk_g1_3 <X> T_4_31.wire_logic_cluster/lc_3/in_3
 (36 7)  (216 503)  (216 503)  LC_3 Logic Functioning bit
 (38 7)  (218 503)  (218 503)  LC_3 Logic Functioning bit
 (47 7)  (227 503)  (227 503)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (231 503)  (231 503)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (232 503)  (232 503)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (4 8)  (184 504)  (184 504)  routing T_4_31.sp4_v_t_47 <X> T_4_31.sp4_v_b_6
 (6 8)  (186 504)  (186 504)  routing T_4_31.sp4_v_t_47 <X> T_4_31.sp4_v_b_6
 (17 8)  (197 504)  (197 504)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (198 504)  (198 504)  routing T_4_31.wire_logic_cluster/lc_1/out <X> T_4_31.lc_trk_g2_1
 (25 8)  (205 504)  (205 504)  routing T_4_31.sp12_v_t_1 <X> T_4_31.lc_trk_g2_2
 (26 8)  (206 504)  (206 504)  routing T_4_31.lc_trk_g2_6 <X> T_4_31.wire_logic_cluster/lc_4/in_0
 (29 8)  (209 504)  (209 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 504)  (211 504)  routing T_4_31.lc_trk_g2_5 <X> T_4_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 504)  (212 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 504)  (213 504)  routing T_4_31.lc_trk_g2_5 <X> T_4_31.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 504)  (215 504)  routing T_4_31.lc_trk_g0_4 <X> T_4_31.input_2_4
 (36 8)  (216 504)  (216 504)  LC_4 Logic Functioning bit
 (37 8)  (217 504)  (217 504)  LC_4 Logic Functioning bit
 (42 8)  (222 504)  (222 504)  LC_4 Logic Functioning bit
 (43 8)  (223 504)  (223 504)  LC_4 Logic Functioning bit
 (45 8)  (225 504)  (225 504)  LC_4 Logic Functioning bit
 (52 8)  (232 504)  (232 504)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (194 505)  (194 505)  routing T_4_31.sp12_v_b_16 <X> T_4_31.lc_trk_g2_0
 (16 9)  (196 505)  (196 505)  routing T_4_31.sp12_v_b_16 <X> T_4_31.lc_trk_g2_0
 (17 9)  (197 505)  (197 505)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (202 505)  (202 505)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (204 505)  (204 505)  routing T_4_31.sp12_v_t_1 <X> T_4_31.lc_trk_g2_2
 (25 9)  (205 505)  (205 505)  routing T_4_31.sp12_v_t_1 <X> T_4_31.lc_trk_g2_2
 (26 9)  (206 505)  (206 505)  routing T_4_31.lc_trk_g2_6 <X> T_4_31.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 505)  (208 505)  routing T_4_31.lc_trk_g2_6 <X> T_4_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 505)  (209 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (212 505)  (212 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (216 505)  (216 505)  LC_4 Logic Functioning bit
 (37 9)  (217 505)  (217 505)  LC_4 Logic Functioning bit
 (38 9)  (218 505)  (218 505)  LC_4 Logic Functioning bit
 (42 9)  (222 505)  (222 505)  LC_4 Logic Functioning bit
 (4 10)  (184 506)  (184 506)  routing T_4_31.sp4_h_r_0 <X> T_4_31.sp4_v_t_43
 (6 10)  (186 506)  (186 506)  routing T_4_31.sp4_h_r_0 <X> T_4_31.sp4_v_t_43
 (15 10)  (195 506)  (195 506)  routing T_4_31.sp4_h_l_16 <X> T_4_31.lc_trk_g2_5
 (16 10)  (196 506)  (196 506)  routing T_4_31.sp4_h_l_16 <X> T_4_31.lc_trk_g2_5
 (17 10)  (197 506)  (197 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (205 506)  (205 506)  routing T_4_31.rgt_op_6 <X> T_4_31.lc_trk_g2_6
 (26 10)  (206 506)  (206 506)  routing T_4_31.lc_trk_g3_6 <X> T_4_31.wire_logic_cluster/lc_5/in_0
 (28 10)  (208 506)  (208 506)  routing T_4_31.lc_trk_g2_0 <X> T_4_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 506)  (209 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 506)  (211 506)  routing T_4_31.lc_trk_g0_6 <X> T_4_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 506)  (212 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (216 506)  (216 506)  LC_5 Logic Functioning bit
 (37 10)  (217 506)  (217 506)  LC_5 Logic Functioning bit
 (38 10)  (218 506)  (218 506)  LC_5 Logic Functioning bit
 (39 10)  (219 506)  (219 506)  LC_5 Logic Functioning bit
 (40 10)  (220 506)  (220 506)  LC_5 Logic Functioning bit
 (41 10)  (221 506)  (221 506)  LC_5 Logic Functioning bit
 (42 10)  (222 506)  (222 506)  LC_5 Logic Functioning bit
 (43 10)  (223 506)  (223 506)  LC_5 Logic Functioning bit
 (5 11)  (185 507)  (185 507)  routing T_4_31.sp4_h_r_0 <X> T_4_31.sp4_v_t_43
 (18 11)  (198 507)  (198 507)  routing T_4_31.sp4_h_l_16 <X> T_4_31.lc_trk_g2_5
 (22 11)  (202 507)  (202 507)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (204 507)  (204 507)  routing T_4_31.rgt_op_6 <X> T_4_31.lc_trk_g2_6
 (26 11)  (206 507)  (206 507)  routing T_4_31.lc_trk_g3_6 <X> T_4_31.wire_logic_cluster/lc_5/in_0
 (27 11)  (207 507)  (207 507)  routing T_4_31.lc_trk_g3_6 <X> T_4_31.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 507)  (208 507)  routing T_4_31.lc_trk_g3_6 <X> T_4_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 507)  (209 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 507)  (211 507)  routing T_4_31.lc_trk_g0_6 <X> T_4_31.wire_logic_cluster/lc_5/in_3
 (36 11)  (216 507)  (216 507)  LC_5 Logic Functioning bit
 (38 11)  (218 507)  (218 507)  LC_5 Logic Functioning bit
 (14 12)  (194 508)  (194 508)  routing T_4_31.rgt_op_0 <X> T_4_31.lc_trk_g3_0
 (15 12)  (195 508)  (195 508)  routing T_4_31.rgt_op_1 <X> T_4_31.lc_trk_g3_1
 (17 12)  (197 508)  (197 508)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (198 508)  (198 508)  routing T_4_31.rgt_op_1 <X> T_4_31.lc_trk_g3_1
 (21 12)  (201 508)  (201 508)  routing T_4_31.rgt_op_3 <X> T_4_31.lc_trk_g3_3
 (22 12)  (202 508)  (202 508)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (204 508)  (204 508)  routing T_4_31.rgt_op_3 <X> T_4_31.lc_trk_g3_3
 (25 12)  (205 508)  (205 508)  routing T_4_31.wire_logic_cluster/lc_2/out <X> T_4_31.lc_trk_g3_2
 (31 12)  (211 508)  (211 508)  routing T_4_31.lc_trk_g1_6 <X> T_4_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 508)  (212 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 508)  (214 508)  routing T_4_31.lc_trk_g1_6 <X> T_4_31.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 508)  (216 508)  LC_6 Logic Functioning bit
 (37 12)  (217 508)  (217 508)  LC_6 Logic Functioning bit
 (38 12)  (218 508)  (218 508)  LC_6 Logic Functioning bit
 (42 12)  (222 508)  (222 508)  LC_6 Logic Functioning bit
 (45 12)  (225 508)  (225 508)  LC_6 Logic Functioning bit
 (50 12)  (230 508)  (230 508)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (195 509)  (195 509)  routing T_4_31.rgt_op_0 <X> T_4_31.lc_trk_g3_0
 (17 13)  (197 509)  (197 509)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (202 509)  (202 509)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (206 509)  (206 509)  routing T_4_31.lc_trk_g2_2 <X> T_4_31.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 509)  (208 509)  routing T_4_31.lc_trk_g2_2 <X> T_4_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 509)  (209 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 509)  (211 509)  routing T_4_31.lc_trk_g1_6 <X> T_4_31.wire_logic_cluster/lc_6/in_3
 (36 13)  (216 509)  (216 509)  LC_6 Logic Functioning bit
 (37 13)  (217 509)  (217 509)  LC_6 Logic Functioning bit
 (39 13)  (219 509)  (219 509)  LC_6 Logic Functioning bit
 (43 13)  (223 509)  (223 509)  LC_6 Logic Functioning bit
 (48 13)  (228 509)  (228 509)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (232 509)  (232 509)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (21 14)  (201 510)  (201 510)  routing T_4_31.wire_logic_cluster/lc_7/out <X> T_4_31.lc_trk_g3_7
 (22 14)  (202 510)  (202 510)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (206 510)  (206 510)  routing T_4_31.lc_trk_g2_5 <X> T_4_31.wire_logic_cluster/lc_7/in_0
 (27 14)  (207 510)  (207 510)  routing T_4_31.lc_trk_g3_7 <X> T_4_31.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 510)  (208 510)  routing T_4_31.lc_trk_g3_7 <X> T_4_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 510)  (209 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 510)  (210 510)  routing T_4_31.lc_trk_g3_7 <X> T_4_31.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 510)  (212 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 510)  (214 510)  routing T_4_31.lc_trk_g1_1 <X> T_4_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 510)  (216 510)  LC_7 Logic Functioning bit
 (38 14)  (218 510)  (218 510)  LC_7 Logic Functioning bit
 (41 14)  (221 510)  (221 510)  LC_7 Logic Functioning bit
 (43 14)  (223 510)  (223 510)  LC_7 Logic Functioning bit
 (45 14)  (225 510)  (225 510)  LC_7 Logic Functioning bit
 (47 14)  (227 510)  (227 510)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (202 511)  (202 511)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (203 511)  (203 511)  routing T_4_31.sp12_v_t_21 <X> T_4_31.lc_trk_g3_6
 (25 15)  (205 511)  (205 511)  routing T_4_31.sp12_v_t_21 <X> T_4_31.lc_trk_g3_6
 (28 15)  (208 511)  (208 511)  routing T_4_31.lc_trk_g2_5 <X> T_4_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 511)  (209 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 511)  (210 511)  routing T_4_31.lc_trk_g3_7 <X> T_4_31.wire_logic_cluster/lc_7/in_1
 (32 15)  (212 511)  (212 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (213 511)  (213 511)  routing T_4_31.lc_trk_g3_0 <X> T_4_31.input_2_7
 (34 15)  (214 511)  (214 511)  routing T_4_31.lc_trk_g3_0 <X> T_4_31.input_2_7
 (36 15)  (216 511)  (216 511)  LC_7 Logic Functioning bit
 (39 15)  (219 511)  (219 511)  LC_7 Logic Functioning bit
 (41 15)  (221 511)  (221 511)  LC_7 Logic Functioning bit
 (43 15)  (223 511)  (223 511)  LC_7 Logic Functioning bit


LogicTile_5_31

 (4 0)  (238 496)  (238 496)  routing T_5_31.sp4_h_l_43 <X> T_5_31.sp4_v_b_0
 (6 0)  (240 496)  (240 496)  routing T_5_31.sp4_h_l_43 <X> T_5_31.sp4_v_b_0
 (17 0)  (251 496)  (251 496)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (252 496)  (252 496)  routing T_5_31.wire_logic_cluster/lc_1/out <X> T_5_31.lc_trk_g0_1
 (22 0)  (256 496)  (256 496)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (258 496)  (258 496)  routing T_5_31.bot_op_3 <X> T_5_31.lc_trk_g0_3
 (26 0)  (260 496)  (260 496)  routing T_5_31.lc_trk_g3_5 <X> T_5_31.wire_logic_cluster/lc_0/in_0
 (28 0)  (262 496)  (262 496)  routing T_5_31.lc_trk_g2_3 <X> T_5_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 496)  (263 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 496)  (266 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 496)  (268 496)  routing T_5_31.lc_trk_g1_0 <X> T_5_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 496)  (270 496)  LC_0 Logic Functioning bit
 (37 0)  (271 496)  (271 496)  LC_0 Logic Functioning bit
 (38 0)  (272 496)  (272 496)  LC_0 Logic Functioning bit
 (39 0)  (273 496)  (273 496)  LC_0 Logic Functioning bit
 (40 0)  (274 496)  (274 496)  LC_0 Logic Functioning bit
 (42 0)  (276 496)  (276 496)  LC_0 Logic Functioning bit
 (43 0)  (277 496)  (277 496)  LC_0 Logic Functioning bit
 (47 0)  (281 496)  (281 496)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (5 1)  (239 497)  (239 497)  routing T_5_31.sp4_h_l_43 <X> T_5_31.sp4_v_b_0
 (22 1)  (256 497)  (256 497)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (258 497)  (258 497)  routing T_5_31.bot_op_2 <X> T_5_31.lc_trk_g0_2
 (27 1)  (261 497)  (261 497)  routing T_5_31.lc_trk_g3_5 <X> T_5_31.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 497)  (262 497)  routing T_5_31.lc_trk_g3_5 <X> T_5_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 497)  (263 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 497)  (264 497)  routing T_5_31.lc_trk_g2_3 <X> T_5_31.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 497)  (266 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (269 497)  (269 497)  routing T_5_31.lc_trk_g0_2 <X> T_5_31.input_2_0
 (36 1)  (270 497)  (270 497)  LC_0 Logic Functioning bit
 (37 1)  (271 497)  (271 497)  LC_0 Logic Functioning bit
 (38 1)  (272 497)  (272 497)  LC_0 Logic Functioning bit
 (39 1)  (273 497)  (273 497)  LC_0 Logic Functioning bit
 (40 1)  (274 497)  (274 497)  LC_0 Logic Functioning bit
 (41 1)  (275 497)  (275 497)  LC_0 Logic Functioning bit
 (42 1)  (276 497)  (276 497)  LC_0 Logic Functioning bit
 (43 1)  (277 497)  (277 497)  LC_0 Logic Functioning bit
 (0 2)  (234 498)  (234 498)  routing T_5_31.glb_netwk_3 <X> T_5_31.wire_logic_cluster/lc_7/clk
 (2 2)  (236 498)  (236 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (245 498)  (245 498)  routing T_5_31.sp4_h_r_8 <X> T_5_31.sp4_v_t_39
 (13 2)  (247 498)  (247 498)  routing T_5_31.sp4_h_r_8 <X> T_5_31.sp4_v_t_39
 (27 2)  (261 498)  (261 498)  routing T_5_31.lc_trk_g1_7 <X> T_5_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 498)  (263 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 498)  (264 498)  routing T_5_31.lc_trk_g1_7 <X> T_5_31.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 498)  (266 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 498)  (267 498)  routing T_5_31.lc_trk_g2_0 <X> T_5_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 498)  (270 498)  LC_1 Logic Functioning bit
 (38 2)  (272 498)  (272 498)  LC_1 Logic Functioning bit
 (39 2)  (273 498)  (273 498)  LC_1 Logic Functioning bit
 (41 2)  (275 498)  (275 498)  LC_1 Logic Functioning bit
 (43 2)  (277 498)  (277 498)  LC_1 Logic Functioning bit
 (45 2)  (279 498)  (279 498)  LC_1 Logic Functioning bit
 (50 2)  (284 498)  (284 498)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (234 499)  (234 499)  routing T_5_31.glb_netwk_3 <X> T_5_31.wire_logic_cluster/lc_7/clk
 (12 3)  (246 499)  (246 499)  routing T_5_31.sp4_h_r_8 <X> T_5_31.sp4_v_t_39
 (22 3)  (256 499)  (256 499)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (258 499)  (258 499)  routing T_5_31.bot_op_6 <X> T_5_31.lc_trk_g0_6
 (29 3)  (263 499)  (263 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 499)  (264 499)  routing T_5_31.lc_trk_g1_7 <X> T_5_31.wire_logic_cluster/lc_1/in_1
 (37 3)  (271 499)  (271 499)  LC_1 Logic Functioning bit
 (39 3)  (273 499)  (273 499)  LC_1 Logic Functioning bit
 (42 3)  (276 499)  (276 499)  LC_1 Logic Functioning bit
 (22 4)  (256 500)  (256 500)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (258 500)  (258 500)  routing T_5_31.bot_op_3 <X> T_5_31.lc_trk_g1_3
 (26 4)  (260 500)  (260 500)  routing T_5_31.lc_trk_g0_6 <X> T_5_31.wire_logic_cluster/lc_2/in_0
 (32 4)  (266 500)  (266 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (270 500)  (270 500)  LC_2 Logic Functioning bit
 (38 4)  (272 500)  (272 500)  LC_2 Logic Functioning bit
 (40 4)  (274 500)  (274 500)  LC_2 Logic Functioning bit
 (41 4)  (275 500)  (275 500)  LC_2 Logic Functioning bit
 (42 4)  (276 500)  (276 500)  LC_2 Logic Functioning bit
 (43 4)  (277 500)  (277 500)  LC_2 Logic Functioning bit
 (47 4)  (281 500)  (281 500)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (17 5)  (251 501)  (251 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (260 501)  (260 501)  routing T_5_31.lc_trk_g0_6 <X> T_5_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 501)  (263 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 501)  (265 501)  routing T_5_31.lc_trk_g0_3 <X> T_5_31.wire_logic_cluster/lc_2/in_3
 (37 5)  (271 501)  (271 501)  LC_2 Logic Functioning bit
 (39 5)  (273 501)  (273 501)  LC_2 Logic Functioning bit
 (40 5)  (274 501)  (274 501)  LC_2 Logic Functioning bit
 (41 5)  (275 501)  (275 501)  LC_2 Logic Functioning bit
 (42 5)  (276 501)  (276 501)  LC_2 Logic Functioning bit
 (43 5)  (277 501)  (277 501)  LC_2 Logic Functioning bit
 (17 6)  (251 502)  (251 502)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (252 502)  (252 502)  routing T_5_31.bnr_op_5 <X> T_5_31.lc_trk_g1_5
 (21 6)  (255 502)  (255 502)  routing T_5_31.sp4_h_l_2 <X> T_5_31.lc_trk_g1_7
 (22 6)  (256 502)  (256 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (257 502)  (257 502)  routing T_5_31.sp4_h_l_2 <X> T_5_31.lc_trk_g1_7
 (24 6)  (258 502)  (258 502)  routing T_5_31.sp4_h_l_2 <X> T_5_31.lc_trk_g1_7
 (27 6)  (261 502)  (261 502)  routing T_5_31.lc_trk_g1_3 <X> T_5_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 502)  (263 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 502)  (265 502)  routing T_5_31.lc_trk_g0_6 <X> T_5_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 502)  (266 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (270 502)  (270 502)  LC_3 Logic Functioning bit
 (38 6)  (272 502)  (272 502)  LC_3 Logic Functioning bit
 (40 6)  (274 502)  (274 502)  LC_3 Logic Functioning bit
 (41 6)  (275 502)  (275 502)  LC_3 Logic Functioning bit
 (42 6)  (276 502)  (276 502)  LC_3 Logic Functioning bit
 (43 6)  (277 502)  (277 502)  LC_3 Logic Functioning bit
 (18 7)  (252 503)  (252 503)  routing T_5_31.bnr_op_5 <X> T_5_31.lc_trk_g1_5
 (30 7)  (264 503)  (264 503)  routing T_5_31.lc_trk_g1_3 <X> T_5_31.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 503)  (265 503)  routing T_5_31.lc_trk_g0_6 <X> T_5_31.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 503)  (270 503)  LC_3 Logic Functioning bit
 (38 7)  (272 503)  (272 503)  LC_3 Logic Functioning bit
 (40 7)  (274 503)  (274 503)  LC_3 Logic Functioning bit
 (41 7)  (275 503)  (275 503)  LC_3 Logic Functioning bit
 (42 7)  (276 503)  (276 503)  LC_3 Logic Functioning bit
 (43 7)  (277 503)  (277 503)  LC_3 Logic Functioning bit
 (14 8)  (248 504)  (248 504)  routing T_5_31.sp4_h_r_40 <X> T_5_31.lc_trk_g2_0
 (21 8)  (255 504)  (255 504)  routing T_5_31.sp4_h_r_35 <X> T_5_31.lc_trk_g2_3
 (22 8)  (256 504)  (256 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (257 504)  (257 504)  routing T_5_31.sp4_h_r_35 <X> T_5_31.lc_trk_g2_3
 (24 8)  (258 504)  (258 504)  routing T_5_31.sp4_h_r_35 <X> T_5_31.lc_trk_g2_3
 (4 9)  (238 505)  (238 505)  routing T_5_31.sp4_v_t_36 <X> T_5_31.sp4_h_r_6
 (14 9)  (248 505)  (248 505)  routing T_5_31.sp4_h_r_40 <X> T_5_31.lc_trk_g2_0
 (15 9)  (249 505)  (249 505)  routing T_5_31.sp4_h_r_40 <X> T_5_31.lc_trk_g2_0
 (16 9)  (250 505)  (250 505)  routing T_5_31.sp4_h_r_40 <X> T_5_31.lc_trk_g2_0
 (17 9)  (251 505)  (251 505)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 10)  (255 506)  (255 506)  routing T_5_31.wire_logic_cluster/lc_7/out <X> T_5_31.lc_trk_g2_7
 (22 10)  (256 506)  (256 506)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (261 506)  (261 506)  routing T_5_31.lc_trk_g3_1 <X> T_5_31.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 506)  (262 506)  routing T_5_31.lc_trk_g3_1 <X> T_5_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 506)  (263 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 506)  (265 506)  routing T_5_31.lc_trk_g1_5 <X> T_5_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 506)  (266 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 506)  (268 506)  routing T_5_31.lc_trk_g1_5 <X> T_5_31.wire_logic_cluster/lc_5/in_3
 (37 10)  (271 506)  (271 506)  LC_5 Logic Functioning bit
 (39 10)  (273 506)  (273 506)  LC_5 Logic Functioning bit
 (37 11)  (271 507)  (271 507)  LC_5 Logic Functioning bit
 (39 11)  (273 507)  (273 507)  LC_5 Logic Functioning bit
 (15 12)  (249 508)  (249 508)  routing T_5_31.tnl_op_1 <X> T_5_31.lc_trk_g3_1
 (17 12)  (251 508)  (251 508)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (28 12)  (262 508)  (262 508)  routing T_5_31.lc_trk_g2_3 <X> T_5_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 508)  (263 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (266 508)  (266 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 508)  (268 508)  routing T_5_31.lc_trk_g1_0 <X> T_5_31.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 508)  (270 508)  LC_6 Logic Functioning bit
 (37 12)  (271 508)  (271 508)  LC_6 Logic Functioning bit
 (38 12)  (272 508)  (272 508)  LC_6 Logic Functioning bit
 (39 12)  (273 508)  (273 508)  LC_6 Logic Functioning bit
 (40 12)  (274 508)  (274 508)  LC_6 Logic Functioning bit
 (41 12)  (275 508)  (275 508)  LC_6 Logic Functioning bit
 (42 12)  (276 508)  (276 508)  LC_6 Logic Functioning bit
 (46 12)  (280 508)  (280 508)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (284 508)  (284 508)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (252 509)  (252 509)  routing T_5_31.tnl_op_1 <X> T_5_31.lc_trk_g3_1
 (26 13)  (260 509)  (260 509)  routing T_5_31.lc_trk_g0_2 <X> T_5_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 509)  (263 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 509)  (264 509)  routing T_5_31.lc_trk_g2_3 <X> T_5_31.wire_logic_cluster/lc_6/in_1
 (36 13)  (270 509)  (270 509)  LC_6 Logic Functioning bit
 (37 13)  (271 509)  (271 509)  LC_6 Logic Functioning bit
 (38 13)  (272 509)  (272 509)  LC_6 Logic Functioning bit
 (39 13)  (273 509)  (273 509)  LC_6 Logic Functioning bit
 (40 13)  (274 509)  (274 509)  LC_6 Logic Functioning bit
 (41 13)  (275 509)  (275 509)  LC_6 Logic Functioning bit
 (42 13)  (276 509)  (276 509)  LC_6 Logic Functioning bit
 (43 13)  (277 509)  (277 509)  LC_6 Logic Functioning bit
 (17 14)  (251 510)  (251 510)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (252 510)  (252 510)  routing T_5_31.wire_logic_cluster/lc_5/out <X> T_5_31.lc_trk_g3_5
 (26 14)  (260 510)  (260 510)  routing T_5_31.lc_trk_g2_7 <X> T_5_31.wire_logic_cluster/lc_7/in_0
 (27 14)  (261 510)  (261 510)  routing T_5_31.lc_trk_g1_7 <X> T_5_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 510)  (263 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 510)  (264 510)  routing T_5_31.lc_trk_g1_7 <X> T_5_31.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 510)  (266 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 510)  (267 510)  routing T_5_31.lc_trk_g2_0 <X> T_5_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 510)  (270 510)  LC_7 Logic Functioning bit
 (38 14)  (272 510)  (272 510)  LC_7 Logic Functioning bit
 (39 14)  (273 510)  (273 510)  LC_7 Logic Functioning bit
 (41 14)  (275 510)  (275 510)  LC_7 Logic Functioning bit
 (43 14)  (277 510)  (277 510)  LC_7 Logic Functioning bit
 (45 14)  (279 510)  (279 510)  LC_7 Logic Functioning bit
 (50 14)  (284 510)  (284 510)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (285 510)  (285 510)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (19 15)  (253 511)  (253 511)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (26 15)  (260 511)  (260 511)  routing T_5_31.lc_trk_g2_7 <X> T_5_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 511)  (262 511)  routing T_5_31.lc_trk_g2_7 <X> T_5_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 511)  (263 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 511)  (264 511)  routing T_5_31.lc_trk_g1_7 <X> T_5_31.wire_logic_cluster/lc_7/in_1
 (37 15)  (271 511)  (271 511)  LC_7 Logic Functioning bit
 (39 15)  (273 511)  (273 511)  LC_7 Logic Functioning bit
 (42 15)  (276 511)  (276 511)  LC_7 Logic Functioning bit


LogicTile_6_31

 (14 0)  (302 496)  (302 496)  routing T_6_31.wire_logic_cluster/lc_0/out <X> T_6_31.lc_trk_g0_0
 (15 0)  (303 496)  (303 496)  routing T_6_31.top_op_1 <X> T_6_31.lc_trk_g0_1
 (17 0)  (305 496)  (305 496)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (27 0)  (315 496)  (315 496)  routing T_6_31.lc_trk_g3_4 <X> T_6_31.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 496)  (316 496)  routing T_6_31.lc_trk_g3_4 <X> T_6_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 496)  (317 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 496)  (318 496)  routing T_6_31.lc_trk_g3_4 <X> T_6_31.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 496)  (320 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 496)  (322 496)  routing T_6_31.lc_trk_g1_0 <X> T_6_31.wire_logic_cluster/lc_0/in_3
 (43 0)  (331 496)  (331 496)  LC_0 Logic Functioning bit
 (45 0)  (333 496)  (333 496)  LC_0 Logic Functioning bit
 (17 1)  (305 497)  (305 497)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (306 497)  (306 497)  routing T_6_31.top_op_1 <X> T_6_31.lc_trk_g0_1
 (29 1)  (317 497)  (317 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 497)  (320 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (321 497)  (321 497)  routing T_6_31.lc_trk_g2_2 <X> T_6_31.input_2_0
 (35 1)  (323 497)  (323 497)  routing T_6_31.lc_trk_g2_2 <X> T_6_31.input_2_0
 (40 1)  (328 497)  (328 497)  LC_0 Logic Functioning bit
 (42 1)  (330 497)  (330 497)  LC_0 Logic Functioning bit
 (43 1)  (331 497)  (331 497)  LC_0 Logic Functioning bit
 (48 1)  (336 497)  (336 497)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (288 498)  (288 498)  routing T_6_31.glb_netwk_3 <X> T_6_31.wire_logic_cluster/lc_7/clk
 (2 2)  (290 498)  (290 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (310 498)  (310 498)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (312 498)  (312 498)  routing T_6_31.top_op_7 <X> T_6_31.lc_trk_g0_7
 (29 2)  (317 498)  (317 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 498)  (318 498)  routing T_6_31.lc_trk_g0_4 <X> T_6_31.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 498)  (320 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 498)  (322 498)  routing T_6_31.lc_trk_g1_3 <X> T_6_31.wire_logic_cluster/lc_1/in_3
 (37 2)  (325 498)  (325 498)  LC_1 Logic Functioning bit
 (39 2)  (327 498)  (327 498)  LC_1 Logic Functioning bit
 (41 2)  (329 498)  (329 498)  LC_1 Logic Functioning bit
 (43 2)  (331 498)  (331 498)  LC_1 Logic Functioning bit
 (52 2)  (340 498)  (340 498)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (288 499)  (288 499)  routing T_6_31.glb_netwk_3 <X> T_6_31.wire_logic_cluster/lc_7/clk
 (14 3)  (302 499)  (302 499)  routing T_6_31.sp4_h_r_4 <X> T_6_31.lc_trk_g0_4
 (15 3)  (303 499)  (303 499)  routing T_6_31.sp4_h_r_4 <X> T_6_31.lc_trk_g0_4
 (16 3)  (304 499)  (304 499)  routing T_6_31.sp4_h_r_4 <X> T_6_31.lc_trk_g0_4
 (17 3)  (305 499)  (305 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (309 499)  (309 499)  routing T_6_31.top_op_7 <X> T_6_31.lc_trk_g0_7
 (31 3)  (319 499)  (319 499)  routing T_6_31.lc_trk_g1_3 <X> T_6_31.wire_logic_cluster/lc_1/in_3
 (37 3)  (325 499)  (325 499)  LC_1 Logic Functioning bit
 (39 3)  (327 499)  (327 499)  LC_1 Logic Functioning bit
 (41 3)  (329 499)  (329 499)  LC_1 Logic Functioning bit
 (43 3)  (331 499)  (331 499)  LC_1 Logic Functioning bit
 (22 4)  (310 500)  (310 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (311 500)  (311 500)  routing T_6_31.sp4_h_r_3 <X> T_6_31.lc_trk_g1_3
 (24 4)  (312 500)  (312 500)  routing T_6_31.sp4_h_r_3 <X> T_6_31.lc_trk_g1_3
 (29 4)  (317 500)  (317 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 500)  (318 500)  routing T_6_31.lc_trk_g0_7 <X> T_6_31.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 500)  (320 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 500)  (322 500)  routing T_6_31.lc_trk_g1_2 <X> T_6_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 500)  (324 500)  LC_2 Logic Functioning bit
 (37 4)  (325 500)  (325 500)  LC_2 Logic Functioning bit
 (38 4)  (326 500)  (326 500)  LC_2 Logic Functioning bit
 (39 4)  (327 500)  (327 500)  LC_2 Logic Functioning bit
 (41 4)  (329 500)  (329 500)  LC_2 Logic Functioning bit
 (43 4)  (331 500)  (331 500)  LC_2 Logic Functioning bit
 (14 5)  (302 501)  (302 501)  routing T_6_31.top_op_0 <X> T_6_31.lc_trk_g1_0
 (15 5)  (303 501)  (303 501)  routing T_6_31.top_op_0 <X> T_6_31.lc_trk_g1_0
 (17 5)  (305 501)  (305 501)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (309 501)  (309 501)  routing T_6_31.sp4_h_r_3 <X> T_6_31.lc_trk_g1_3
 (22 5)  (310 501)  (310 501)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (312 501)  (312 501)  routing T_6_31.top_op_2 <X> T_6_31.lc_trk_g1_2
 (25 5)  (313 501)  (313 501)  routing T_6_31.top_op_2 <X> T_6_31.lc_trk_g1_2
 (30 5)  (318 501)  (318 501)  routing T_6_31.lc_trk_g0_7 <X> T_6_31.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 501)  (319 501)  routing T_6_31.lc_trk_g1_2 <X> T_6_31.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 501)  (324 501)  LC_2 Logic Functioning bit
 (37 5)  (325 501)  (325 501)  LC_2 Logic Functioning bit
 (38 5)  (326 501)  (326 501)  LC_2 Logic Functioning bit
 (39 5)  (327 501)  (327 501)  LC_2 Logic Functioning bit
 (41 5)  (329 501)  (329 501)  LC_2 Logic Functioning bit
 (43 5)  (331 501)  (331 501)  LC_2 Logic Functioning bit
 (52 5)  (340 501)  (340 501)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (21 6)  (309 502)  (309 502)  routing T_6_31.wire_logic_cluster/lc_7/out <X> T_6_31.lc_trk_g1_7
 (22 6)  (310 502)  (310 502)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (315 502)  (315 502)  routing T_6_31.lc_trk_g1_7 <X> T_6_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 502)  (317 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 502)  (318 502)  routing T_6_31.lc_trk_g1_7 <X> T_6_31.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 502)  (319 502)  routing T_6_31.lc_trk_g2_6 <X> T_6_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 502)  (320 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 502)  (321 502)  routing T_6_31.lc_trk_g2_6 <X> T_6_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 502)  (324 502)  LC_3 Logic Functioning bit
 (37 6)  (325 502)  (325 502)  LC_3 Logic Functioning bit
 (38 6)  (326 502)  (326 502)  LC_3 Logic Functioning bit
 (39 6)  (327 502)  (327 502)  LC_3 Logic Functioning bit
 (41 6)  (329 502)  (329 502)  LC_3 Logic Functioning bit
 (42 6)  (330 502)  (330 502)  LC_3 Logic Functioning bit
 (43 6)  (331 502)  (331 502)  LC_3 Logic Functioning bit
 (50 6)  (338 502)  (338 502)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (315 503)  (315 503)  routing T_6_31.lc_trk_g3_0 <X> T_6_31.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 503)  (316 503)  routing T_6_31.lc_trk_g3_0 <X> T_6_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 503)  (317 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 503)  (318 503)  routing T_6_31.lc_trk_g1_7 <X> T_6_31.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 503)  (319 503)  routing T_6_31.lc_trk_g2_6 <X> T_6_31.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 503)  (324 503)  LC_3 Logic Functioning bit
 (37 7)  (325 503)  (325 503)  LC_3 Logic Functioning bit
 (38 7)  (326 503)  (326 503)  LC_3 Logic Functioning bit
 (39 7)  (327 503)  (327 503)  LC_3 Logic Functioning bit
 (40 7)  (328 503)  (328 503)  LC_3 Logic Functioning bit
 (41 7)  (329 503)  (329 503)  LC_3 Logic Functioning bit
 (42 7)  (330 503)  (330 503)  LC_3 Logic Functioning bit
 (43 7)  (331 503)  (331 503)  LC_3 Logic Functioning bit
 (15 8)  (303 504)  (303 504)  routing T_6_31.tnl_op_1 <X> T_6_31.lc_trk_g2_1
 (17 8)  (305 504)  (305 504)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (313 504)  (313 504)  routing T_6_31.sp4_v_t_23 <X> T_6_31.lc_trk_g2_2
 (26 8)  (314 504)  (314 504)  routing T_6_31.lc_trk_g3_5 <X> T_6_31.wire_logic_cluster/lc_4/in_0
 (29 8)  (317 504)  (317 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 504)  (320 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 504)  (321 504)  routing T_6_31.lc_trk_g3_2 <X> T_6_31.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 504)  (322 504)  routing T_6_31.lc_trk_g3_2 <X> T_6_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 504)  (324 504)  LC_4 Logic Functioning bit
 (37 8)  (325 504)  (325 504)  LC_4 Logic Functioning bit
 (39 8)  (327 504)  (327 504)  LC_4 Logic Functioning bit
 (40 8)  (328 504)  (328 504)  LC_4 Logic Functioning bit
 (41 8)  (329 504)  (329 504)  LC_4 Logic Functioning bit
 (42 8)  (330 504)  (330 504)  LC_4 Logic Functioning bit
 (43 8)  (331 504)  (331 504)  LC_4 Logic Functioning bit
 (46 8)  (334 504)  (334 504)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (338 504)  (338 504)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (306 505)  (306 505)  routing T_6_31.tnl_op_1 <X> T_6_31.lc_trk_g2_1
 (22 9)  (310 505)  (310 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (311 505)  (311 505)  routing T_6_31.sp4_v_t_23 <X> T_6_31.lc_trk_g2_2
 (25 9)  (313 505)  (313 505)  routing T_6_31.sp4_v_t_23 <X> T_6_31.lc_trk_g2_2
 (27 9)  (315 505)  (315 505)  routing T_6_31.lc_trk_g3_5 <X> T_6_31.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 505)  (316 505)  routing T_6_31.lc_trk_g3_5 <X> T_6_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 505)  (317 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 505)  (319 505)  routing T_6_31.lc_trk_g3_2 <X> T_6_31.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 505)  (324 505)  LC_4 Logic Functioning bit
 (37 9)  (325 505)  (325 505)  LC_4 Logic Functioning bit
 (38 9)  (326 505)  (326 505)  LC_4 Logic Functioning bit
 (39 9)  (327 505)  (327 505)  LC_4 Logic Functioning bit
 (40 9)  (328 505)  (328 505)  LC_4 Logic Functioning bit
 (41 9)  (329 505)  (329 505)  LC_4 Logic Functioning bit
 (42 9)  (330 505)  (330 505)  LC_4 Logic Functioning bit
 (43 9)  (331 505)  (331 505)  LC_4 Logic Functioning bit
 (25 10)  (313 506)  (313 506)  routing T_6_31.wire_logic_cluster/lc_6/out <X> T_6_31.lc_trk_g2_6
 (26 10)  (314 506)  (314 506)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.wire_logic_cluster/lc_5/in_0
 (32 10)  (320 506)  (320 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 506)  (321 506)  routing T_6_31.lc_trk_g3_3 <X> T_6_31.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 506)  (322 506)  routing T_6_31.lc_trk_g3_3 <X> T_6_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 506)  (324 506)  LC_5 Logic Functioning bit
 (37 10)  (325 506)  (325 506)  LC_5 Logic Functioning bit
 (38 10)  (326 506)  (326 506)  LC_5 Logic Functioning bit
 (39 10)  (327 506)  (327 506)  LC_5 Logic Functioning bit
 (41 10)  (329 506)  (329 506)  LC_5 Logic Functioning bit
 (43 10)  (331 506)  (331 506)  LC_5 Logic Functioning bit
 (46 10)  (334 506)  (334 506)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (3 11)  (291 507)  (291 507)  routing T_6_31.sp12_v_b_1 <X> T_6_31.sp12_h_l_22
 (22 11)  (310 507)  (310 507)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (314 507)  (314 507)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 507)  (315 507)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 507)  (316 507)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 507)  (317 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 507)  (319 507)  routing T_6_31.lc_trk_g3_3 <X> T_6_31.wire_logic_cluster/lc_5/in_3
 (36 11)  (324 507)  (324 507)  LC_5 Logic Functioning bit
 (37 11)  (325 507)  (325 507)  LC_5 Logic Functioning bit
 (38 11)  (326 507)  (326 507)  LC_5 Logic Functioning bit
 (39 11)  (327 507)  (327 507)  LC_5 Logic Functioning bit
 (40 11)  (328 507)  (328 507)  LC_5 Logic Functioning bit
 (42 11)  (330 507)  (330 507)  LC_5 Logic Functioning bit
 (14 12)  (302 508)  (302 508)  routing T_6_31.wire_logic_cluster/lc_0/out <X> T_6_31.lc_trk_g3_0
 (21 12)  (309 508)  (309 508)  routing T_6_31.bnl_op_3 <X> T_6_31.lc_trk_g3_3
 (22 12)  (310 508)  (310 508)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (313 508)  (313 508)  routing T_6_31.rgt_op_2 <X> T_6_31.lc_trk_g3_2
 (26 12)  (314 508)  (314 508)  routing T_6_31.lc_trk_g2_6 <X> T_6_31.wire_logic_cluster/lc_6/in_0
 (28 12)  (316 508)  (316 508)  routing T_6_31.lc_trk_g2_1 <X> T_6_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 508)  (317 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 508)  (319 508)  routing T_6_31.lc_trk_g3_4 <X> T_6_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 508)  (320 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 508)  (321 508)  routing T_6_31.lc_trk_g3_4 <X> T_6_31.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 508)  (322 508)  routing T_6_31.lc_trk_g3_4 <X> T_6_31.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 508)  (324 508)  LC_6 Logic Functioning bit
 (38 12)  (326 508)  (326 508)  LC_6 Logic Functioning bit
 (41 12)  (329 508)  (329 508)  LC_6 Logic Functioning bit
 (43 12)  (331 508)  (331 508)  LC_6 Logic Functioning bit
 (45 12)  (333 508)  (333 508)  LC_6 Logic Functioning bit
 (52 12)  (340 508)  (340 508)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (305 509)  (305 509)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (309 509)  (309 509)  routing T_6_31.bnl_op_3 <X> T_6_31.lc_trk_g3_3
 (22 13)  (310 509)  (310 509)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (312 509)  (312 509)  routing T_6_31.rgt_op_2 <X> T_6_31.lc_trk_g3_2
 (26 13)  (314 509)  (314 509)  routing T_6_31.lc_trk_g2_6 <X> T_6_31.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 509)  (316 509)  routing T_6_31.lc_trk_g2_6 <X> T_6_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 509)  (317 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (324 509)  (324 509)  LC_6 Logic Functioning bit
 (38 13)  (326 509)  (326 509)  LC_6 Logic Functioning bit
 (40 13)  (328 509)  (328 509)  LC_6 Logic Functioning bit
 (42 13)  (330 509)  (330 509)  LC_6 Logic Functioning bit
 (15 14)  (303 510)  (303 510)  routing T_6_31.tnr_op_5 <X> T_6_31.lc_trk_g3_5
 (17 14)  (305 510)  (305 510)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (310 510)  (310 510)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (312 510)  (312 510)  routing T_6_31.tnl_op_7 <X> T_6_31.lc_trk_g3_7
 (25 14)  (313 510)  (313 510)  routing T_6_31.bnl_op_6 <X> T_6_31.lc_trk_g3_6
 (27 14)  (315 510)  (315 510)  routing T_6_31.lc_trk_g3_7 <X> T_6_31.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 510)  (316 510)  routing T_6_31.lc_trk_g3_7 <X> T_6_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 510)  (317 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 510)  (318 510)  routing T_6_31.lc_trk_g3_7 <X> T_6_31.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 510)  (319 510)  routing T_6_31.lc_trk_g1_7 <X> T_6_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 510)  (320 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 510)  (322 510)  routing T_6_31.lc_trk_g1_7 <X> T_6_31.wire_logic_cluster/lc_7/in_3
 (35 14)  (323 510)  (323 510)  routing T_6_31.lc_trk_g3_4 <X> T_6_31.input_2_7
 (39 14)  (327 510)  (327 510)  LC_7 Logic Functioning bit
 (45 14)  (333 510)  (333 510)  LC_7 Logic Functioning bit
 (15 15)  (303 511)  (303 511)  routing T_6_31.tnr_op_4 <X> T_6_31.lc_trk_g3_4
 (17 15)  (305 511)  (305 511)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (309 511)  (309 511)  routing T_6_31.tnl_op_7 <X> T_6_31.lc_trk_g3_7
 (22 15)  (310 511)  (310 511)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (313 511)  (313 511)  routing T_6_31.bnl_op_6 <X> T_6_31.lc_trk_g3_6
 (27 15)  (315 511)  (315 511)  routing T_6_31.lc_trk_g1_0 <X> T_6_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 511)  (317 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 511)  (318 511)  routing T_6_31.lc_trk_g3_7 <X> T_6_31.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 511)  (319 511)  routing T_6_31.lc_trk_g1_7 <X> T_6_31.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 511)  (320 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (321 511)  (321 511)  routing T_6_31.lc_trk_g3_4 <X> T_6_31.input_2_7
 (34 15)  (322 511)  (322 511)  routing T_6_31.lc_trk_g3_4 <X> T_6_31.input_2_7
 (36 15)  (324 511)  (324 511)  LC_7 Logic Functioning bit
 (38 15)  (326 511)  (326 511)  LC_7 Logic Functioning bit
 (43 15)  (331 511)  (331 511)  LC_7 Logic Functioning bit
 (52 15)  (340 511)  (340 511)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_7_31

 (14 0)  (356 496)  (356 496)  routing T_7_31.wire_logic_cluster/lc_0/out <X> T_7_31.lc_trk_g0_0
 (15 0)  (357 496)  (357 496)  routing T_7_31.sp4_v_b_17 <X> T_7_31.lc_trk_g0_1
 (16 0)  (358 496)  (358 496)  routing T_7_31.sp4_v_b_17 <X> T_7_31.lc_trk_g0_1
 (17 0)  (359 496)  (359 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (25 0)  (367 496)  (367 496)  routing T_7_31.wire_logic_cluster/lc_2/out <X> T_7_31.lc_trk_g0_2
 (27 0)  (369 496)  (369 496)  routing T_7_31.lc_trk_g3_4 <X> T_7_31.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 496)  (370 496)  routing T_7_31.lc_trk_g3_4 <X> T_7_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 496)  (371 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 496)  (372 496)  routing T_7_31.lc_trk_g3_4 <X> T_7_31.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 496)  (373 496)  routing T_7_31.lc_trk_g2_7 <X> T_7_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 496)  (374 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 496)  (375 496)  routing T_7_31.lc_trk_g2_7 <X> T_7_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 496)  (378 496)  LC_0 Logic Functioning bit
 (38 0)  (380 496)  (380 496)  LC_0 Logic Functioning bit
 (40 0)  (382 496)  (382 496)  LC_0 Logic Functioning bit
 (41 0)  (383 496)  (383 496)  LC_0 Logic Functioning bit
 (42 0)  (384 496)  (384 496)  LC_0 Logic Functioning bit
 (43 0)  (385 496)  (385 496)  LC_0 Logic Functioning bit
 (45 0)  (387 496)  (387 496)  LC_0 Logic Functioning bit
 (47 0)  (389 496)  (389 496)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (359 497)  (359 497)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (364 497)  (364 497)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (371 497)  (371 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 497)  (373 497)  routing T_7_31.lc_trk_g2_7 <X> T_7_31.wire_logic_cluster/lc_0/in_3
 (40 1)  (382 497)  (382 497)  LC_0 Logic Functioning bit
 (42 1)  (384 497)  (384 497)  LC_0 Logic Functioning bit
 (47 1)  (389 497)  (389 497)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (342 498)  (342 498)  routing T_7_31.glb_netwk_3 <X> T_7_31.wire_logic_cluster/lc_7/clk
 (2 2)  (344 498)  (344 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (359 498)  (359 498)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (360 498)  (360 498)  routing T_7_31.wire_logic_cluster/lc_5/out <X> T_7_31.lc_trk_g0_5
 (22 2)  (364 498)  (364 498)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (366 498)  (366 498)  routing T_7_31.top_op_7 <X> T_7_31.lc_trk_g0_7
 (27 2)  (369 498)  (369 498)  routing T_7_31.lc_trk_g1_1 <X> T_7_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 498)  (371 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 498)  (373 498)  routing T_7_31.lc_trk_g3_7 <X> T_7_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 498)  (374 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 498)  (375 498)  routing T_7_31.lc_trk_g3_7 <X> T_7_31.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 498)  (376 498)  routing T_7_31.lc_trk_g3_7 <X> T_7_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 498)  (378 498)  LC_1 Logic Functioning bit
 (38 2)  (380 498)  (380 498)  LC_1 Logic Functioning bit
 (45 2)  (387 498)  (387 498)  LC_1 Logic Functioning bit
 (47 2)  (389 498)  (389 498)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (342 499)  (342 499)  routing T_7_31.glb_netwk_3 <X> T_7_31.wire_logic_cluster/lc_7/clk
 (21 3)  (363 499)  (363 499)  routing T_7_31.top_op_7 <X> T_7_31.lc_trk_g0_7
 (28 3)  (370 499)  (370 499)  routing T_7_31.lc_trk_g2_1 <X> T_7_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 499)  (371 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 499)  (373 499)  routing T_7_31.lc_trk_g3_7 <X> T_7_31.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 499)  (378 499)  LC_1 Logic Functioning bit
 (37 3)  (379 499)  (379 499)  LC_1 Logic Functioning bit
 (38 3)  (380 499)  (380 499)  LC_1 Logic Functioning bit
 (39 3)  (381 499)  (381 499)  LC_1 Logic Functioning bit
 (41 3)  (383 499)  (383 499)  LC_1 Logic Functioning bit
 (43 3)  (385 499)  (385 499)  LC_1 Logic Functioning bit
 (17 4)  (359 500)  (359 500)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (360 500)  (360 500)  routing T_7_31.wire_logic_cluster/lc_1/out <X> T_7_31.lc_trk_g1_1
 (22 4)  (364 500)  (364 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (365 500)  (365 500)  routing T_7_31.sp4_v_b_19 <X> T_7_31.lc_trk_g1_3
 (24 4)  (366 500)  (366 500)  routing T_7_31.sp4_v_b_19 <X> T_7_31.lc_trk_g1_3
 (27 4)  (369 500)  (369 500)  routing T_7_31.lc_trk_g1_4 <X> T_7_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 500)  (371 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 500)  (372 500)  routing T_7_31.lc_trk_g1_4 <X> T_7_31.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 500)  (374 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 500)  (375 500)  routing T_7_31.lc_trk_g3_0 <X> T_7_31.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 500)  (376 500)  routing T_7_31.lc_trk_g3_0 <X> T_7_31.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 500)  (377 500)  routing T_7_31.lc_trk_g2_6 <X> T_7_31.input_2_2
 (43 4)  (385 500)  (385 500)  LC_2 Logic Functioning bit
 (45 4)  (387 500)  (387 500)  LC_2 Logic Functioning bit
 (26 5)  (368 501)  (368 501)  routing T_7_31.lc_trk_g0_2 <X> T_7_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 501)  (371 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (374 501)  (374 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (375 501)  (375 501)  routing T_7_31.lc_trk_g2_6 <X> T_7_31.input_2_2
 (35 5)  (377 501)  (377 501)  routing T_7_31.lc_trk_g2_6 <X> T_7_31.input_2_2
 (40 5)  (382 501)  (382 501)  LC_2 Logic Functioning bit
 (42 5)  (384 501)  (384 501)  LC_2 Logic Functioning bit
 (43 5)  (385 501)  (385 501)  LC_2 Logic Functioning bit
 (48 5)  (390 501)  (390 501)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (357 502)  (357 502)  routing T_7_31.bot_op_5 <X> T_7_31.lc_trk_g1_5
 (17 6)  (359 502)  (359 502)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (364 502)  (364 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (368 502)  (368 502)  routing T_7_31.lc_trk_g0_5 <X> T_7_31.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 502)  (369 502)  routing T_7_31.lc_trk_g1_7 <X> T_7_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 502)  (371 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 502)  (372 502)  routing T_7_31.lc_trk_g1_7 <X> T_7_31.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 502)  (374 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 502)  (375 502)  routing T_7_31.lc_trk_g3_3 <X> T_7_31.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 502)  (376 502)  routing T_7_31.lc_trk_g3_3 <X> T_7_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 502)  (378 502)  LC_3 Logic Functioning bit
 (38 6)  (380 502)  (380 502)  LC_3 Logic Functioning bit
 (41 6)  (383 502)  (383 502)  LC_3 Logic Functioning bit
 (43 6)  (385 502)  (385 502)  LC_3 Logic Functioning bit
 (51 6)  (393 502)  (393 502)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (356 503)  (356 503)  routing T_7_31.top_op_4 <X> T_7_31.lc_trk_g1_4
 (15 7)  (357 503)  (357 503)  routing T_7_31.top_op_4 <X> T_7_31.lc_trk_g1_4
 (17 7)  (359 503)  (359 503)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (29 7)  (371 503)  (371 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 503)  (372 503)  routing T_7_31.lc_trk_g1_7 <X> T_7_31.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 503)  (373 503)  routing T_7_31.lc_trk_g3_3 <X> T_7_31.wire_logic_cluster/lc_3/in_3
 (37 7)  (379 503)  (379 503)  LC_3 Logic Functioning bit
 (39 7)  (381 503)  (381 503)  LC_3 Logic Functioning bit
 (41 7)  (383 503)  (383 503)  LC_3 Logic Functioning bit
 (43 7)  (385 503)  (385 503)  LC_3 Logic Functioning bit
 (17 8)  (359 504)  (359 504)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (360 504)  (360 504)  routing T_7_31.bnl_op_1 <X> T_7_31.lc_trk_g2_1
 (22 8)  (364 504)  (364 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (368 504)  (368 504)  routing T_7_31.lc_trk_g3_5 <X> T_7_31.wire_logic_cluster/lc_4/in_0
 (31 8)  (373 504)  (373 504)  routing T_7_31.lc_trk_g2_5 <X> T_7_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 504)  (374 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 504)  (375 504)  routing T_7_31.lc_trk_g2_5 <X> T_7_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 504)  (378 504)  LC_4 Logic Functioning bit
 (38 8)  (380 504)  (380 504)  LC_4 Logic Functioning bit
 (9 9)  (351 505)  (351 505)  routing T_7_31.sp4_v_t_42 <X> T_7_31.sp4_v_b_7
 (18 9)  (360 505)  (360 505)  routing T_7_31.bnl_op_1 <X> T_7_31.lc_trk_g2_1
 (21 9)  (363 505)  (363 505)  routing T_7_31.sp4_r_v_b_35 <X> T_7_31.lc_trk_g2_3
 (27 9)  (369 505)  (369 505)  routing T_7_31.lc_trk_g3_5 <X> T_7_31.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 505)  (370 505)  routing T_7_31.lc_trk_g3_5 <X> T_7_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 505)  (371 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (379 505)  (379 505)  LC_4 Logic Functioning bit
 (39 9)  (381 505)  (381 505)  LC_4 Logic Functioning bit
 (17 10)  (359 506)  (359 506)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (360 506)  (360 506)  routing T_7_31.bnl_op_5 <X> T_7_31.lc_trk_g2_5
 (21 10)  (363 506)  (363 506)  routing T_7_31.wire_logic_cluster/lc_7/out <X> T_7_31.lc_trk_g2_7
 (22 10)  (364 506)  (364 506)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (368 506)  (368 506)  routing T_7_31.lc_trk_g0_5 <X> T_7_31.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 506)  (369 506)  routing T_7_31.lc_trk_g1_3 <X> T_7_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 506)  (371 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 506)  (373 506)  routing T_7_31.lc_trk_g2_4 <X> T_7_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 506)  (374 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 506)  (375 506)  routing T_7_31.lc_trk_g2_4 <X> T_7_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 506)  (378 506)  LC_5 Logic Functioning bit
 (37 10)  (379 506)  (379 506)  LC_5 Logic Functioning bit
 (38 10)  (380 506)  (380 506)  LC_5 Logic Functioning bit
 (39 10)  (381 506)  (381 506)  LC_5 Logic Functioning bit
 (41 10)  (383 506)  (383 506)  LC_5 Logic Functioning bit
 (43 10)  (385 506)  (385 506)  LC_5 Logic Functioning bit
 (45 10)  (387 506)  (387 506)  LC_5 Logic Functioning bit
 (51 10)  (393 506)  (393 506)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (395 506)  (395 506)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (356 507)  (356 507)  routing T_7_31.sp4_h_l_17 <X> T_7_31.lc_trk_g2_4
 (15 11)  (357 507)  (357 507)  routing T_7_31.sp4_h_l_17 <X> T_7_31.lc_trk_g2_4
 (16 11)  (358 507)  (358 507)  routing T_7_31.sp4_h_l_17 <X> T_7_31.lc_trk_g2_4
 (17 11)  (359 507)  (359 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (360 507)  (360 507)  routing T_7_31.bnl_op_5 <X> T_7_31.lc_trk_g2_5
 (22 11)  (364 507)  (364 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (365 507)  (365 507)  routing T_7_31.sp4_h_r_30 <X> T_7_31.lc_trk_g2_6
 (24 11)  (366 507)  (366 507)  routing T_7_31.sp4_h_r_30 <X> T_7_31.lc_trk_g2_6
 (25 11)  (367 507)  (367 507)  routing T_7_31.sp4_h_r_30 <X> T_7_31.lc_trk_g2_6
 (29 11)  (371 507)  (371 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 507)  (372 507)  routing T_7_31.lc_trk_g1_3 <X> T_7_31.wire_logic_cluster/lc_5/in_1
 (37 11)  (379 507)  (379 507)  LC_5 Logic Functioning bit
 (39 11)  (381 507)  (381 507)  LC_5 Logic Functioning bit
 (40 11)  (382 507)  (382 507)  LC_5 Logic Functioning bit
 (42 11)  (384 507)  (384 507)  LC_5 Logic Functioning bit
 (15 12)  (357 508)  (357 508)  routing T_7_31.sp4_h_r_33 <X> T_7_31.lc_trk_g3_1
 (16 12)  (358 508)  (358 508)  routing T_7_31.sp4_h_r_33 <X> T_7_31.lc_trk_g3_1
 (17 12)  (359 508)  (359 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (360 508)  (360 508)  routing T_7_31.sp4_h_r_33 <X> T_7_31.lc_trk_g3_1
 (21 12)  (363 508)  (363 508)  routing T_7_31.sp4_v_t_22 <X> T_7_31.lc_trk_g3_3
 (22 12)  (364 508)  (364 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (365 508)  (365 508)  routing T_7_31.sp4_v_t_22 <X> T_7_31.lc_trk_g3_3
 (26 12)  (368 508)  (368 508)  routing T_7_31.lc_trk_g3_5 <X> T_7_31.wire_logic_cluster/lc_6/in_0
 (29 12)  (371 508)  (371 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 508)  (373 508)  routing T_7_31.lc_trk_g0_7 <X> T_7_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 508)  (374 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (378 508)  (378 508)  LC_6 Logic Functioning bit
 (37 12)  (379 508)  (379 508)  LC_6 Logic Functioning bit
 (38 12)  (380 508)  (380 508)  LC_6 Logic Functioning bit
 (39 12)  (381 508)  (381 508)  LC_6 Logic Functioning bit
 (40 12)  (382 508)  (382 508)  LC_6 Logic Functioning bit
 (41 12)  (383 508)  (383 508)  LC_6 Logic Functioning bit
 (42 12)  (384 508)  (384 508)  LC_6 Logic Functioning bit
 (43 12)  (385 508)  (385 508)  LC_6 Logic Functioning bit
 (14 13)  (356 509)  (356 509)  routing T_7_31.tnl_op_0 <X> T_7_31.lc_trk_g3_0
 (15 13)  (357 509)  (357 509)  routing T_7_31.tnl_op_0 <X> T_7_31.lc_trk_g3_0
 (17 13)  (359 509)  (359 509)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (363 509)  (363 509)  routing T_7_31.sp4_v_t_22 <X> T_7_31.lc_trk_g3_3
 (27 13)  (369 509)  (369 509)  routing T_7_31.lc_trk_g3_5 <X> T_7_31.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 509)  (370 509)  routing T_7_31.lc_trk_g3_5 <X> T_7_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 509)  (371 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 509)  (373 509)  routing T_7_31.lc_trk_g0_7 <X> T_7_31.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 509)  (378 509)  LC_6 Logic Functioning bit
 (38 13)  (380 509)  (380 509)  LC_6 Logic Functioning bit
 (40 13)  (382 509)  (382 509)  LC_6 Logic Functioning bit
 (41 13)  (383 509)  (383 509)  LC_6 Logic Functioning bit
 (42 13)  (384 509)  (384 509)  LC_6 Logic Functioning bit
 (43 13)  (385 509)  (385 509)  LC_6 Logic Functioning bit
 (48 13)  (390 509)  (390 509)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (354 510)  (354 510)  routing T_7_31.sp4_v_t_46 <X> T_7_31.sp4_h_l_46
 (17 14)  (359 510)  (359 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (364 510)  (364 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (369 510)  (369 510)  routing T_7_31.lc_trk_g3_1 <X> T_7_31.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 510)  (370 510)  routing T_7_31.lc_trk_g3_1 <X> T_7_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 510)  (371 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 510)  (373 510)  routing T_7_31.lc_trk_g1_5 <X> T_7_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 510)  (374 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 510)  (376 510)  routing T_7_31.lc_trk_g1_5 <X> T_7_31.wire_logic_cluster/lc_7/in_3
 (11 15)  (353 511)  (353 511)  routing T_7_31.sp4_v_t_46 <X> T_7_31.sp4_h_l_46
 (14 15)  (356 511)  (356 511)  routing T_7_31.sp4_r_v_b_44 <X> T_7_31.lc_trk_g3_4
 (17 15)  (359 511)  (359 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (363 511)  (363 511)  routing T_7_31.sp4_r_v_b_47 <X> T_7_31.lc_trk_g3_7
 (26 15)  (368 511)  (368 511)  routing T_7_31.lc_trk_g2_3 <X> T_7_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 511)  (370 511)  routing T_7_31.lc_trk_g2_3 <X> T_7_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 511)  (371 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (378 511)  (378 511)  LC_7 Logic Functioning bit
 (38 15)  (380 511)  (380 511)  LC_7 Logic Functioning bit
 (40 15)  (382 511)  (382 511)  LC_7 Logic Functioning bit
 (41 15)  (383 511)  (383 511)  LC_7 Logic Functioning bit
 (42 15)  (384 511)  (384 511)  LC_7 Logic Functioning bit
 (43 15)  (385 511)  (385 511)  LC_7 Logic Functioning bit


LogicTile_9_31

 (10 6)  (448 502)  (448 502)  routing T_9_31.sp4_v_b_11 <X> T_9_31.sp4_h_l_41
 (6 15)  (444 511)  (444 511)  routing T_9_31.sp4_h_r_9 <X> T_9_31.sp4_h_l_44


LogicTile_10_31

 (5 6)  (497 502)  (497 502)  routing T_10_31.sp4_v_b_3 <X> T_10_31.sp4_h_l_38
 (9 6)  (501 502)  (501 502)  routing T_10_31.sp4_v_b_4 <X> T_10_31.sp4_h_l_41


LogicTile_13_31

 (4 15)  (658 511)  (658 511)  routing T_13_31.sp4_v_b_4 <X> T_13_31.sp4_h_l_44


IO_Tile_0_30

 (1 2)  (16 482)  (16 482)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0



LogicTile_1_30

 (15 0)  (33 480)  (33 480)  routing T_1_30.sp12_h_r_1 <X> T_1_30.lc_trk_g0_1
 (17 0)  (35 480)  (35 480)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (36 480)  (36 480)  routing T_1_30.sp12_h_r_1 <X> T_1_30.lc_trk_g0_1
 (25 0)  (43 480)  (43 480)  routing T_1_30.wire_logic_cluster/lc_2/out <X> T_1_30.lc_trk_g0_2
 (26 0)  (44 480)  (44 480)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_0/in_0
 (29 0)  (47 480)  (47 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 480)  (48 480)  routing T_1_30.lc_trk_g0_7 <X> T_1_30.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 480)  (50 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 480)  (51 480)  routing T_1_30.lc_trk_g3_2 <X> T_1_30.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 480)  (52 480)  routing T_1_30.lc_trk_g3_2 <X> T_1_30.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 480)  (53 480)  routing T_1_30.lc_trk_g1_5 <X> T_1_30.input_2_0
 (36 0)  (54 480)  (54 480)  LC_0 Logic Functioning bit
 (14 1)  (32 481)  (32 481)  routing T_1_30.top_op_0 <X> T_1_30.lc_trk_g0_0
 (15 1)  (33 481)  (33 481)  routing T_1_30.top_op_0 <X> T_1_30.lc_trk_g0_0
 (17 1)  (35 481)  (35 481)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (36 481)  (36 481)  routing T_1_30.sp12_h_r_1 <X> T_1_30.lc_trk_g0_1
 (22 1)  (40 481)  (40 481)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (44 481)  (44 481)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 481)  (46 481)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 481)  (47 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 481)  (48 481)  routing T_1_30.lc_trk_g0_7 <X> T_1_30.wire_logic_cluster/lc_0/in_1
 (31 1)  (49 481)  (49 481)  routing T_1_30.lc_trk_g3_2 <X> T_1_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 481)  (50 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (52 481)  (52 481)  routing T_1_30.lc_trk_g1_5 <X> T_1_30.input_2_0
 (0 2)  (18 482)  (18 482)  routing T_1_30.glb_netwk_3 <X> T_1_30.wire_logic_cluster/lc_7/clk
 (2 2)  (20 482)  (20 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (22 482)  (22 482)  routing T_1_30.sp4_h_r_6 <X> T_1_30.sp4_v_t_37
 (6 2)  (24 482)  (24 482)  routing T_1_30.sp4_h_r_6 <X> T_1_30.sp4_v_t_37
 (21 2)  (39 482)  (39 482)  routing T_1_30.sp4_v_b_7 <X> T_1_30.lc_trk_g0_7
 (22 2)  (40 482)  (40 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (41 482)  (41 482)  routing T_1_30.sp4_v_b_7 <X> T_1_30.lc_trk_g0_7
 (26 2)  (44 482)  (44 482)  routing T_1_30.lc_trk_g1_6 <X> T_1_30.wire_logic_cluster/lc_1/in_0
 (29 2)  (47 482)  (47 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 482)  (49 482)  routing T_1_30.lc_trk_g0_6 <X> T_1_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 482)  (50 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (54 482)  (54 482)  LC_1 Logic Functioning bit
 (50 2)  (68 482)  (68 482)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 483)  (18 483)  routing T_1_30.glb_netwk_3 <X> T_1_30.wire_logic_cluster/lc_7/clk
 (5 3)  (23 483)  (23 483)  routing T_1_30.sp4_h_r_6 <X> T_1_30.sp4_v_t_37
 (22 3)  (40 483)  (40 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (43 483)  (43 483)  routing T_1_30.sp4_r_v_b_30 <X> T_1_30.lc_trk_g0_6
 (26 3)  (44 483)  (44 483)  routing T_1_30.lc_trk_g1_6 <X> T_1_30.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 483)  (45 483)  routing T_1_30.lc_trk_g1_6 <X> T_1_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 483)  (47 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 483)  (49 483)  routing T_1_30.lc_trk_g0_6 <X> T_1_30.wire_logic_cluster/lc_1/in_3
 (5 4)  (23 484)  (23 484)  routing T_1_30.sp4_v_b_3 <X> T_1_30.sp4_h_r_3
 (21 4)  (39 484)  (39 484)  routing T_1_30.wire_logic_cluster/lc_3/out <X> T_1_30.lc_trk_g1_3
 (22 4)  (40 484)  (40 484)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (47 484)  (47 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 484)  (49 484)  routing T_1_30.lc_trk_g3_4 <X> T_1_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 484)  (50 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 484)  (51 484)  routing T_1_30.lc_trk_g3_4 <X> T_1_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 484)  (52 484)  routing T_1_30.lc_trk_g3_4 <X> T_1_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 484)  (54 484)  LC_2 Logic Functioning bit
 (38 4)  (56 484)  (56 484)  LC_2 Logic Functioning bit
 (45 4)  (63 484)  (63 484)  LC_2 Logic Functioning bit
 (6 5)  (24 485)  (24 485)  routing T_1_30.sp4_v_b_3 <X> T_1_30.sp4_h_r_3
 (22 5)  (40 485)  (40 485)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (42 485)  (42 485)  routing T_1_30.bot_op_2 <X> T_1_30.lc_trk_g1_2
 (26 5)  (44 485)  (44 485)  routing T_1_30.lc_trk_g0_2 <X> T_1_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 485)  (47 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (54 485)  (54 485)  LC_2 Logic Functioning bit
 (37 5)  (55 485)  (55 485)  LC_2 Logic Functioning bit
 (38 5)  (56 485)  (56 485)  LC_2 Logic Functioning bit
 (39 5)  (57 485)  (57 485)  LC_2 Logic Functioning bit
 (40 5)  (58 485)  (58 485)  LC_2 Logic Functioning bit
 (42 5)  (60 485)  (60 485)  LC_2 Logic Functioning bit
 (52 5)  (70 485)  (70 485)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 6)  (32 486)  (32 486)  routing T_1_30.wire_logic_cluster/lc_4/out <X> T_1_30.lc_trk_g1_4
 (17 6)  (35 486)  (35 486)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 486)  (36 486)  routing T_1_30.wire_logic_cluster/lc_5/out <X> T_1_30.lc_trk_g1_5
 (21 6)  (39 486)  (39 486)  routing T_1_30.wire_logic_cluster/lc_7/out <X> T_1_30.lc_trk_g1_7
 (22 6)  (40 486)  (40 486)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (43 486)  (43 486)  routing T_1_30.wire_logic_cluster/lc_6/out <X> T_1_30.lc_trk_g1_6
 (28 6)  (46 486)  (46 486)  routing T_1_30.lc_trk_g2_0 <X> T_1_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 486)  (47 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 486)  (50 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 486)  (52 486)  routing T_1_30.lc_trk_g1_3 <X> T_1_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 486)  (54 486)  LC_3 Logic Functioning bit
 (37 6)  (55 486)  (55 486)  LC_3 Logic Functioning bit
 (38 6)  (56 486)  (56 486)  LC_3 Logic Functioning bit
 (39 6)  (57 486)  (57 486)  LC_3 Logic Functioning bit
 (41 6)  (59 486)  (59 486)  LC_3 Logic Functioning bit
 (43 6)  (61 486)  (61 486)  LC_3 Logic Functioning bit
 (45 6)  (63 486)  (63 486)  LC_3 Logic Functioning bit
 (8 7)  (26 487)  (26 487)  routing T_1_30.sp4_h_r_10 <X> T_1_30.sp4_v_t_41
 (9 7)  (27 487)  (27 487)  routing T_1_30.sp4_h_r_10 <X> T_1_30.sp4_v_t_41
 (10 7)  (28 487)  (28 487)  routing T_1_30.sp4_h_r_10 <X> T_1_30.sp4_v_t_41
 (17 7)  (35 487)  (35 487)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (40 487)  (40 487)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (47 487)  (47 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 487)  (49 487)  routing T_1_30.lc_trk_g1_3 <X> T_1_30.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 487)  (54 487)  LC_3 Logic Functioning bit
 (38 7)  (56 487)  (56 487)  LC_3 Logic Functioning bit
 (3 8)  (21 488)  (21 488)  routing T_1_30.sp12_h_r_1 <X> T_1_30.sp12_v_b_1
 (8 8)  (26 488)  (26 488)  routing T_1_30.sp4_v_b_7 <X> T_1_30.sp4_h_r_7
 (9 8)  (27 488)  (27 488)  routing T_1_30.sp4_v_b_7 <X> T_1_30.sp4_h_r_7
 (25 8)  (43 488)  (43 488)  routing T_1_30.sp4_v_b_26 <X> T_1_30.lc_trk_g2_2
 (29 8)  (47 488)  (47 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 488)  (49 488)  routing T_1_30.lc_trk_g1_4 <X> T_1_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 488)  (50 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 488)  (52 488)  routing T_1_30.lc_trk_g1_4 <X> T_1_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 488)  (54 488)  LC_4 Logic Functioning bit
 (37 8)  (55 488)  (55 488)  LC_4 Logic Functioning bit
 (38 8)  (56 488)  (56 488)  LC_4 Logic Functioning bit
 (39 8)  (57 488)  (57 488)  LC_4 Logic Functioning bit
 (41 8)  (59 488)  (59 488)  LC_4 Logic Functioning bit
 (43 8)  (61 488)  (61 488)  LC_4 Logic Functioning bit
 (45 8)  (63 488)  (63 488)  LC_4 Logic Functioning bit
 (3 9)  (21 489)  (21 489)  routing T_1_30.sp12_h_r_1 <X> T_1_30.sp12_v_b_1
 (14 9)  (32 489)  (32 489)  routing T_1_30.sp4_r_v_b_32 <X> T_1_30.lc_trk_g2_0
 (17 9)  (35 489)  (35 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (40 489)  (40 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (41 489)  (41 489)  routing T_1_30.sp4_v_b_26 <X> T_1_30.lc_trk_g2_2
 (26 9)  (44 489)  (44 489)  routing T_1_30.lc_trk_g2_2 <X> T_1_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 489)  (46 489)  routing T_1_30.lc_trk_g2_2 <X> T_1_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 489)  (47 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (55 489)  (55 489)  LC_4 Logic Functioning bit
 (39 9)  (57 489)  (57 489)  LC_4 Logic Functioning bit
 (46 9)  (64 489)  (64 489)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (39 490)  (39 490)  routing T_1_30.wire_logic_cluster/lc_7/out <X> T_1_30.lc_trk_g2_7
 (22 10)  (40 490)  (40 490)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (45 490)  (45 490)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 490)  (46 490)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 490)  (47 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 490)  (48 490)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 490)  (49 490)  routing T_1_30.lc_trk_g1_5 <X> T_1_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 490)  (50 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 490)  (52 490)  routing T_1_30.lc_trk_g1_5 <X> T_1_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 490)  (54 490)  LC_5 Logic Functioning bit
 (37 10)  (55 490)  (55 490)  LC_5 Logic Functioning bit
 (38 10)  (56 490)  (56 490)  LC_5 Logic Functioning bit
 (39 10)  (57 490)  (57 490)  LC_5 Logic Functioning bit
 (41 10)  (59 490)  (59 490)  LC_5 Logic Functioning bit
 (43 10)  (61 490)  (61 490)  LC_5 Logic Functioning bit
 (45 10)  (63 490)  (63 490)  LC_5 Logic Functioning bit
 (14 11)  (32 491)  (32 491)  routing T_1_30.sp4_r_v_b_36 <X> T_1_30.lc_trk_g2_4
 (17 11)  (35 491)  (35 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (40 491)  (40 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (41 491)  (41 491)  routing T_1_30.sp4_v_b_46 <X> T_1_30.lc_trk_g2_6
 (24 11)  (42 491)  (42 491)  routing T_1_30.sp4_v_b_46 <X> T_1_30.lc_trk_g2_6
 (29 11)  (47 491)  (47 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 491)  (48 491)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_5/in_1
 (36 11)  (54 491)  (54 491)  LC_5 Logic Functioning bit
 (38 11)  (56 491)  (56 491)  LC_5 Logic Functioning bit
 (52 11)  (70 491)  (70 491)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (53 11)  (71 491)  (71 491)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (21 12)  (39 492)  (39 492)  routing T_1_30.rgt_op_3 <X> T_1_30.lc_trk_g3_3
 (22 12)  (40 492)  (40 492)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (42 492)  (42 492)  routing T_1_30.rgt_op_3 <X> T_1_30.lc_trk_g3_3
 (25 12)  (43 492)  (43 492)  routing T_1_30.wire_logic_cluster/lc_2/out <X> T_1_30.lc_trk_g3_2
 (26 12)  (44 492)  (44 492)  routing T_1_30.lc_trk_g2_4 <X> T_1_30.wire_logic_cluster/lc_6/in_0
 (28 12)  (46 492)  (46 492)  routing T_1_30.lc_trk_g2_7 <X> T_1_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 492)  (47 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 492)  (48 492)  routing T_1_30.lc_trk_g2_7 <X> T_1_30.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 492)  (50 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 492)  (52 492)  routing T_1_30.lc_trk_g1_2 <X> T_1_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 492)  (54 492)  LC_6 Logic Functioning bit
 (22 13)  (40 493)  (40 493)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (46 493)  (46 493)  routing T_1_30.lc_trk_g2_4 <X> T_1_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 493)  (47 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 493)  (48 493)  routing T_1_30.lc_trk_g2_7 <X> T_1_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (49 493)  (49 493)  routing T_1_30.lc_trk_g1_2 <X> T_1_30.wire_logic_cluster/lc_6/in_3
 (32 13)  (50 493)  (50 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (51 493)  (51 493)  routing T_1_30.lc_trk_g3_3 <X> T_1_30.input_2_6
 (34 13)  (52 493)  (52 493)  routing T_1_30.lc_trk_g3_3 <X> T_1_30.input_2_6
 (35 13)  (53 493)  (53 493)  routing T_1_30.lc_trk_g3_3 <X> T_1_30.input_2_6
 (21 14)  (39 494)  (39 494)  routing T_1_30.sp4_h_r_39 <X> T_1_30.lc_trk_g3_7
 (22 14)  (40 494)  (40 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (41 494)  (41 494)  routing T_1_30.sp4_h_r_39 <X> T_1_30.lc_trk_g3_7
 (24 14)  (42 494)  (42 494)  routing T_1_30.sp4_h_r_39 <X> T_1_30.lc_trk_g3_7
 (31 14)  (49 494)  (49 494)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 494)  (50 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 494)  (52 494)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.wire_logic_cluster/lc_7/in_3
 (35 14)  (53 494)  (53 494)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.input_2_7
 (36 14)  (54 494)  (54 494)  LC_7 Logic Functioning bit
 (37 14)  (55 494)  (55 494)  LC_7 Logic Functioning bit
 (39 14)  (57 494)  (57 494)  LC_7 Logic Functioning bit
 (43 14)  (61 494)  (61 494)  LC_7 Logic Functioning bit
 (45 14)  (63 494)  (63 494)  LC_7 Logic Functioning bit
 (46 14)  (64 494)  (64 494)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (14 15)  (32 495)  (32 495)  routing T_1_30.sp4_r_v_b_44 <X> T_1_30.lc_trk_g3_4
 (17 15)  (35 495)  (35 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (40 495)  (40 495)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (42 495)  (42 495)  routing T_1_30.tnr_op_6 <X> T_1_30.lc_trk_g3_6
 (29 15)  (47 495)  (47 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 495)  (49 495)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 495)  (50 495)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (51 495)  (51 495)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.input_2_7
 (34 15)  (52 495)  (52 495)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.input_2_7
 (35 15)  (53 495)  (53 495)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.input_2_7
 (36 15)  (54 495)  (54 495)  LC_7 Logic Functioning bit
 (37 15)  (55 495)  (55 495)  LC_7 Logic Functioning bit
 (38 15)  (56 495)  (56 495)  LC_7 Logic Functioning bit
 (42 15)  (60 495)  (60 495)  LC_7 Logic Functioning bit


LogicTile_2_30

 (5 0)  (77 480)  (77 480)  routing T_2_30.sp4_v_b_6 <X> T_2_30.sp4_h_r_0
 (6 0)  (78 480)  (78 480)  routing T_2_30.sp4_h_r_7 <X> T_2_30.sp4_v_b_0
 (17 0)  (89 480)  (89 480)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (90 480)  (90 480)  routing T_2_30.wire_logic_cluster/lc_1/out <X> T_2_30.lc_trk_g0_1
 (21 0)  (93 480)  (93 480)  routing T_2_30.lft_op_3 <X> T_2_30.lc_trk_g0_3
 (22 0)  (94 480)  (94 480)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (96 480)  (96 480)  routing T_2_30.lft_op_3 <X> T_2_30.lc_trk_g0_3
 (25 0)  (97 480)  (97 480)  routing T_2_30.sp12_h_r_2 <X> T_2_30.lc_trk_g0_2
 (26 0)  (98 480)  (98 480)  routing T_2_30.lc_trk_g0_6 <X> T_2_30.wire_logic_cluster/lc_0/in_0
 (29 0)  (101 480)  (101 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 480)  (102 480)  routing T_2_30.lc_trk_g0_7 <X> T_2_30.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 480)  (103 480)  routing T_2_30.lc_trk_g1_6 <X> T_2_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 480)  (104 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 480)  (106 480)  routing T_2_30.lc_trk_g1_6 <X> T_2_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 480)  (108 480)  LC_0 Logic Functioning bit
 (37 0)  (109 480)  (109 480)  LC_0 Logic Functioning bit
 (38 0)  (110 480)  (110 480)  LC_0 Logic Functioning bit
 (39 0)  (111 480)  (111 480)  LC_0 Logic Functioning bit
 (41 0)  (113 480)  (113 480)  LC_0 Logic Functioning bit
 (42 0)  (114 480)  (114 480)  LC_0 Logic Functioning bit
 (43 0)  (115 480)  (115 480)  LC_0 Logic Functioning bit
 (4 1)  (76 481)  (76 481)  routing T_2_30.sp4_v_b_6 <X> T_2_30.sp4_h_r_0
 (6 1)  (78 481)  (78 481)  routing T_2_30.sp4_v_b_6 <X> T_2_30.sp4_h_r_0
 (22 1)  (94 481)  (94 481)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (96 481)  (96 481)  routing T_2_30.sp12_h_r_2 <X> T_2_30.lc_trk_g0_2
 (25 1)  (97 481)  (97 481)  routing T_2_30.sp12_h_r_2 <X> T_2_30.lc_trk_g0_2
 (26 1)  (98 481)  (98 481)  routing T_2_30.lc_trk_g0_6 <X> T_2_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 481)  (101 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 481)  (102 481)  routing T_2_30.lc_trk_g0_7 <X> T_2_30.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 481)  (103 481)  routing T_2_30.lc_trk_g1_6 <X> T_2_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 481)  (104 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (105 481)  (105 481)  routing T_2_30.lc_trk_g3_3 <X> T_2_30.input_2_0
 (34 1)  (106 481)  (106 481)  routing T_2_30.lc_trk_g3_3 <X> T_2_30.input_2_0
 (35 1)  (107 481)  (107 481)  routing T_2_30.lc_trk_g3_3 <X> T_2_30.input_2_0
 (36 1)  (108 481)  (108 481)  LC_0 Logic Functioning bit
 (37 1)  (109 481)  (109 481)  LC_0 Logic Functioning bit
 (38 1)  (110 481)  (110 481)  LC_0 Logic Functioning bit
 (39 1)  (111 481)  (111 481)  LC_0 Logic Functioning bit
 (40 1)  (112 481)  (112 481)  LC_0 Logic Functioning bit
 (41 1)  (113 481)  (113 481)  LC_0 Logic Functioning bit
 (42 1)  (114 481)  (114 481)  LC_0 Logic Functioning bit
 (43 1)  (115 481)  (115 481)  LC_0 Logic Functioning bit
 (0 2)  (72 482)  (72 482)  routing T_2_30.glb_netwk_3 <X> T_2_30.wire_logic_cluster/lc_7/clk
 (2 2)  (74 482)  (74 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (87 482)  (87 482)  routing T_2_30.sp4_h_r_5 <X> T_2_30.lc_trk_g0_5
 (16 2)  (88 482)  (88 482)  routing T_2_30.sp4_h_r_5 <X> T_2_30.lc_trk_g0_5
 (17 2)  (89 482)  (89 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (94 482)  (94 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (95 482)  (95 482)  routing T_2_30.sp4_h_r_7 <X> T_2_30.lc_trk_g0_7
 (24 2)  (96 482)  (96 482)  routing T_2_30.sp4_h_r_7 <X> T_2_30.lc_trk_g0_7
 (28 2)  (100 482)  (100 482)  routing T_2_30.lc_trk_g2_2 <X> T_2_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 482)  (101 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 482)  (104 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 482)  (106 482)  routing T_2_30.lc_trk_g1_1 <X> T_2_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 482)  (108 482)  LC_1 Logic Functioning bit
 (37 2)  (109 482)  (109 482)  LC_1 Logic Functioning bit
 (38 2)  (110 482)  (110 482)  LC_1 Logic Functioning bit
 (40 2)  (112 482)  (112 482)  LC_1 Logic Functioning bit
 (41 2)  (113 482)  (113 482)  LC_1 Logic Functioning bit
 (42 2)  (114 482)  (114 482)  LC_1 Logic Functioning bit
 (43 2)  (115 482)  (115 482)  LC_1 Logic Functioning bit
 (48 2)  (120 482)  (120 482)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (122 482)  (122 482)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (123 482)  (123 482)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (124 482)  (124 482)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (125 482)  (125 482)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (72 483)  (72 483)  routing T_2_30.glb_netwk_3 <X> T_2_30.wire_logic_cluster/lc_7/clk
 (11 3)  (83 483)  (83 483)  routing T_2_30.sp4_h_r_6 <X> T_2_30.sp4_h_l_39
 (13 3)  (85 483)  (85 483)  routing T_2_30.sp4_h_r_6 <X> T_2_30.sp4_h_l_39
 (18 3)  (90 483)  (90 483)  routing T_2_30.sp4_h_r_5 <X> T_2_30.lc_trk_g0_5
 (21 3)  (93 483)  (93 483)  routing T_2_30.sp4_h_r_7 <X> T_2_30.lc_trk_g0_7
 (22 3)  (94 483)  (94 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (95 483)  (95 483)  routing T_2_30.sp4_h_r_6 <X> T_2_30.lc_trk_g0_6
 (24 3)  (96 483)  (96 483)  routing T_2_30.sp4_h_r_6 <X> T_2_30.lc_trk_g0_6
 (25 3)  (97 483)  (97 483)  routing T_2_30.sp4_h_r_6 <X> T_2_30.lc_trk_g0_6
 (28 3)  (100 483)  (100 483)  routing T_2_30.lc_trk_g2_1 <X> T_2_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 483)  (101 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 483)  (102 483)  routing T_2_30.lc_trk_g2_2 <X> T_2_30.wire_logic_cluster/lc_1/in_1
 (36 3)  (108 483)  (108 483)  LC_1 Logic Functioning bit
 (37 3)  (109 483)  (109 483)  LC_1 Logic Functioning bit
 (38 3)  (110 483)  (110 483)  LC_1 Logic Functioning bit
 (39 3)  (111 483)  (111 483)  LC_1 Logic Functioning bit
 (40 3)  (112 483)  (112 483)  LC_1 Logic Functioning bit
 (41 3)  (113 483)  (113 483)  LC_1 Logic Functioning bit
 (42 3)  (114 483)  (114 483)  LC_1 Logic Functioning bit
 (43 3)  (115 483)  (115 483)  LC_1 Logic Functioning bit
 (46 3)  (118 483)  (118 483)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (53 3)  (125 483)  (125 483)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (87 484)  (87 484)  routing T_2_30.lft_op_1 <X> T_2_30.lc_trk_g1_1
 (17 4)  (89 484)  (89 484)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (90 484)  (90 484)  routing T_2_30.lft_op_1 <X> T_2_30.lc_trk_g1_1
 (21 4)  (93 484)  (93 484)  routing T_2_30.wire_logic_cluster/lc_3/out <X> T_2_30.lc_trk_g1_3
 (22 4)  (94 484)  (94 484)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (98 484)  (98 484)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 484)  (99 484)  routing T_2_30.lc_trk_g3_2 <X> T_2_30.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 484)  (100 484)  routing T_2_30.lc_trk_g3_2 <X> T_2_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 484)  (101 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 484)  (104 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 484)  (106 484)  routing T_2_30.lc_trk_g1_0 <X> T_2_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 484)  (108 484)  LC_2 Logic Functioning bit
 (38 4)  (110 484)  (110 484)  LC_2 Logic Functioning bit
 (39 4)  (111 484)  (111 484)  LC_2 Logic Functioning bit
 (41 4)  (113 484)  (113 484)  LC_2 Logic Functioning bit
 (43 4)  (115 484)  (115 484)  LC_2 Logic Functioning bit
 (45 4)  (117 484)  (117 484)  LC_2 Logic Functioning bit
 (50 4)  (122 484)  (122 484)  Cascade bit: LH_LC02_inmux02_5

 (16 5)  (88 485)  (88 485)  routing T_2_30.sp12_h_r_8 <X> T_2_30.lc_trk_g1_0
 (17 5)  (89 485)  (89 485)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (26 5)  (98 485)  (98 485)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 485)  (100 485)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 485)  (101 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 485)  (102 485)  routing T_2_30.lc_trk_g3_2 <X> T_2_30.wire_logic_cluster/lc_2/in_1
 (36 5)  (108 485)  (108 485)  LC_2 Logic Functioning bit
 (38 5)  (110 485)  (110 485)  LC_2 Logic Functioning bit
 (43 5)  (115 485)  (115 485)  LC_2 Logic Functioning bit
 (14 6)  (86 486)  (86 486)  routing T_2_30.wire_logic_cluster/lc_4/out <X> T_2_30.lc_trk_g1_4
 (17 6)  (89 486)  (89 486)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 486)  (90 486)  routing T_2_30.wire_logic_cluster/lc_5/out <X> T_2_30.lc_trk_g1_5
 (25 6)  (97 486)  (97 486)  routing T_2_30.sp4_h_r_14 <X> T_2_30.lc_trk_g1_6
 (26 6)  (98 486)  (98 486)  routing T_2_30.lc_trk_g3_4 <X> T_2_30.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 486)  (99 486)  routing T_2_30.lc_trk_g1_3 <X> T_2_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 486)  (101 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 486)  (104 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 486)  (108 486)  LC_3 Logic Functioning bit
 (38 6)  (110 486)  (110 486)  LC_3 Logic Functioning bit
 (41 6)  (113 486)  (113 486)  LC_3 Logic Functioning bit
 (43 6)  (115 486)  (115 486)  LC_3 Logic Functioning bit
 (45 6)  (117 486)  (117 486)  LC_3 Logic Functioning bit
 (17 7)  (89 487)  (89 487)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (94 487)  (94 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (95 487)  (95 487)  routing T_2_30.sp4_h_r_14 <X> T_2_30.lc_trk_g1_6
 (24 7)  (96 487)  (96 487)  routing T_2_30.sp4_h_r_14 <X> T_2_30.lc_trk_g1_6
 (27 7)  (99 487)  (99 487)  routing T_2_30.lc_trk_g3_4 <X> T_2_30.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 487)  (100 487)  routing T_2_30.lc_trk_g3_4 <X> T_2_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 487)  (101 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 487)  (102 487)  routing T_2_30.lc_trk_g1_3 <X> T_2_30.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 487)  (103 487)  routing T_2_30.lc_trk_g0_2 <X> T_2_30.wire_logic_cluster/lc_3/in_3
 (37 7)  (109 487)  (109 487)  LC_3 Logic Functioning bit
 (39 7)  (111 487)  (111 487)  LC_3 Logic Functioning bit
 (41 7)  (113 487)  (113 487)  LC_3 Logic Functioning bit
 (43 7)  (115 487)  (115 487)  LC_3 Logic Functioning bit
 (53 7)  (125 487)  (125 487)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (11 8)  (83 488)  (83 488)  routing T_2_30.sp4_h_r_3 <X> T_2_30.sp4_v_b_8
 (17 8)  (89 488)  (89 488)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (90 488)  (90 488)  routing T_2_30.bnl_op_1 <X> T_2_30.lc_trk_g2_1
 (26 8)  (98 488)  (98 488)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_4/in_0
 (29 8)  (101 488)  (101 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 488)  (103 488)  routing T_2_30.lc_trk_g1_4 <X> T_2_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 488)  (104 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 488)  (106 488)  routing T_2_30.lc_trk_g1_4 <X> T_2_30.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 488)  (107 488)  routing T_2_30.lc_trk_g2_4 <X> T_2_30.input_2_4
 (36 8)  (108 488)  (108 488)  LC_4 Logic Functioning bit
 (37 8)  (109 488)  (109 488)  LC_4 Logic Functioning bit
 (38 8)  (110 488)  (110 488)  LC_4 Logic Functioning bit
 (42 8)  (114 488)  (114 488)  LC_4 Logic Functioning bit
 (45 8)  (117 488)  (117 488)  LC_4 Logic Functioning bit
 (9 9)  (81 489)  (81 489)  routing T_2_30.sp4_v_t_46 <X> T_2_30.sp4_v_b_7
 (10 9)  (82 489)  (82 489)  routing T_2_30.sp4_v_t_46 <X> T_2_30.sp4_v_b_7
 (18 9)  (90 489)  (90 489)  routing T_2_30.bnl_op_1 <X> T_2_30.lc_trk_g2_1
 (22 9)  (94 489)  (94 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (95 489)  (95 489)  routing T_2_30.sp4_v_b_42 <X> T_2_30.lc_trk_g2_2
 (24 9)  (96 489)  (96 489)  routing T_2_30.sp4_v_b_42 <X> T_2_30.lc_trk_g2_2
 (26 9)  (98 489)  (98 489)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 489)  (100 489)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 489)  (101 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (104 489)  (104 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (105 489)  (105 489)  routing T_2_30.lc_trk_g2_4 <X> T_2_30.input_2_4
 (36 9)  (108 489)  (108 489)  LC_4 Logic Functioning bit
 (37 9)  (109 489)  (109 489)  LC_4 Logic Functioning bit
 (38 9)  (110 489)  (110 489)  LC_4 Logic Functioning bit
 (39 9)  (111 489)  (111 489)  LC_4 Logic Functioning bit
 (52 9)  (124 489)  (124 489)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (11 10)  (83 490)  (83 490)  routing T_2_30.sp4_h_r_2 <X> T_2_30.sp4_v_t_45
 (13 10)  (85 490)  (85 490)  routing T_2_30.sp4_h_r_2 <X> T_2_30.sp4_v_t_45
 (14 10)  (86 490)  (86 490)  routing T_2_30.sp4_v_b_36 <X> T_2_30.lc_trk_g2_4
 (21 10)  (93 490)  (93 490)  routing T_2_30.wire_logic_cluster/lc_7/out <X> T_2_30.lc_trk_g2_7
 (22 10)  (94 490)  (94 490)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (99 490)  (99 490)  routing T_2_30.lc_trk_g1_5 <X> T_2_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 490)  (101 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 490)  (102 490)  routing T_2_30.lc_trk_g1_5 <X> T_2_30.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 490)  (103 490)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 490)  (104 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 490)  (105 490)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 490)  (108 490)  LC_5 Logic Functioning bit
 (38 10)  (110 490)  (110 490)  LC_5 Logic Functioning bit
 (41 10)  (113 490)  (113 490)  LC_5 Logic Functioning bit
 (43 10)  (115 490)  (115 490)  LC_5 Logic Functioning bit
 (45 10)  (117 490)  (117 490)  LC_5 Logic Functioning bit
 (48 10)  (120 490)  (120 490)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (124 490)  (124 490)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (8 11)  (80 491)  (80 491)  routing T_2_30.sp4_h_r_7 <X> T_2_30.sp4_v_t_42
 (9 11)  (81 491)  (81 491)  routing T_2_30.sp4_h_r_7 <X> T_2_30.sp4_v_t_42
 (12 11)  (84 491)  (84 491)  routing T_2_30.sp4_h_r_2 <X> T_2_30.sp4_v_t_45
 (14 11)  (86 491)  (86 491)  routing T_2_30.sp4_v_b_36 <X> T_2_30.lc_trk_g2_4
 (16 11)  (88 491)  (88 491)  routing T_2_30.sp4_v_b_36 <X> T_2_30.lc_trk_g2_4
 (17 11)  (89 491)  (89 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (94 491)  (94 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (97 491)  (97 491)  routing T_2_30.sp4_r_v_b_38 <X> T_2_30.lc_trk_g2_6
 (27 11)  (99 491)  (99 491)  routing T_2_30.lc_trk_g3_0 <X> T_2_30.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 491)  (100 491)  routing T_2_30.lc_trk_g3_0 <X> T_2_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 491)  (101 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 491)  (103 491)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 491)  (104 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (108 491)  (108 491)  LC_5 Logic Functioning bit
 (38 11)  (110 491)  (110 491)  LC_5 Logic Functioning bit
 (40 11)  (112 491)  (112 491)  LC_5 Logic Functioning bit
 (43 11)  (115 491)  (115 491)  LC_5 Logic Functioning bit
 (17 12)  (89 492)  (89 492)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 492)  (90 492)  routing T_2_30.wire_logic_cluster/lc_1/out <X> T_2_30.lc_trk_g3_1
 (21 12)  (93 492)  (93 492)  routing T_2_30.sp4_v_t_14 <X> T_2_30.lc_trk_g3_3
 (22 12)  (94 492)  (94 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (95 492)  (95 492)  routing T_2_30.sp4_v_t_14 <X> T_2_30.lc_trk_g3_3
 (25 12)  (97 492)  (97 492)  routing T_2_30.wire_logic_cluster/lc_2/out <X> T_2_30.lc_trk_g3_2
 (29 12)  (101 492)  (101 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 492)  (102 492)  routing T_2_30.lc_trk_g0_5 <X> T_2_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 492)  (103 492)  routing T_2_30.lc_trk_g3_6 <X> T_2_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 492)  (104 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 492)  (105 492)  routing T_2_30.lc_trk_g3_6 <X> T_2_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 492)  (106 492)  routing T_2_30.lc_trk_g3_6 <X> T_2_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 492)  (108 492)  LC_6 Logic Functioning bit
 (37 12)  (109 492)  (109 492)  LC_6 Logic Functioning bit
 (38 12)  (110 492)  (110 492)  LC_6 Logic Functioning bit
 (39 12)  (111 492)  (111 492)  LC_6 Logic Functioning bit
 (41 12)  (113 492)  (113 492)  LC_6 Logic Functioning bit
 (43 12)  (115 492)  (115 492)  LC_6 Logic Functioning bit
 (45 12)  (117 492)  (117 492)  LC_6 Logic Functioning bit
 (13 13)  (85 493)  (85 493)  routing T_2_30.sp4_v_t_43 <X> T_2_30.sp4_h_r_11
 (14 13)  (86 493)  (86 493)  routing T_2_30.sp4_r_v_b_40 <X> T_2_30.lc_trk_g3_0
 (17 13)  (89 493)  (89 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (94 493)  (94 493)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (98 493)  (98 493)  routing T_2_30.lc_trk_g0_2 <X> T_2_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 493)  (101 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 493)  (103 493)  routing T_2_30.lc_trk_g3_6 <X> T_2_30.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 493)  (108 493)  LC_6 Logic Functioning bit
 (38 13)  (110 493)  (110 493)  LC_6 Logic Functioning bit
 (51 13)  (123 493)  (123 493)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (125 493)  (125 493)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (86 494)  (86 494)  routing T_2_30.sp4_v_b_36 <X> T_2_30.lc_trk_g3_4
 (25 14)  (97 494)  (97 494)  routing T_2_30.wire_logic_cluster/lc_6/out <X> T_2_30.lc_trk_g3_6
 (27 14)  (99 494)  (99 494)  routing T_2_30.lc_trk_g3_1 <X> T_2_30.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 494)  (100 494)  routing T_2_30.lc_trk_g3_1 <X> T_2_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 494)  (101 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 494)  (103 494)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 494)  (104 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 494)  (105 494)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 494)  (107 494)  routing T_2_30.lc_trk_g2_7 <X> T_2_30.input_2_7
 (36 14)  (108 494)  (108 494)  LC_7 Logic Functioning bit
 (37 14)  (109 494)  (109 494)  LC_7 Logic Functioning bit
 (43 14)  (115 494)  (115 494)  LC_7 Logic Functioning bit
 (45 14)  (117 494)  (117 494)  LC_7 Logic Functioning bit
 (52 14)  (124 494)  (124 494)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (86 495)  (86 495)  routing T_2_30.sp4_v_b_36 <X> T_2_30.lc_trk_g3_4
 (16 15)  (88 495)  (88 495)  routing T_2_30.sp4_v_b_36 <X> T_2_30.lc_trk_g3_4
 (17 15)  (89 495)  (89 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (94 495)  (94 495)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (98 495)  (98 495)  routing T_2_30.lc_trk_g0_3 <X> T_2_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 495)  (101 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 495)  (103 495)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 495)  (104 495)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (105 495)  (105 495)  routing T_2_30.lc_trk_g2_7 <X> T_2_30.input_2_7
 (35 15)  (107 495)  (107 495)  routing T_2_30.lc_trk_g2_7 <X> T_2_30.input_2_7
 (36 15)  (108 495)  (108 495)  LC_7 Logic Functioning bit
 (37 15)  (109 495)  (109 495)  LC_7 Logic Functioning bit
 (40 15)  (112 495)  (112 495)  LC_7 Logic Functioning bit
 (42 15)  (114 495)  (114 495)  LC_7 Logic Functioning bit
 (43 15)  (115 495)  (115 495)  LC_7 Logic Functioning bit


LogicTile_3_30

 (4 0)  (130 480)  (130 480)  routing T_3_30.sp4_h_l_43 <X> T_3_30.sp4_v_b_0
 (6 0)  (132 480)  (132 480)  routing T_3_30.sp4_h_l_43 <X> T_3_30.sp4_v_b_0
 (14 0)  (140 480)  (140 480)  routing T_3_30.sp4_h_l_5 <X> T_3_30.lc_trk_g0_0
 (15 0)  (141 480)  (141 480)  routing T_3_30.top_op_1 <X> T_3_30.lc_trk_g0_1
 (17 0)  (143 480)  (143 480)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (147 480)  (147 480)  routing T_3_30.wire_logic_cluster/lc_3/out <X> T_3_30.lc_trk_g0_3
 (22 0)  (148 480)  (148 480)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (32 0)  (158 480)  (158 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 480)  (160 480)  routing T_3_30.lc_trk_g1_0 <X> T_3_30.wire_logic_cluster/lc_0/in_3
 (37 0)  (163 480)  (163 480)  LC_0 Logic Functioning bit
 (39 0)  (165 480)  (165 480)  LC_0 Logic Functioning bit
 (41 0)  (167 480)  (167 480)  LC_0 Logic Functioning bit
 (43 0)  (169 480)  (169 480)  LC_0 Logic Functioning bit
 (5 1)  (131 481)  (131 481)  routing T_3_30.sp4_h_l_43 <X> T_3_30.sp4_v_b_0
 (14 1)  (140 481)  (140 481)  routing T_3_30.sp4_h_l_5 <X> T_3_30.lc_trk_g0_0
 (15 1)  (141 481)  (141 481)  routing T_3_30.sp4_h_l_5 <X> T_3_30.lc_trk_g0_0
 (16 1)  (142 481)  (142 481)  routing T_3_30.sp4_h_l_5 <X> T_3_30.lc_trk_g0_0
 (17 1)  (143 481)  (143 481)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (144 481)  (144 481)  routing T_3_30.top_op_1 <X> T_3_30.lc_trk_g0_1
 (27 1)  (153 481)  (153 481)  routing T_3_30.lc_trk_g3_1 <X> T_3_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 481)  (154 481)  routing T_3_30.lc_trk_g3_1 <X> T_3_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 481)  (155 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (162 481)  (162 481)  LC_0 Logic Functioning bit
 (38 1)  (164 481)  (164 481)  LC_0 Logic Functioning bit
 (40 1)  (166 481)  (166 481)  LC_0 Logic Functioning bit
 (42 1)  (168 481)  (168 481)  LC_0 Logic Functioning bit
 (0 2)  (126 482)  (126 482)  routing T_3_30.glb_netwk_3 <X> T_3_30.wire_logic_cluster/lc_7/clk
 (2 2)  (128 482)  (128 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (140 482)  (140 482)  routing T_3_30.lft_op_4 <X> T_3_30.lc_trk_g0_4
 (15 2)  (141 482)  (141 482)  routing T_3_30.sp4_h_r_13 <X> T_3_30.lc_trk_g0_5
 (16 2)  (142 482)  (142 482)  routing T_3_30.sp4_h_r_13 <X> T_3_30.lc_trk_g0_5
 (17 2)  (143 482)  (143 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (144 482)  (144 482)  routing T_3_30.sp4_h_r_13 <X> T_3_30.lc_trk_g0_5
 (21 2)  (147 482)  (147 482)  routing T_3_30.sp4_h_l_2 <X> T_3_30.lc_trk_g0_7
 (22 2)  (148 482)  (148 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (149 482)  (149 482)  routing T_3_30.sp4_h_l_2 <X> T_3_30.lc_trk_g0_7
 (24 2)  (150 482)  (150 482)  routing T_3_30.sp4_h_l_2 <X> T_3_30.lc_trk_g0_7
 (26 2)  (152 482)  (152 482)  routing T_3_30.lc_trk_g0_5 <X> T_3_30.wire_logic_cluster/lc_1/in_0
 (27 2)  (153 482)  (153 482)  routing T_3_30.lc_trk_g3_3 <X> T_3_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 482)  (154 482)  routing T_3_30.lc_trk_g3_3 <X> T_3_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 482)  (155 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 482)  (158 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 482)  (160 482)  routing T_3_30.lc_trk_g1_1 <X> T_3_30.wire_logic_cluster/lc_1/in_3
 (38 2)  (164 482)  (164 482)  LC_1 Logic Functioning bit
 (39 2)  (165 482)  (165 482)  LC_1 Logic Functioning bit
 (42 2)  (168 482)  (168 482)  LC_1 Logic Functioning bit
 (43 2)  (169 482)  (169 482)  LC_1 Logic Functioning bit
 (48 2)  (174 482)  (174 482)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (176 482)  (176 482)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (126 483)  (126 483)  routing T_3_30.glb_netwk_3 <X> T_3_30.wire_logic_cluster/lc_7/clk
 (15 3)  (141 483)  (141 483)  routing T_3_30.lft_op_4 <X> T_3_30.lc_trk_g0_4
 (17 3)  (143 483)  (143 483)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (148 483)  (148 483)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (150 483)  (150 483)  routing T_3_30.bot_op_6 <X> T_3_30.lc_trk_g0_6
 (29 3)  (155 483)  (155 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 483)  (156 483)  routing T_3_30.lc_trk_g3_3 <X> T_3_30.wire_logic_cluster/lc_1/in_1
 (36 3)  (162 483)  (162 483)  LC_1 Logic Functioning bit
 (37 3)  (163 483)  (163 483)  LC_1 Logic Functioning bit
 (40 3)  (166 483)  (166 483)  LC_1 Logic Functioning bit
 (41 3)  (167 483)  (167 483)  LC_1 Logic Functioning bit
 (15 4)  (141 484)  (141 484)  routing T_3_30.bot_op_1 <X> T_3_30.lc_trk_g1_1
 (17 4)  (143 484)  (143 484)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (152 484)  (152 484)  routing T_3_30.lc_trk_g2_4 <X> T_3_30.wire_logic_cluster/lc_2/in_0
 (29 4)  (155 484)  (155 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 484)  (157 484)  routing T_3_30.lc_trk_g1_4 <X> T_3_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 484)  (158 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 484)  (160 484)  routing T_3_30.lc_trk_g1_4 <X> T_3_30.wire_logic_cluster/lc_2/in_3
 (38 4)  (164 484)  (164 484)  LC_2 Logic Functioning bit
 (39 4)  (165 484)  (165 484)  LC_2 Logic Functioning bit
 (42 4)  (168 484)  (168 484)  LC_2 Logic Functioning bit
 (43 4)  (169 484)  (169 484)  LC_2 Logic Functioning bit
 (15 5)  (141 485)  (141 485)  routing T_3_30.bot_op_0 <X> T_3_30.lc_trk_g1_0
 (17 5)  (143 485)  (143 485)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (28 5)  (154 485)  (154 485)  routing T_3_30.lc_trk_g2_4 <X> T_3_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 485)  (155 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (158 485)  (158 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (159 485)  (159 485)  routing T_3_30.lc_trk_g3_1 <X> T_3_30.input_2_2
 (34 5)  (160 485)  (160 485)  routing T_3_30.lc_trk_g3_1 <X> T_3_30.input_2_2
 (36 5)  (162 485)  (162 485)  LC_2 Logic Functioning bit
 (37 5)  (163 485)  (163 485)  LC_2 Logic Functioning bit
 (40 5)  (166 485)  (166 485)  LC_2 Logic Functioning bit
 (41 5)  (167 485)  (167 485)  LC_2 Logic Functioning bit
 (14 6)  (140 486)  (140 486)  routing T_3_30.wire_logic_cluster/lc_4/out <X> T_3_30.lc_trk_g1_4
 (26 6)  (152 486)  (152 486)  routing T_3_30.lc_trk_g0_7 <X> T_3_30.wire_logic_cluster/lc_3/in_0
 (28 6)  (154 486)  (154 486)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 486)  (155 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 486)  (156 486)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 486)  (157 486)  routing T_3_30.lc_trk_g3_5 <X> T_3_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 486)  (158 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 486)  (159 486)  routing T_3_30.lc_trk_g3_5 <X> T_3_30.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 486)  (160 486)  routing T_3_30.lc_trk_g3_5 <X> T_3_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 486)  (162 486)  LC_3 Logic Functioning bit
 (37 6)  (163 486)  (163 486)  LC_3 Logic Functioning bit
 (39 6)  (165 486)  (165 486)  LC_3 Logic Functioning bit
 (43 6)  (169 486)  (169 486)  LC_3 Logic Functioning bit
 (45 6)  (171 486)  (171 486)  LC_3 Logic Functioning bit
 (17 7)  (143 487)  (143 487)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (152 487)  (152 487)  routing T_3_30.lc_trk_g0_7 <X> T_3_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 487)  (155 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 487)  (156 487)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_3/in_1
 (32 7)  (158 487)  (158 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (161 487)  (161 487)  routing T_3_30.lc_trk_g0_3 <X> T_3_30.input_2_3
 (36 7)  (162 487)  (162 487)  LC_3 Logic Functioning bit
 (37 7)  (163 487)  (163 487)  LC_3 Logic Functioning bit
 (42 7)  (168 487)  (168 487)  LC_3 Logic Functioning bit
 (43 7)  (169 487)  (169 487)  LC_3 Logic Functioning bit
 (48 7)  (174 487)  (174 487)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (140 488)  (140 488)  routing T_3_30.sp4_h_l_21 <X> T_3_30.lc_trk_g2_0
 (26 8)  (152 488)  (152 488)  routing T_3_30.lc_trk_g3_7 <X> T_3_30.wire_logic_cluster/lc_4/in_0
 (29 8)  (155 488)  (155 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 488)  (156 488)  routing T_3_30.lc_trk_g0_7 <X> T_3_30.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 488)  (157 488)  routing T_3_30.lc_trk_g1_4 <X> T_3_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 488)  (158 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 488)  (160 488)  routing T_3_30.lc_trk_g1_4 <X> T_3_30.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 488)  (161 488)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.input_2_4
 (36 8)  (162 488)  (162 488)  LC_4 Logic Functioning bit
 (37 8)  (163 488)  (163 488)  LC_4 Logic Functioning bit
 (38 8)  (164 488)  (164 488)  LC_4 Logic Functioning bit
 (45 8)  (171 488)  (171 488)  LC_4 Logic Functioning bit
 (52 8)  (178 488)  (178 488)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (141 489)  (141 489)  routing T_3_30.sp4_h_l_21 <X> T_3_30.lc_trk_g2_0
 (16 9)  (142 489)  (142 489)  routing T_3_30.sp4_h_l_21 <X> T_3_30.lc_trk_g2_0
 (17 9)  (143 489)  (143 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (152 489)  (152 489)  routing T_3_30.lc_trk_g3_7 <X> T_3_30.wire_logic_cluster/lc_4/in_0
 (27 9)  (153 489)  (153 489)  routing T_3_30.lc_trk_g3_7 <X> T_3_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 489)  (154 489)  routing T_3_30.lc_trk_g3_7 <X> T_3_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 489)  (155 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 489)  (156 489)  routing T_3_30.lc_trk_g0_7 <X> T_3_30.wire_logic_cluster/lc_4/in_1
 (32 9)  (158 489)  (158 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (159 489)  (159 489)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.input_2_4
 (35 9)  (161 489)  (161 489)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.input_2_4
 (36 9)  (162 489)  (162 489)  LC_4 Logic Functioning bit
 (37 9)  (163 489)  (163 489)  LC_4 Logic Functioning bit
 (38 9)  (164 489)  (164 489)  LC_4 Logic Functioning bit
 (39 9)  (165 489)  (165 489)  LC_4 Logic Functioning bit
 (40 9)  (166 489)  (166 489)  LC_4 Logic Functioning bit
 (52 9)  (178 489)  (178 489)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (17 10)  (143 490)  (143 490)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (144 490)  (144 490)  routing T_3_30.wire_logic_cluster/lc_5/out <X> T_3_30.lc_trk_g2_5
 (21 10)  (147 490)  (147 490)  routing T_3_30.bnl_op_7 <X> T_3_30.lc_trk_g2_7
 (22 10)  (148 490)  (148 490)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (151 490)  (151 490)  routing T_3_30.sp4_v_b_38 <X> T_3_30.lc_trk_g2_6
 (26 10)  (152 490)  (152 490)  routing T_3_30.lc_trk_g0_7 <X> T_3_30.wire_logic_cluster/lc_5/in_0
 (29 10)  (155 490)  (155 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 490)  (157 490)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 490)  (158 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 490)  (159 490)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_5/in_3
 (35 10)  (161 490)  (161 490)  routing T_3_30.lc_trk_g2_5 <X> T_3_30.input_2_5
 (36 10)  (162 490)  (162 490)  LC_5 Logic Functioning bit
 (37 10)  (163 490)  (163 490)  LC_5 Logic Functioning bit
 (43 10)  (169 490)  (169 490)  LC_5 Logic Functioning bit
 (45 10)  (171 490)  (171 490)  LC_5 Logic Functioning bit
 (14 11)  (140 491)  (140 491)  routing T_3_30.tnl_op_4 <X> T_3_30.lc_trk_g2_4
 (15 11)  (141 491)  (141 491)  routing T_3_30.tnl_op_4 <X> T_3_30.lc_trk_g2_4
 (17 11)  (143 491)  (143 491)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (147 491)  (147 491)  routing T_3_30.bnl_op_7 <X> T_3_30.lc_trk_g2_7
 (22 11)  (148 491)  (148 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (149 491)  (149 491)  routing T_3_30.sp4_v_b_38 <X> T_3_30.lc_trk_g2_6
 (25 11)  (151 491)  (151 491)  routing T_3_30.sp4_v_b_38 <X> T_3_30.lc_trk_g2_6
 (26 11)  (152 491)  (152 491)  routing T_3_30.lc_trk_g0_7 <X> T_3_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 491)  (155 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 491)  (157 491)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_5/in_3
 (32 11)  (158 491)  (158 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (159 491)  (159 491)  routing T_3_30.lc_trk_g2_5 <X> T_3_30.input_2_5
 (36 11)  (162 491)  (162 491)  LC_5 Logic Functioning bit
 (37 11)  (163 491)  (163 491)  LC_5 Logic Functioning bit
 (41 11)  (167 491)  (167 491)  LC_5 Logic Functioning bit
 (42 11)  (168 491)  (168 491)  LC_5 Logic Functioning bit
 (43 11)  (169 491)  (169 491)  LC_5 Logic Functioning bit
 (52 11)  (178 491)  (178 491)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (143 492)  (143 492)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (144 492)  (144 492)  routing T_3_30.bnl_op_1 <X> T_3_30.lc_trk_g3_1
 (22 12)  (148 492)  (148 492)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (149 492)  (149 492)  routing T_3_30.sp12_v_b_11 <X> T_3_30.lc_trk_g3_3
 (29 12)  (155 492)  (155 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 492)  (156 492)  routing T_3_30.lc_trk_g0_7 <X> T_3_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 492)  (157 492)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 492)  (158 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 492)  (159 492)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 492)  (160 492)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 492)  (161 492)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.input_2_6
 (36 12)  (162 492)  (162 492)  LC_6 Logic Functioning bit
 (37 12)  (163 492)  (163 492)  LC_6 Logic Functioning bit
 (38 12)  (164 492)  (164 492)  LC_6 Logic Functioning bit
 (45 12)  (171 492)  (171 492)  LC_6 Logic Functioning bit
 (53 12)  (179 492)  (179 492)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (18 13)  (144 493)  (144 493)  routing T_3_30.bnl_op_1 <X> T_3_30.lc_trk_g3_1
 (28 13)  (154 493)  (154 493)  routing T_3_30.lc_trk_g2_0 <X> T_3_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 493)  (155 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 493)  (156 493)  routing T_3_30.lc_trk_g0_7 <X> T_3_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 493)  (157 493)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_6/in_3
 (32 13)  (158 493)  (158 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (159 493)  (159 493)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.input_2_6
 (35 13)  (161 493)  (161 493)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.input_2_6
 (36 13)  (162 493)  (162 493)  LC_6 Logic Functioning bit
 (37 13)  (163 493)  (163 493)  LC_6 Logic Functioning bit
 (38 13)  (164 493)  (164 493)  LC_6 Logic Functioning bit
 (39 13)  (165 493)  (165 493)  LC_6 Logic Functioning bit
 (40 13)  (166 493)  (166 493)  LC_6 Logic Functioning bit
 (14 14)  (140 494)  (140 494)  routing T_3_30.bnl_op_4 <X> T_3_30.lc_trk_g3_4
 (17 14)  (143 494)  (143 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (148 494)  (148 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (149 494)  (149 494)  routing T_3_30.sp4_h_r_31 <X> T_3_30.lc_trk_g3_7
 (24 14)  (150 494)  (150 494)  routing T_3_30.sp4_h_r_31 <X> T_3_30.lc_trk_g3_7
 (25 14)  (151 494)  (151 494)  routing T_3_30.wire_logic_cluster/lc_6/out <X> T_3_30.lc_trk_g3_6
 (26 14)  (152 494)  (152 494)  routing T_3_30.lc_trk_g3_4 <X> T_3_30.wire_logic_cluster/lc_7/in_0
 (29 14)  (155 494)  (155 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 494)  (156 494)  routing T_3_30.lc_trk_g0_4 <X> T_3_30.wire_logic_cluster/lc_7/in_1
 (31 14)  (157 494)  (157 494)  routing T_3_30.lc_trk_g0_6 <X> T_3_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 494)  (158 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (161 494)  (161 494)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.input_2_7
 (38 14)  (164 494)  (164 494)  LC_7 Logic Functioning bit
 (39 14)  (165 494)  (165 494)  LC_7 Logic Functioning bit
 (42 14)  (168 494)  (168 494)  LC_7 Logic Functioning bit
 (43 14)  (169 494)  (169 494)  LC_7 Logic Functioning bit
 (14 15)  (140 495)  (140 495)  routing T_3_30.bnl_op_4 <X> T_3_30.lc_trk_g3_4
 (17 15)  (143 495)  (143 495)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (144 495)  (144 495)  routing T_3_30.sp4_r_v_b_45 <X> T_3_30.lc_trk_g3_5
 (21 15)  (147 495)  (147 495)  routing T_3_30.sp4_h_r_31 <X> T_3_30.lc_trk_g3_7
 (22 15)  (148 495)  (148 495)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (153 495)  (153 495)  routing T_3_30.lc_trk_g3_4 <X> T_3_30.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 495)  (154 495)  routing T_3_30.lc_trk_g3_4 <X> T_3_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 495)  (155 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 495)  (157 495)  routing T_3_30.lc_trk_g0_6 <X> T_3_30.wire_logic_cluster/lc_7/in_3
 (32 15)  (158 495)  (158 495)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (159 495)  (159 495)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.input_2_7
 (35 15)  (161 495)  (161 495)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.input_2_7
 (36 15)  (162 495)  (162 495)  LC_7 Logic Functioning bit
 (37 15)  (163 495)  (163 495)  LC_7 Logic Functioning bit
 (40 15)  (166 495)  (166 495)  LC_7 Logic Functioning bit
 (41 15)  (167 495)  (167 495)  LC_7 Logic Functioning bit
 (46 15)  (172 495)  (172 495)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_4_30

 (11 0)  (191 480)  (191 480)  routing T_4_30.sp4_v_t_43 <X> T_4_30.sp4_v_b_2
 (13 0)  (193 480)  (193 480)  routing T_4_30.sp4_v_t_43 <X> T_4_30.sp4_v_b_2
 (17 0)  (197 480)  (197 480)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (198 480)  (198 480)  routing T_4_30.wire_logic_cluster/lc_1/out <X> T_4_30.lc_trk_g0_1
 (22 0)  (202 480)  (202 480)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (204 480)  (204 480)  routing T_4_30.bot_op_3 <X> T_4_30.lc_trk_g0_3
 (25 0)  (205 480)  (205 480)  routing T_4_30.sp4_h_r_10 <X> T_4_30.lc_trk_g0_2
 (27 0)  (207 480)  (207 480)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 480)  (208 480)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 480)  (209 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 480)  (212 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 480)  (214 480)  routing T_4_30.lc_trk_g1_0 <X> T_4_30.wire_logic_cluster/lc_0/in_3
 (35 0)  (215 480)  (215 480)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.input_2_0
 (36 0)  (216 480)  (216 480)  LC_0 Logic Functioning bit
 (37 0)  (217 480)  (217 480)  LC_0 Logic Functioning bit
 (38 0)  (218 480)  (218 480)  LC_0 Logic Functioning bit
 (45 0)  (225 480)  (225 480)  LC_0 Logic Functioning bit
 (51 0)  (231 480)  (231 480)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (22 1)  (202 481)  (202 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (203 481)  (203 481)  routing T_4_30.sp4_h_r_10 <X> T_4_30.lc_trk_g0_2
 (24 1)  (204 481)  (204 481)  routing T_4_30.sp4_h_r_10 <X> T_4_30.lc_trk_g0_2
 (26 1)  (206 481)  (206 481)  routing T_4_30.lc_trk_g3_3 <X> T_4_30.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 481)  (207 481)  routing T_4_30.lc_trk_g3_3 <X> T_4_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 481)  (208 481)  routing T_4_30.lc_trk_g3_3 <X> T_4_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 481)  (209 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 481)  (210 481)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_0/in_1
 (32 1)  (212 481)  (212 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (213 481)  (213 481)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.input_2_0
 (34 1)  (214 481)  (214 481)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.input_2_0
 (36 1)  (216 481)  (216 481)  LC_0 Logic Functioning bit
 (37 1)  (217 481)  (217 481)  LC_0 Logic Functioning bit
 (38 1)  (218 481)  (218 481)  LC_0 Logic Functioning bit
 (39 1)  (219 481)  (219 481)  LC_0 Logic Functioning bit
 (40 1)  (220 481)  (220 481)  LC_0 Logic Functioning bit
 (0 2)  (180 482)  (180 482)  routing T_4_30.glb_netwk_3 <X> T_4_30.wire_logic_cluster/lc_7/clk
 (2 2)  (182 482)  (182 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (193 482)  (193 482)  routing T_4_30.sp4_h_r_2 <X> T_4_30.sp4_v_t_39
 (14 2)  (194 482)  (194 482)  routing T_4_30.wire_logic_cluster/lc_4/out <X> T_4_30.lc_trk_g0_4
 (15 2)  (195 482)  (195 482)  routing T_4_30.sp4_h_r_5 <X> T_4_30.lc_trk_g0_5
 (16 2)  (196 482)  (196 482)  routing T_4_30.sp4_h_r_5 <X> T_4_30.lc_trk_g0_5
 (17 2)  (197 482)  (197 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (27 2)  (207 482)  (207 482)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 482)  (208 482)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 482)  (209 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 482)  (210 482)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 482)  (211 482)  routing T_4_30.lc_trk_g2_6 <X> T_4_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 482)  (212 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 482)  (213 482)  routing T_4_30.lc_trk_g2_6 <X> T_4_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 482)  (216 482)  LC_1 Logic Functioning bit
 (37 2)  (217 482)  (217 482)  LC_1 Logic Functioning bit
 (39 2)  (219 482)  (219 482)  LC_1 Logic Functioning bit
 (43 2)  (223 482)  (223 482)  LC_1 Logic Functioning bit
 (45 2)  (225 482)  (225 482)  LC_1 Logic Functioning bit
 (0 3)  (180 483)  (180 483)  routing T_4_30.glb_netwk_3 <X> T_4_30.wire_logic_cluster/lc_7/clk
 (12 3)  (192 483)  (192 483)  routing T_4_30.sp4_h_r_2 <X> T_4_30.sp4_v_t_39
 (17 3)  (197 483)  (197 483)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (198 483)  (198 483)  routing T_4_30.sp4_h_r_5 <X> T_4_30.lc_trk_g0_5
 (26 3)  (206 483)  (206 483)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 483)  (207 483)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 483)  (208 483)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 483)  (209 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (211 483)  (211 483)  routing T_4_30.lc_trk_g2_6 <X> T_4_30.wire_logic_cluster/lc_1/in_3
 (32 3)  (212 483)  (212 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (216 483)  (216 483)  LC_1 Logic Functioning bit
 (37 3)  (217 483)  (217 483)  LC_1 Logic Functioning bit
 (42 3)  (222 483)  (222 483)  LC_1 Logic Functioning bit
 (43 3)  (223 483)  (223 483)  LC_1 Logic Functioning bit
 (6 4)  (186 484)  (186 484)  routing T_4_30.sp4_h_r_10 <X> T_4_30.sp4_v_b_3
 (14 4)  (194 484)  (194 484)  routing T_4_30.wire_logic_cluster/lc_0/out <X> T_4_30.lc_trk_g1_0
 (17 4)  (197 484)  (197 484)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (198 484)  (198 484)  routing T_4_30.bnr_op_1 <X> T_4_30.lc_trk_g1_1
 (29 4)  (209 484)  (209 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 484)  (211 484)  routing T_4_30.lc_trk_g1_4 <X> T_4_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 484)  (212 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 484)  (214 484)  routing T_4_30.lc_trk_g1_4 <X> T_4_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 484)  (216 484)  LC_2 Logic Functioning bit
 (37 4)  (217 484)  (217 484)  LC_2 Logic Functioning bit
 (38 4)  (218 484)  (218 484)  LC_2 Logic Functioning bit
 (39 4)  (219 484)  (219 484)  LC_2 Logic Functioning bit
 (41 4)  (221 484)  (221 484)  LC_2 Logic Functioning bit
 (43 4)  (223 484)  (223 484)  LC_2 Logic Functioning bit
 (4 5)  (184 485)  (184 485)  routing T_4_30.sp4_v_t_47 <X> T_4_30.sp4_h_r_3
 (17 5)  (197 485)  (197 485)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (198 485)  (198 485)  routing T_4_30.bnr_op_1 <X> T_4_30.lc_trk_g1_1
 (27 5)  (207 485)  (207 485)  routing T_4_30.lc_trk_g3_1 <X> T_4_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 485)  (208 485)  routing T_4_30.lc_trk_g3_1 <X> T_4_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 485)  (209 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (216 485)  (216 485)  LC_2 Logic Functioning bit
 (38 5)  (218 485)  (218 485)  LC_2 Logic Functioning bit
 (51 5)  (231 485)  (231 485)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (194 486)  (194 486)  routing T_4_30.wire_logic_cluster/lc_4/out <X> T_4_30.lc_trk_g1_4
 (17 6)  (197 486)  (197 486)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (198 486)  (198 486)  routing T_4_30.wire_logic_cluster/lc_5/out <X> T_4_30.lc_trk_g1_5
 (22 6)  (202 486)  (202 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (207 486)  (207 486)  routing T_4_30.lc_trk_g1_7 <X> T_4_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 486)  (209 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 486)  (210 486)  routing T_4_30.lc_trk_g1_7 <X> T_4_30.wire_logic_cluster/lc_3/in_1
 (31 6)  (211 486)  (211 486)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 486)  (212 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 486)  (213 486)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 486)  (214 486)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 486)  (216 486)  LC_3 Logic Functioning bit
 (37 6)  (217 486)  (217 486)  LC_3 Logic Functioning bit
 (43 6)  (223 486)  (223 486)  LC_3 Logic Functioning bit
 (45 6)  (225 486)  (225 486)  LC_3 Logic Functioning bit
 (53 6)  (233 486)  (233 486)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (188 487)  (188 487)  routing T_4_30.sp4_h_r_4 <X> T_4_30.sp4_v_t_41
 (9 7)  (189 487)  (189 487)  routing T_4_30.sp4_h_r_4 <X> T_4_30.sp4_v_t_41
 (17 7)  (197 487)  (197 487)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (206 487)  (206 487)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_3/in_0
 (27 7)  (207 487)  (207 487)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 487)  (208 487)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 487)  (209 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 487)  (210 487)  routing T_4_30.lc_trk_g1_7 <X> T_4_30.wire_logic_cluster/lc_3/in_1
 (32 7)  (212 487)  (212 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (213 487)  (213 487)  routing T_4_30.lc_trk_g2_3 <X> T_4_30.input_2_3
 (35 7)  (215 487)  (215 487)  routing T_4_30.lc_trk_g2_3 <X> T_4_30.input_2_3
 (36 7)  (216 487)  (216 487)  LC_3 Logic Functioning bit
 (37 7)  (217 487)  (217 487)  LC_3 Logic Functioning bit
 (41 7)  (221 487)  (221 487)  LC_3 Logic Functioning bit
 (42 7)  (222 487)  (222 487)  LC_3 Logic Functioning bit
 (43 7)  (223 487)  (223 487)  LC_3 Logic Functioning bit
 (48 7)  (228 487)  (228 487)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (201 488)  (201 488)  routing T_4_30.wire_logic_cluster/lc_3/out <X> T_4_30.lc_trk_g2_3
 (22 8)  (202 488)  (202 488)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (206 488)  (206 488)  routing T_4_30.lc_trk_g0_4 <X> T_4_30.wire_logic_cluster/lc_4/in_0
 (29 8)  (209 488)  (209 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 488)  (210 488)  routing T_4_30.lc_trk_g0_5 <X> T_4_30.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 488)  (212 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 488)  (213 488)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 488)  (214 488)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 488)  (215 488)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.input_2_4
 (36 8)  (216 488)  (216 488)  LC_4 Logic Functioning bit
 (38 8)  (218 488)  (218 488)  LC_4 Logic Functioning bit
 (41 8)  (221 488)  (221 488)  LC_4 Logic Functioning bit
 (43 8)  (223 488)  (223 488)  LC_4 Logic Functioning bit
 (45 8)  (225 488)  (225 488)  LC_4 Logic Functioning bit
 (13 9)  (193 489)  (193 489)  routing T_4_30.sp4_v_t_38 <X> T_4_30.sp4_h_r_8
 (29 9)  (209 489)  (209 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 489)  (211 489)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_4/in_3
 (32 9)  (212 489)  (212 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (213 489)  (213 489)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.input_2_4
 (34 9)  (214 489)  (214 489)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.input_2_4
 (37 9)  (217 489)  (217 489)  LC_4 Logic Functioning bit
 (39 9)  (219 489)  (219 489)  LC_4 Logic Functioning bit
 (41 9)  (221 489)  (221 489)  LC_4 Logic Functioning bit
 (42 9)  (222 489)  (222 489)  LC_4 Logic Functioning bit
 (15 10)  (195 490)  (195 490)  routing T_4_30.tnl_op_5 <X> T_4_30.lc_trk_g2_5
 (17 10)  (197 490)  (197 490)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (205 490)  (205 490)  routing T_4_30.sp4_h_r_46 <X> T_4_30.lc_trk_g2_6
 (27 10)  (207 490)  (207 490)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 490)  (208 490)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 490)  (209 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 490)  (210 490)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 490)  (211 490)  routing T_4_30.lc_trk_g1_5 <X> T_4_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 490)  (212 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 490)  (214 490)  routing T_4_30.lc_trk_g1_5 <X> T_4_30.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 490)  (215 490)  routing T_4_30.lc_trk_g2_5 <X> T_4_30.input_2_5
 (36 10)  (216 490)  (216 490)  LC_5 Logic Functioning bit
 (37 10)  (217 490)  (217 490)  LC_5 Logic Functioning bit
 (38 10)  (218 490)  (218 490)  LC_5 Logic Functioning bit
 (42 10)  (222 490)  (222 490)  LC_5 Logic Functioning bit
 (45 10)  (225 490)  (225 490)  LC_5 Logic Functioning bit
 (52 10)  (232 490)  (232 490)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (198 491)  (198 491)  routing T_4_30.tnl_op_5 <X> T_4_30.lc_trk_g2_5
 (22 11)  (202 491)  (202 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (203 491)  (203 491)  routing T_4_30.sp4_h_r_46 <X> T_4_30.lc_trk_g2_6
 (24 11)  (204 491)  (204 491)  routing T_4_30.sp4_h_r_46 <X> T_4_30.lc_trk_g2_6
 (25 11)  (205 491)  (205 491)  routing T_4_30.sp4_h_r_46 <X> T_4_30.lc_trk_g2_6
 (26 11)  (206 491)  (206 491)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_5/in_0
 (27 11)  (207 491)  (207 491)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 491)  (208 491)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 491)  (209 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (212 491)  (212 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (213 491)  (213 491)  routing T_4_30.lc_trk_g2_5 <X> T_4_30.input_2_5
 (36 11)  (216 491)  (216 491)  LC_5 Logic Functioning bit
 (37 11)  (217 491)  (217 491)  LC_5 Logic Functioning bit
 (38 11)  (218 491)  (218 491)  LC_5 Logic Functioning bit
 (39 11)  (219 491)  (219 491)  LC_5 Logic Functioning bit
 (17 12)  (197 492)  (197 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (201 492)  (201 492)  routing T_4_30.sp4_h_r_35 <X> T_4_30.lc_trk_g3_3
 (22 12)  (202 492)  (202 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (203 492)  (203 492)  routing T_4_30.sp4_h_r_35 <X> T_4_30.lc_trk_g3_3
 (24 12)  (204 492)  (204 492)  routing T_4_30.sp4_h_r_35 <X> T_4_30.lc_trk_g3_3
 (26 12)  (206 492)  (206 492)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_6/in_0
 (27 12)  (207 492)  (207 492)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 492)  (208 492)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 492)  (209 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 492)  (211 492)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 492)  (212 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 492)  (213 492)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 492)  (214 492)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 492)  (216 492)  LC_6 Logic Functioning bit
 (37 12)  (217 492)  (217 492)  LC_6 Logic Functioning bit
 (38 12)  (218 492)  (218 492)  LC_6 Logic Functioning bit
 (42 12)  (222 492)  (222 492)  LC_6 Logic Functioning bit
 (45 12)  (225 492)  (225 492)  LC_6 Logic Functioning bit
 (52 12)  (232 492)  (232 492)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (198 493)  (198 493)  routing T_4_30.sp4_r_v_b_41 <X> T_4_30.lc_trk_g3_1
 (22 13)  (202 493)  (202 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (203 493)  (203 493)  routing T_4_30.sp4_h_l_15 <X> T_4_30.lc_trk_g3_2
 (24 13)  (204 493)  (204 493)  routing T_4_30.sp4_h_l_15 <X> T_4_30.lc_trk_g3_2
 (25 13)  (205 493)  (205 493)  routing T_4_30.sp4_h_l_15 <X> T_4_30.lc_trk_g3_2
 (27 13)  (207 493)  (207 493)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 493)  (208 493)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 493)  (209 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 493)  (210 493)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 493)  (211 493)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 493)  (212 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (214 493)  (214 493)  routing T_4_30.lc_trk_g1_1 <X> T_4_30.input_2_6
 (36 13)  (216 493)  (216 493)  LC_6 Logic Functioning bit
 (37 13)  (217 493)  (217 493)  LC_6 Logic Functioning bit
 (38 13)  (218 493)  (218 493)  LC_6 Logic Functioning bit
 (39 13)  (219 493)  (219 493)  LC_6 Logic Functioning bit
 (3 14)  (183 494)  (183 494)  routing T_4_30.sp12_v_b_1 <X> T_4_30.sp12_v_t_22
 (16 14)  (196 494)  (196 494)  routing T_4_30.sp12_v_t_10 <X> T_4_30.lc_trk_g3_5
 (17 14)  (197 494)  (197 494)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (201 494)  (201 494)  routing T_4_30.wire_logic_cluster/lc_7/out <X> T_4_30.lc_trk_g3_7
 (22 14)  (202 494)  (202 494)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (205 494)  (205 494)  routing T_4_30.wire_logic_cluster/lc_6/out <X> T_4_30.lc_trk_g3_6
 (29 14)  (209 494)  (209 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 494)  (211 494)  routing T_4_30.lc_trk_g3_7 <X> T_4_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 494)  (212 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 494)  (213 494)  routing T_4_30.lc_trk_g3_7 <X> T_4_30.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 494)  (214 494)  routing T_4_30.lc_trk_g3_7 <X> T_4_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 494)  (216 494)  LC_7 Logic Functioning bit
 (37 14)  (217 494)  (217 494)  LC_7 Logic Functioning bit
 (38 14)  (218 494)  (218 494)  LC_7 Logic Functioning bit
 (39 14)  (219 494)  (219 494)  LC_7 Logic Functioning bit
 (41 14)  (221 494)  (221 494)  LC_7 Logic Functioning bit
 (43 14)  (223 494)  (223 494)  LC_7 Logic Functioning bit
 (45 14)  (225 494)  (225 494)  LC_7 Logic Functioning bit
 (46 14)  (226 494)  (226 494)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (22 15)  (202 495)  (202 495)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (206 495)  (206 495)  routing T_4_30.lc_trk_g0_3 <X> T_4_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 495)  (209 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 495)  (210 495)  routing T_4_30.lc_trk_g0_2 <X> T_4_30.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 495)  (211 495)  routing T_4_30.lc_trk_g3_7 <X> T_4_30.wire_logic_cluster/lc_7/in_3
 (37 15)  (217 495)  (217 495)  LC_7 Logic Functioning bit
 (39 15)  (219 495)  (219 495)  LC_7 Logic Functioning bit
 (51 15)  (231 495)  (231 495)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_30

 (6 0)  (240 480)  (240 480)  routing T_5_30.sp4_h_r_7 <X> T_5_30.sp4_v_b_0
 (14 0)  (248 480)  (248 480)  routing T_5_30.sp4_h_r_8 <X> T_5_30.lc_trk_g0_0
 (15 0)  (249 480)  (249 480)  routing T_5_30.bot_op_1 <X> T_5_30.lc_trk_g0_1
 (17 0)  (251 480)  (251 480)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (263 480)  (263 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 480)  (264 480)  routing T_5_30.lc_trk_g0_7 <X> T_5_30.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 480)  (266 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 480)  (268 480)  routing T_5_30.lc_trk_g1_0 <X> T_5_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 480)  (270 480)  LC_0 Logic Functioning bit
 (37 0)  (271 480)  (271 480)  LC_0 Logic Functioning bit
 (38 0)  (272 480)  (272 480)  LC_0 Logic Functioning bit
 (39 0)  (273 480)  (273 480)  LC_0 Logic Functioning bit
 (41 0)  (275 480)  (275 480)  LC_0 Logic Functioning bit
 (43 0)  (277 480)  (277 480)  LC_0 Logic Functioning bit
 (45 0)  (279 480)  (279 480)  LC_0 Logic Functioning bit
 (46 0)  (280 480)  (280 480)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (9 1)  (243 481)  (243 481)  routing T_5_30.sp4_v_t_36 <X> T_5_30.sp4_v_b_1
 (15 1)  (249 481)  (249 481)  routing T_5_30.sp4_h_r_8 <X> T_5_30.lc_trk_g0_0
 (16 1)  (250 481)  (250 481)  routing T_5_30.sp4_h_r_8 <X> T_5_30.lc_trk_g0_0
 (17 1)  (251 481)  (251 481)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (29 1)  (263 481)  (263 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 481)  (264 481)  routing T_5_30.lc_trk_g0_7 <X> T_5_30.wire_logic_cluster/lc_0/in_1
 (37 1)  (271 481)  (271 481)  LC_0 Logic Functioning bit
 (39 1)  (273 481)  (273 481)  LC_0 Logic Functioning bit
 (0 2)  (234 482)  (234 482)  routing T_5_30.glb_netwk_3 <X> T_5_30.wire_logic_cluster/lc_7/clk
 (2 2)  (236 482)  (236 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (245 482)  (245 482)  routing T_5_30.sp4_h_r_8 <X> T_5_30.sp4_v_t_39
 (13 2)  (247 482)  (247 482)  routing T_5_30.sp4_h_r_8 <X> T_5_30.sp4_v_t_39
 (22 2)  (256 482)  (256 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (257 482)  (257 482)  routing T_5_30.sp4_h_r_7 <X> T_5_30.lc_trk_g0_7
 (24 2)  (258 482)  (258 482)  routing T_5_30.sp4_h_r_7 <X> T_5_30.lc_trk_g0_7
 (27 2)  (261 482)  (261 482)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 482)  (263 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 482)  (265 482)  routing T_5_30.lc_trk_g2_6 <X> T_5_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 482)  (266 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 482)  (267 482)  routing T_5_30.lc_trk_g2_6 <X> T_5_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 482)  (270 482)  LC_1 Logic Functioning bit
 (38 2)  (272 482)  (272 482)  LC_1 Logic Functioning bit
 (0 3)  (234 483)  (234 483)  routing T_5_30.glb_netwk_3 <X> T_5_30.wire_logic_cluster/lc_7/clk
 (8 3)  (242 483)  (242 483)  routing T_5_30.sp4_h_r_7 <X> T_5_30.sp4_v_t_36
 (9 3)  (243 483)  (243 483)  routing T_5_30.sp4_h_r_7 <X> T_5_30.sp4_v_t_36
 (10 3)  (244 483)  (244 483)  routing T_5_30.sp4_h_r_7 <X> T_5_30.sp4_v_t_36
 (12 3)  (246 483)  (246 483)  routing T_5_30.sp4_h_r_8 <X> T_5_30.sp4_v_t_39
 (21 3)  (255 483)  (255 483)  routing T_5_30.sp4_h_r_7 <X> T_5_30.lc_trk_g0_7
 (22 3)  (256 483)  (256 483)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (258 483)  (258 483)  routing T_5_30.bot_op_6 <X> T_5_30.lc_trk_g0_6
 (30 3)  (264 483)  (264 483)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 483)  (265 483)  routing T_5_30.lc_trk_g2_6 <X> T_5_30.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 483)  (270 483)  LC_1 Logic Functioning bit
 (38 3)  (272 483)  (272 483)  LC_1 Logic Functioning bit
 (10 4)  (244 484)  (244 484)  routing T_5_30.sp4_v_t_46 <X> T_5_30.sp4_h_r_4
 (11 4)  (245 484)  (245 484)  routing T_5_30.sp4_v_t_39 <X> T_5_30.sp4_v_b_5
 (14 4)  (248 484)  (248 484)  routing T_5_30.wire_logic_cluster/lc_0/out <X> T_5_30.lc_trk_g1_0
 (16 4)  (250 484)  (250 484)  routing T_5_30.sp4_v_b_1 <X> T_5_30.lc_trk_g1_1
 (17 4)  (251 484)  (251 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (252 484)  (252 484)  routing T_5_30.sp4_v_b_1 <X> T_5_30.lc_trk_g1_1
 (21 4)  (255 484)  (255 484)  routing T_5_30.wire_logic_cluster/lc_3/out <X> T_5_30.lc_trk_g1_3
 (22 4)  (256 484)  (256 484)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (261 484)  (261 484)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 484)  (262 484)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 484)  (263 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 484)  (266 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 484)  (267 484)  routing T_5_30.lc_trk_g2_3 <X> T_5_30.wire_logic_cluster/lc_2/in_3
 (45 4)  (279 484)  (279 484)  LC_2 Logic Functioning bit
 (12 5)  (246 485)  (246 485)  routing T_5_30.sp4_v_t_39 <X> T_5_30.sp4_v_b_5
 (17 5)  (251 485)  (251 485)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (260 485)  (260 485)  routing T_5_30.lc_trk_g2_2 <X> T_5_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 485)  (262 485)  routing T_5_30.lc_trk_g2_2 <X> T_5_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 485)  (263 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 485)  (264 485)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 485)  (265 485)  routing T_5_30.lc_trk_g2_3 <X> T_5_30.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 485)  (270 485)  LC_2 Logic Functioning bit
 (37 5)  (271 485)  (271 485)  LC_2 Logic Functioning bit
 (38 5)  (272 485)  (272 485)  LC_2 Logic Functioning bit
 (39 5)  (273 485)  (273 485)  LC_2 Logic Functioning bit
 (14 6)  (248 486)  (248 486)  routing T_5_30.wire_logic_cluster/lc_4/out <X> T_5_30.lc_trk_g1_4
 (17 6)  (251 486)  (251 486)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 486)  (252 486)  routing T_5_30.wire_logic_cluster/lc_5/out <X> T_5_30.lc_trk_g1_5
 (21 6)  (255 486)  (255 486)  routing T_5_30.wire_logic_cluster/lc_7/out <X> T_5_30.lc_trk_g1_7
 (22 6)  (256 486)  (256 486)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (261 486)  (261 486)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 486)  (263 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 486)  (266 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 486)  (267 486)  routing T_5_30.lc_trk_g2_2 <X> T_5_30.wire_logic_cluster/lc_3/in_3
 (38 6)  (272 486)  (272 486)  LC_3 Logic Functioning bit
 (41 6)  (275 486)  (275 486)  LC_3 Logic Functioning bit
 (43 6)  (277 486)  (277 486)  LC_3 Logic Functioning bit
 (45 6)  (279 486)  (279 486)  LC_3 Logic Functioning bit
 (17 7)  (251 487)  (251 487)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (260 487)  (260 487)  routing T_5_30.lc_trk_g2_3 <X> T_5_30.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 487)  (262 487)  routing T_5_30.lc_trk_g2_3 <X> T_5_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 487)  (263 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 487)  (264 487)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 487)  (265 487)  routing T_5_30.lc_trk_g2_2 <X> T_5_30.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 487)  (266 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (267 487)  (267 487)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.input_2_3
 (34 7)  (268 487)  (268 487)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.input_2_3
 (35 7)  (269 487)  (269 487)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.input_2_3
 (37 7)  (271 487)  (271 487)  LC_3 Logic Functioning bit
 (21 8)  (255 488)  (255 488)  routing T_5_30.rgt_op_3 <X> T_5_30.lc_trk_g2_3
 (22 8)  (256 488)  (256 488)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (258 488)  (258 488)  routing T_5_30.rgt_op_3 <X> T_5_30.lc_trk_g2_3
 (25 8)  (259 488)  (259 488)  routing T_5_30.wire_logic_cluster/lc_2/out <X> T_5_30.lc_trk_g2_2
 (29 8)  (263 488)  (263 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 488)  (265 488)  routing T_5_30.lc_trk_g1_4 <X> T_5_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 488)  (266 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 488)  (268 488)  routing T_5_30.lc_trk_g1_4 <X> T_5_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 488)  (270 488)  LC_4 Logic Functioning bit
 (37 8)  (271 488)  (271 488)  LC_4 Logic Functioning bit
 (38 8)  (272 488)  (272 488)  LC_4 Logic Functioning bit
 (39 8)  (273 488)  (273 488)  LC_4 Logic Functioning bit
 (41 8)  (275 488)  (275 488)  LC_4 Logic Functioning bit
 (43 8)  (277 488)  (277 488)  LC_4 Logic Functioning bit
 (45 8)  (279 488)  (279 488)  LC_4 Logic Functioning bit
 (3 9)  (237 489)  (237 489)  routing T_5_30.sp12_h_l_22 <X> T_5_30.sp12_v_b_1
 (22 9)  (256 489)  (256 489)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (261 489)  (261 489)  routing T_5_30.lc_trk_g1_1 <X> T_5_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 489)  (263 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (270 489)  (270 489)  LC_4 Logic Functioning bit
 (38 9)  (272 489)  (272 489)  LC_4 Logic Functioning bit
 (47 9)  (281 489)  (281 489)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (5 10)  (239 490)  (239 490)  routing T_5_30.sp4_v_b_6 <X> T_5_30.sp4_h_l_43
 (25 10)  (259 490)  (259 490)  routing T_5_30.wire_logic_cluster/lc_6/out <X> T_5_30.lc_trk_g2_6
 (26 10)  (260 490)  (260 490)  routing T_5_30.lc_trk_g0_7 <X> T_5_30.wire_logic_cluster/lc_5/in_0
 (29 10)  (263 490)  (263 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 490)  (264 490)  routing T_5_30.lc_trk_g0_6 <X> T_5_30.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 490)  (265 490)  routing T_5_30.lc_trk_g1_5 <X> T_5_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 490)  (266 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 490)  (268 490)  routing T_5_30.lc_trk_g1_5 <X> T_5_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 490)  (270 490)  LC_5 Logic Functioning bit
 (37 10)  (271 490)  (271 490)  LC_5 Logic Functioning bit
 (38 10)  (272 490)  (272 490)  LC_5 Logic Functioning bit
 (39 10)  (273 490)  (273 490)  LC_5 Logic Functioning bit
 (41 10)  (275 490)  (275 490)  LC_5 Logic Functioning bit
 (43 10)  (277 490)  (277 490)  LC_5 Logic Functioning bit
 (45 10)  (279 490)  (279 490)  LC_5 Logic Functioning bit
 (22 11)  (256 491)  (256 491)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (260 491)  (260 491)  routing T_5_30.lc_trk_g0_7 <X> T_5_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 491)  (263 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 491)  (264 491)  routing T_5_30.lc_trk_g0_6 <X> T_5_30.wire_logic_cluster/lc_5/in_1
 (36 11)  (270 491)  (270 491)  LC_5 Logic Functioning bit
 (38 11)  (272 491)  (272 491)  LC_5 Logic Functioning bit
 (47 11)  (281 491)  (281 491)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (15 12)  (249 492)  (249 492)  routing T_5_30.sp4_h_r_33 <X> T_5_30.lc_trk_g3_1
 (16 12)  (250 492)  (250 492)  routing T_5_30.sp4_h_r_33 <X> T_5_30.lc_trk_g3_1
 (17 12)  (251 492)  (251 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (252 492)  (252 492)  routing T_5_30.sp4_h_r_33 <X> T_5_30.lc_trk_g3_1
 (25 12)  (259 492)  (259 492)  routing T_5_30.rgt_op_2 <X> T_5_30.lc_trk_g3_2
 (26 12)  (260 492)  (260 492)  routing T_5_30.lc_trk_g2_6 <X> T_5_30.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 492)  (261 492)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 492)  (262 492)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 492)  (263 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (266 492)  (266 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 492)  (267 492)  routing T_5_30.lc_trk_g2_3 <X> T_5_30.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 492)  (269 492)  routing T_5_30.lc_trk_g3_7 <X> T_5_30.input_2_6
 (38 12)  (272 492)  (272 492)  LC_6 Logic Functioning bit
 (45 12)  (279 492)  (279 492)  LC_6 Logic Functioning bit
 (22 13)  (256 493)  (256 493)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (258 493)  (258 493)  routing T_5_30.rgt_op_2 <X> T_5_30.lc_trk_g3_2
 (26 13)  (260 493)  (260 493)  routing T_5_30.lc_trk_g2_6 <X> T_5_30.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 493)  (262 493)  routing T_5_30.lc_trk_g2_6 <X> T_5_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 493)  (263 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 493)  (264 493)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 493)  (265 493)  routing T_5_30.lc_trk_g2_3 <X> T_5_30.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 493)  (266 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (267 493)  (267 493)  routing T_5_30.lc_trk_g3_7 <X> T_5_30.input_2_6
 (34 13)  (268 493)  (268 493)  routing T_5_30.lc_trk_g3_7 <X> T_5_30.input_2_6
 (35 13)  (269 493)  (269 493)  routing T_5_30.lc_trk_g3_7 <X> T_5_30.input_2_6
 (36 13)  (270 493)  (270 493)  LC_6 Logic Functioning bit
 (37 13)  (271 493)  (271 493)  LC_6 Logic Functioning bit
 (39 13)  (273 493)  (273 493)  LC_6 Logic Functioning bit
 (9 14)  (243 494)  (243 494)  routing T_5_30.sp4_h_r_7 <X> T_5_30.sp4_h_l_47
 (10 14)  (244 494)  (244 494)  routing T_5_30.sp4_h_r_7 <X> T_5_30.sp4_h_l_47
 (12 14)  (246 494)  (246 494)  routing T_5_30.sp4_h_r_8 <X> T_5_30.sp4_h_l_46
 (21 14)  (255 494)  (255 494)  routing T_5_30.rgt_op_7 <X> T_5_30.lc_trk_g3_7
 (22 14)  (256 494)  (256 494)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (258 494)  (258 494)  routing T_5_30.rgt_op_7 <X> T_5_30.lc_trk_g3_7
 (26 14)  (260 494)  (260 494)  routing T_5_30.lc_trk_g0_7 <X> T_5_30.wire_logic_cluster/lc_7/in_0
 (27 14)  (261 494)  (261 494)  routing T_5_30.lc_trk_g1_7 <X> T_5_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 494)  (263 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 494)  (264 494)  routing T_5_30.lc_trk_g1_7 <X> T_5_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 494)  (266 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 494)  (267 494)  routing T_5_30.lc_trk_g3_1 <X> T_5_30.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 494)  (268 494)  routing T_5_30.lc_trk_g3_1 <X> T_5_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 494)  (270 494)  LC_7 Logic Functioning bit
 (38 14)  (272 494)  (272 494)  LC_7 Logic Functioning bit
 (45 14)  (279 494)  (279 494)  LC_7 Logic Functioning bit
 (13 15)  (247 495)  (247 495)  routing T_5_30.sp4_h_r_8 <X> T_5_30.sp4_h_l_46
 (26 15)  (260 495)  (260 495)  routing T_5_30.lc_trk_g0_7 <X> T_5_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 495)  (263 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 495)  (264 495)  routing T_5_30.lc_trk_g1_7 <X> T_5_30.wire_logic_cluster/lc_7/in_1
 (36 15)  (270 495)  (270 495)  LC_7 Logic Functioning bit
 (37 15)  (271 495)  (271 495)  LC_7 Logic Functioning bit
 (38 15)  (272 495)  (272 495)  LC_7 Logic Functioning bit
 (39 15)  (273 495)  (273 495)  LC_7 Logic Functioning bit
 (41 15)  (275 495)  (275 495)  LC_7 Logic Functioning bit
 (43 15)  (277 495)  (277 495)  LC_7 Logic Functioning bit
 (51 15)  (285 495)  (285 495)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_30

 (22 0)  (310 480)  (310 480)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (312 480)  (312 480)  routing T_6_30.bot_op_3 <X> T_6_30.lc_trk_g0_3
 (26 0)  (314 480)  (314 480)  routing T_6_30.lc_trk_g2_6 <X> T_6_30.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 480)  (315 480)  routing T_6_30.lc_trk_g1_4 <X> T_6_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 480)  (317 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 480)  (318 480)  routing T_6_30.lc_trk_g1_4 <X> T_6_30.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 480)  (319 480)  routing T_6_30.lc_trk_g2_5 <X> T_6_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 480)  (320 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 480)  (321 480)  routing T_6_30.lc_trk_g2_5 <X> T_6_30.wire_logic_cluster/lc_0/in_3
 (39 0)  (327 480)  (327 480)  LC_0 Logic Functioning bit
 (40 0)  (328 480)  (328 480)  LC_0 Logic Functioning bit
 (22 1)  (310 481)  (310 481)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (312 481)  (312 481)  routing T_6_30.top_op_2 <X> T_6_30.lc_trk_g0_2
 (25 1)  (313 481)  (313 481)  routing T_6_30.top_op_2 <X> T_6_30.lc_trk_g0_2
 (26 1)  (314 481)  (314 481)  routing T_6_30.lc_trk_g2_6 <X> T_6_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 481)  (316 481)  routing T_6_30.lc_trk_g2_6 <X> T_6_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 481)  (317 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 481)  (320 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (321 481)  (321 481)  routing T_6_30.lc_trk_g3_3 <X> T_6_30.input_2_0
 (34 1)  (322 481)  (322 481)  routing T_6_30.lc_trk_g3_3 <X> T_6_30.input_2_0
 (35 1)  (323 481)  (323 481)  routing T_6_30.lc_trk_g3_3 <X> T_6_30.input_2_0
 (37 1)  (325 481)  (325 481)  LC_0 Logic Functioning bit
 (38 1)  (326 481)  (326 481)  LC_0 Logic Functioning bit
 (41 1)  (329 481)  (329 481)  LC_0 Logic Functioning bit
 (0 2)  (288 482)  (288 482)  routing T_6_30.glb_netwk_3 <X> T_6_30.wire_logic_cluster/lc_7/clk
 (2 2)  (290 482)  (290 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (314 482)  (314 482)  routing T_6_30.lc_trk_g1_4 <X> T_6_30.wire_logic_cluster/lc_1/in_0
 (27 2)  (315 482)  (315 482)  routing T_6_30.lc_trk_g3_1 <X> T_6_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 482)  (316 482)  routing T_6_30.lc_trk_g3_1 <X> T_6_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 482)  (317 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 482)  (319 482)  routing T_6_30.lc_trk_g2_6 <X> T_6_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 482)  (320 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 482)  (321 482)  routing T_6_30.lc_trk_g2_6 <X> T_6_30.wire_logic_cluster/lc_1/in_3
 (37 2)  (325 482)  (325 482)  LC_1 Logic Functioning bit
 (38 2)  (326 482)  (326 482)  LC_1 Logic Functioning bit
 (41 2)  (329 482)  (329 482)  LC_1 Logic Functioning bit
 (45 2)  (333 482)  (333 482)  LC_1 Logic Functioning bit
 (46 2)  (334 482)  (334 482)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (335 482)  (335 482)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (336 482)  (336 482)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (338 482)  (338 482)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (339 482)  (339 482)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (288 483)  (288 483)  routing T_6_30.glb_netwk_3 <X> T_6_30.wire_logic_cluster/lc_7/clk
 (27 3)  (315 483)  (315 483)  routing T_6_30.lc_trk_g1_4 <X> T_6_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 483)  (317 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 483)  (319 483)  routing T_6_30.lc_trk_g2_6 <X> T_6_30.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 483)  (324 483)  LC_1 Logic Functioning bit
 (38 3)  (326 483)  (326 483)  LC_1 Logic Functioning bit
 (41 3)  (329 483)  (329 483)  LC_1 Logic Functioning bit
 (47 3)  (335 483)  (335 483)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (339 483)  (339 483)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (309 484)  (309 484)  routing T_6_30.lft_op_3 <X> T_6_30.lc_trk_g1_3
 (22 4)  (310 484)  (310 484)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (312 484)  (312 484)  routing T_6_30.lft_op_3 <X> T_6_30.lc_trk_g1_3
 (25 4)  (313 484)  (313 484)  routing T_6_30.lft_op_2 <X> T_6_30.lc_trk_g1_2
 (26 4)  (314 484)  (314 484)  routing T_6_30.lc_trk_g2_6 <X> T_6_30.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 484)  (315 484)  routing T_6_30.lc_trk_g1_4 <X> T_6_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 484)  (317 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 484)  (318 484)  routing T_6_30.lc_trk_g1_4 <X> T_6_30.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 484)  (319 484)  routing T_6_30.lc_trk_g2_5 <X> T_6_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 484)  (320 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 484)  (321 484)  routing T_6_30.lc_trk_g2_5 <X> T_6_30.wire_logic_cluster/lc_2/in_3
 (39 4)  (327 484)  (327 484)  LC_2 Logic Functioning bit
 (40 4)  (328 484)  (328 484)  LC_2 Logic Functioning bit
 (22 5)  (310 485)  (310 485)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (312 485)  (312 485)  routing T_6_30.lft_op_2 <X> T_6_30.lc_trk_g1_2
 (26 5)  (314 485)  (314 485)  routing T_6_30.lc_trk_g2_6 <X> T_6_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 485)  (316 485)  routing T_6_30.lc_trk_g2_6 <X> T_6_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 485)  (317 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (320 485)  (320 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (321 485)  (321 485)  routing T_6_30.lc_trk_g3_3 <X> T_6_30.input_2_2
 (34 5)  (322 485)  (322 485)  routing T_6_30.lc_trk_g3_3 <X> T_6_30.input_2_2
 (35 5)  (323 485)  (323 485)  routing T_6_30.lc_trk_g3_3 <X> T_6_30.input_2_2
 (39 5)  (327 485)  (327 485)  LC_2 Logic Functioning bit
 (22 6)  (310 486)  (310 486)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (312 486)  (312 486)  routing T_6_30.top_op_7 <X> T_6_30.lc_trk_g1_7
 (25 6)  (313 486)  (313 486)  routing T_6_30.lft_op_6 <X> T_6_30.lc_trk_g1_6
 (26 6)  (314 486)  (314 486)  routing T_6_30.lc_trk_g1_6 <X> T_6_30.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 486)  (315 486)  routing T_6_30.lc_trk_g3_7 <X> T_6_30.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 486)  (316 486)  routing T_6_30.lc_trk_g3_7 <X> T_6_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 486)  (317 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 486)  (318 486)  routing T_6_30.lc_trk_g3_7 <X> T_6_30.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 486)  (319 486)  routing T_6_30.lc_trk_g2_6 <X> T_6_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 486)  (320 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 486)  (321 486)  routing T_6_30.lc_trk_g2_6 <X> T_6_30.wire_logic_cluster/lc_3/in_3
 (37 6)  (325 486)  (325 486)  LC_3 Logic Functioning bit
 (38 6)  (326 486)  (326 486)  LC_3 Logic Functioning bit
 (39 6)  (327 486)  (327 486)  LC_3 Logic Functioning bit
 (40 6)  (328 486)  (328 486)  LC_3 Logic Functioning bit
 (41 6)  (329 486)  (329 486)  LC_3 Logic Functioning bit
 (50 6)  (338 486)  (338 486)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (303 487)  (303 487)  routing T_6_30.bot_op_4 <X> T_6_30.lc_trk_g1_4
 (17 7)  (305 487)  (305 487)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (309 487)  (309 487)  routing T_6_30.top_op_7 <X> T_6_30.lc_trk_g1_7
 (22 7)  (310 487)  (310 487)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (312 487)  (312 487)  routing T_6_30.lft_op_6 <X> T_6_30.lc_trk_g1_6
 (26 7)  (314 487)  (314 487)  routing T_6_30.lc_trk_g1_6 <X> T_6_30.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 487)  (315 487)  routing T_6_30.lc_trk_g1_6 <X> T_6_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 487)  (317 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 487)  (318 487)  routing T_6_30.lc_trk_g3_7 <X> T_6_30.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 487)  (319 487)  routing T_6_30.lc_trk_g2_6 <X> T_6_30.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 487)  (324 487)  LC_3 Logic Functioning bit
 (37 7)  (325 487)  (325 487)  LC_3 Logic Functioning bit
 (38 7)  (326 487)  (326 487)  LC_3 Logic Functioning bit
 (39 7)  (327 487)  (327 487)  LC_3 Logic Functioning bit
 (40 7)  (328 487)  (328 487)  LC_3 Logic Functioning bit
 (41 7)  (329 487)  (329 487)  LC_3 Logic Functioning bit
 (8 8)  (296 488)  (296 488)  routing T_6_30.sp4_v_b_1 <X> T_6_30.sp4_h_r_7
 (9 8)  (297 488)  (297 488)  routing T_6_30.sp4_v_b_1 <X> T_6_30.sp4_h_r_7
 (10 8)  (298 488)  (298 488)  routing T_6_30.sp4_v_b_1 <X> T_6_30.sp4_h_r_7
 (11 8)  (299 488)  (299 488)  routing T_6_30.sp4_h_l_39 <X> T_6_30.sp4_v_b_8
 (13 8)  (301 488)  (301 488)  routing T_6_30.sp4_h_l_39 <X> T_6_30.sp4_v_b_8
 (27 8)  (315 488)  (315 488)  routing T_6_30.lc_trk_g3_4 <X> T_6_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 488)  (316 488)  routing T_6_30.lc_trk_g3_4 <X> T_6_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 488)  (317 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 488)  (318 488)  routing T_6_30.lc_trk_g3_4 <X> T_6_30.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 488)  (320 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 488)  (321 488)  routing T_6_30.lc_trk_g3_0 <X> T_6_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 488)  (322 488)  routing T_6_30.lc_trk_g3_0 <X> T_6_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 488)  (324 488)  LC_4 Logic Functioning bit
 (38 8)  (326 488)  (326 488)  LC_4 Logic Functioning bit
 (45 8)  (333 488)  (333 488)  LC_4 Logic Functioning bit
 (48 8)  (336 488)  (336 488)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (12 9)  (300 489)  (300 489)  routing T_6_30.sp4_h_l_39 <X> T_6_30.sp4_v_b_8
 (27 9)  (315 489)  (315 489)  routing T_6_30.lc_trk_g3_1 <X> T_6_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 489)  (316 489)  routing T_6_30.lc_trk_g3_1 <X> T_6_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 489)  (317 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (324 489)  (324 489)  LC_4 Logic Functioning bit
 (37 9)  (325 489)  (325 489)  LC_4 Logic Functioning bit
 (38 9)  (326 489)  (326 489)  LC_4 Logic Functioning bit
 (39 9)  (327 489)  (327 489)  LC_4 Logic Functioning bit
 (41 9)  (329 489)  (329 489)  LC_4 Logic Functioning bit
 (43 9)  (331 489)  (331 489)  LC_4 Logic Functioning bit
 (51 9)  (339 489)  (339 489)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (305 490)  (305 490)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (306 490)  (306 490)  routing T_6_30.wire_logic_cluster/lc_5/out <X> T_6_30.lc_trk_g2_5
 (29 10)  (317 490)  (317 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 490)  (319 490)  routing T_6_30.lc_trk_g1_7 <X> T_6_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 490)  (320 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 490)  (322 490)  routing T_6_30.lc_trk_g1_7 <X> T_6_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 490)  (324 490)  LC_5 Logic Functioning bit
 (37 10)  (325 490)  (325 490)  LC_5 Logic Functioning bit
 (38 10)  (326 490)  (326 490)  LC_5 Logic Functioning bit
 (46 10)  (334 490)  (334 490)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (339 490)  (339 490)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (310 491)  (310 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (313 491)  (313 491)  routing T_6_30.sp4_r_v_b_38 <X> T_6_30.lc_trk_g2_6
 (26 11)  (314 491)  (314 491)  routing T_6_30.lc_trk_g3_2 <X> T_6_30.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 491)  (315 491)  routing T_6_30.lc_trk_g3_2 <X> T_6_30.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 491)  (316 491)  routing T_6_30.lc_trk_g3_2 <X> T_6_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 491)  (317 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 491)  (318 491)  routing T_6_30.lc_trk_g0_2 <X> T_6_30.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 491)  (319 491)  routing T_6_30.lc_trk_g1_7 <X> T_6_30.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 491)  (320 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (323 491)  (323 491)  routing T_6_30.lc_trk_g0_3 <X> T_6_30.input_2_5
 (36 11)  (324 491)  (324 491)  LC_5 Logic Functioning bit
 (37 11)  (325 491)  (325 491)  LC_5 Logic Functioning bit
 (38 11)  (326 491)  (326 491)  LC_5 Logic Functioning bit
 (39 11)  (327 491)  (327 491)  LC_5 Logic Functioning bit
 (5 12)  (293 492)  (293 492)  routing T_6_30.sp4_v_b_9 <X> T_6_30.sp4_h_r_9
 (14 12)  (302 492)  (302 492)  routing T_6_30.sp4_h_l_21 <X> T_6_30.lc_trk_g3_0
 (17 12)  (305 492)  (305 492)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 492)  (306 492)  routing T_6_30.wire_logic_cluster/lc_1/out <X> T_6_30.lc_trk_g3_1
 (22 12)  (310 492)  (310 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (311 492)  (311 492)  routing T_6_30.sp4_h_r_27 <X> T_6_30.lc_trk_g3_3
 (24 12)  (312 492)  (312 492)  routing T_6_30.sp4_h_r_27 <X> T_6_30.lc_trk_g3_3
 (27 12)  (315 492)  (315 492)  routing T_6_30.lc_trk_g1_2 <X> T_6_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 492)  (317 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 492)  (319 492)  routing T_6_30.lc_trk_g1_6 <X> T_6_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 492)  (320 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 492)  (322 492)  routing T_6_30.lc_trk_g1_6 <X> T_6_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 492)  (324 492)  LC_6 Logic Functioning bit
 (46 12)  (334 492)  (334 492)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (338 492)  (338 492)  Cascade bit: LH_LC06_inmux02_5

 (6 13)  (294 493)  (294 493)  routing T_6_30.sp4_v_b_9 <X> T_6_30.sp4_h_r_9
 (15 13)  (303 493)  (303 493)  routing T_6_30.sp4_h_l_21 <X> T_6_30.lc_trk_g3_0
 (16 13)  (304 493)  (304 493)  routing T_6_30.sp4_h_l_21 <X> T_6_30.lc_trk_g3_0
 (17 13)  (305 493)  (305 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (309 493)  (309 493)  routing T_6_30.sp4_h_r_27 <X> T_6_30.lc_trk_g3_3
 (22 13)  (310 493)  (310 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (314 493)  (314 493)  routing T_6_30.lc_trk_g1_3 <X> T_6_30.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 493)  (315 493)  routing T_6_30.lc_trk_g1_3 <X> T_6_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 493)  (317 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 493)  (318 493)  routing T_6_30.lc_trk_g1_2 <X> T_6_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 493)  (319 493)  routing T_6_30.lc_trk_g1_6 <X> T_6_30.wire_logic_cluster/lc_6/in_3
 (14 14)  (302 494)  (302 494)  routing T_6_30.wire_logic_cluster/lc_4/out <X> T_6_30.lc_trk_g3_4
 (21 14)  (309 494)  (309 494)  routing T_6_30.wire_logic_cluster/lc_7/out <X> T_6_30.lc_trk_g3_7
 (22 14)  (310 494)  (310 494)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (32 14)  (320 494)  (320 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 494)  (322 494)  routing T_6_30.lc_trk_g1_3 <X> T_6_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 494)  (324 494)  LC_7 Logic Functioning bit
 (38 14)  (326 494)  (326 494)  LC_7 Logic Functioning bit
 (17 15)  (305 495)  (305 495)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (314 495)  (314 495)  routing T_6_30.lc_trk_g1_2 <X> T_6_30.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 495)  (315 495)  routing T_6_30.lc_trk_g1_2 <X> T_6_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 495)  (317 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 495)  (319 495)  routing T_6_30.lc_trk_g1_3 <X> T_6_30.wire_logic_cluster/lc_7/in_3
 (37 15)  (325 495)  (325 495)  LC_7 Logic Functioning bit
 (39 15)  (327 495)  (327 495)  LC_7 Logic Functioning bit


LogicTile_7_30

 (5 0)  (347 480)  (347 480)  routing T_7_30.sp4_v_b_6 <X> T_7_30.sp4_h_r_0
 (22 0)  (364 480)  (364 480)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (365 480)  (365 480)  routing T_7_30.sp4_v_b_19 <X> T_7_30.lc_trk_g0_3
 (24 0)  (366 480)  (366 480)  routing T_7_30.sp4_v_b_19 <X> T_7_30.lc_trk_g0_3
 (26 0)  (368 480)  (368 480)  routing T_7_30.lc_trk_g3_7 <X> T_7_30.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 480)  (369 480)  routing T_7_30.lc_trk_g3_4 <X> T_7_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 480)  (370 480)  routing T_7_30.lc_trk_g3_4 <X> T_7_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 480)  (371 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 480)  (372 480)  routing T_7_30.lc_trk_g3_4 <X> T_7_30.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 480)  (374 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 480)  (376 480)  routing T_7_30.lc_trk_g1_0 <X> T_7_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 480)  (378 480)  LC_0 Logic Functioning bit
 (37 0)  (379 480)  (379 480)  LC_0 Logic Functioning bit
 (38 0)  (380 480)  (380 480)  LC_0 Logic Functioning bit
 (39 0)  (381 480)  (381 480)  LC_0 Logic Functioning bit
 (41 0)  (383 480)  (383 480)  LC_0 Logic Functioning bit
 (43 0)  (385 480)  (385 480)  LC_0 Logic Functioning bit
 (45 0)  (387 480)  (387 480)  LC_0 Logic Functioning bit
 (4 1)  (346 481)  (346 481)  routing T_7_30.sp4_v_b_6 <X> T_7_30.sp4_h_r_0
 (6 1)  (348 481)  (348 481)  routing T_7_30.sp4_v_b_6 <X> T_7_30.sp4_h_r_0
 (22 1)  (364 481)  (364 481)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (366 481)  (366 481)  routing T_7_30.bot_op_2 <X> T_7_30.lc_trk_g0_2
 (26 1)  (368 481)  (368 481)  routing T_7_30.lc_trk_g3_7 <X> T_7_30.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 481)  (369 481)  routing T_7_30.lc_trk_g3_7 <X> T_7_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 481)  (370 481)  routing T_7_30.lc_trk_g3_7 <X> T_7_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 481)  (371 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (378 481)  (378 481)  LC_0 Logic Functioning bit
 (38 1)  (380 481)  (380 481)  LC_0 Logic Functioning bit
 (47 1)  (389 481)  (389 481)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (342 482)  (342 482)  routing T_7_30.glb_netwk_3 <X> T_7_30.wire_logic_cluster/lc_7/clk
 (2 2)  (344 482)  (344 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (357 482)  (357 482)  routing T_7_30.sp4_h_r_21 <X> T_7_30.lc_trk_g0_5
 (16 2)  (358 482)  (358 482)  routing T_7_30.sp4_h_r_21 <X> T_7_30.lc_trk_g0_5
 (17 2)  (359 482)  (359 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (360 482)  (360 482)  routing T_7_30.sp4_h_r_21 <X> T_7_30.lc_trk_g0_5
 (22 2)  (364 482)  (364 482)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (366 482)  (366 482)  routing T_7_30.bot_op_7 <X> T_7_30.lc_trk_g0_7
 (26 2)  (368 482)  (368 482)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 482)  (369 482)  routing T_7_30.lc_trk_g3_1 <X> T_7_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 482)  (370 482)  routing T_7_30.lc_trk_g3_1 <X> T_7_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 482)  (371 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 482)  (374 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 482)  (376 482)  routing T_7_30.lc_trk_g1_3 <X> T_7_30.wire_logic_cluster/lc_1/in_3
 (38 2)  (380 482)  (380 482)  LC_1 Logic Functioning bit
 (39 2)  (381 482)  (381 482)  LC_1 Logic Functioning bit
 (42 2)  (384 482)  (384 482)  LC_1 Logic Functioning bit
 (43 2)  (385 482)  (385 482)  LC_1 Logic Functioning bit
 (0 3)  (342 483)  (342 483)  routing T_7_30.glb_netwk_3 <X> T_7_30.wire_logic_cluster/lc_7/clk
 (18 3)  (360 483)  (360 483)  routing T_7_30.sp4_h_r_21 <X> T_7_30.lc_trk_g0_5
 (26 3)  (368 483)  (368 483)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 483)  (369 483)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 483)  (370 483)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 483)  (371 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 483)  (373 483)  routing T_7_30.lc_trk_g1_3 <X> T_7_30.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 483)  (374 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (376 483)  (376 483)  routing T_7_30.lc_trk_g1_2 <X> T_7_30.input_2_1
 (35 3)  (377 483)  (377 483)  routing T_7_30.lc_trk_g1_2 <X> T_7_30.input_2_1
 (36 3)  (378 483)  (378 483)  LC_1 Logic Functioning bit
 (37 3)  (379 483)  (379 483)  LC_1 Logic Functioning bit
 (40 3)  (382 483)  (382 483)  LC_1 Logic Functioning bit
 (41 3)  (383 483)  (383 483)  LC_1 Logic Functioning bit
 (46 3)  (388 483)  (388 483)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (356 484)  (356 484)  routing T_7_30.wire_logic_cluster/lc_0/out <X> T_7_30.lc_trk_g1_0
 (16 4)  (358 484)  (358 484)  routing T_7_30.sp4_v_b_1 <X> T_7_30.lc_trk_g1_1
 (17 4)  (359 484)  (359 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (360 484)  (360 484)  routing T_7_30.sp4_v_b_1 <X> T_7_30.lc_trk_g1_1
 (22 4)  (364 484)  (364 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (367 484)  (367 484)  routing T_7_30.sp4_v_b_10 <X> T_7_30.lc_trk_g1_2
 (27 4)  (369 484)  (369 484)  routing T_7_30.lc_trk_g1_4 <X> T_7_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 484)  (371 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 484)  (372 484)  routing T_7_30.lc_trk_g1_4 <X> T_7_30.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 484)  (373 484)  routing T_7_30.lc_trk_g1_6 <X> T_7_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 484)  (374 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 484)  (376 484)  routing T_7_30.lc_trk_g1_6 <X> T_7_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 484)  (378 484)  LC_2 Logic Functioning bit
 (38 4)  (380 484)  (380 484)  LC_2 Logic Functioning bit
 (41 4)  (383 484)  (383 484)  LC_2 Logic Functioning bit
 (43 4)  (385 484)  (385 484)  LC_2 Logic Functioning bit
 (17 5)  (359 485)  (359 485)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (363 485)  (363 485)  routing T_7_30.sp4_r_v_b_27 <X> T_7_30.lc_trk_g1_3
 (22 5)  (364 485)  (364 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (365 485)  (365 485)  routing T_7_30.sp4_v_b_10 <X> T_7_30.lc_trk_g1_2
 (25 5)  (367 485)  (367 485)  routing T_7_30.sp4_v_b_10 <X> T_7_30.lc_trk_g1_2
 (27 5)  (369 485)  (369 485)  routing T_7_30.lc_trk_g1_1 <X> T_7_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 485)  (371 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 485)  (373 485)  routing T_7_30.lc_trk_g1_6 <X> T_7_30.wire_logic_cluster/lc_2/in_3
 (37 5)  (379 485)  (379 485)  LC_2 Logic Functioning bit
 (39 5)  (381 485)  (381 485)  LC_2 Logic Functioning bit
 (41 5)  (383 485)  (383 485)  LC_2 Logic Functioning bit
 (43 5)  (385 485)  (385 485)  LC_2 Logic Functioning bit
 (14 6)  (356 486)  (356 486)  routing T_7_30.sp4_v_t_1 <X> T_7_30.lc_trk_g1_4
 (25 6)  (367 486)  (367 486)  routing T_7_30.sp4_v_b_6 <X> T_7_30.lc_trk_g1_6
 (27 6)  (369 486)  (369 486)  routing T_7_30.lc_trk_g1_3 <X> T_7_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 486)  (371 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 486)  (373 486)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 486)  (374 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 486)  (375 486)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.wire_logic_cluster/lc_3/in_3
 (37 6)  (379 486)  (379 486)  LC_3 Logic Functioning bit
 (39 6)  (381 486)  (381 486)  LC_3 Logic Functioning bit
 (41 6)  (383 486)  (383 486)  LC_3 Logic Functioning bit
 (43 6)  (385 486)  (385 486)  LC_3 Logic Functioning bit
 (14 7)  (356 487)  (356 487)  routing T_7_30.sp4_v_t_1 <X> T_7_30.lc_trk_g1_4
 (16 7)  (358 487)  (358 487)  routing T_7_30.sp4_v_t_1 <X> T_7_30.lc_trk_g1_4
 (17 7)  (359 487)  (359 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (364 487)  (364 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (365 487)  (365 487)  routing T_7_30.sp4_v_b_6 <X> T_7_30.lc_trk_g1_6
 (30 7)  (372 487)  (372 487)  routing T_7_30.lc_trk_g1_3 <X> T_7_30.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 487)  (373 487)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.wire_logic_cluster/lc_3/in_3
 (37 7)  (379 487)  (379 487)  LC_3 Logic Functioning bit
 (39 7)  (381 487)  (381 487)  LC_3 Logic Functioning bit
 (41 7)  (383 487)  (383 487)  LC_3 Logic Functioning bit
 (43 7)  (385 487)  (385 487)  LC_3 Logic Functioning bit
 (53 7)  (395 487)  (395 487)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (9 8)  (351 488)  (351 488)  routing T_7_30.sp4_v_t_42 <X> T_7_30.sp4_h_r_7
 (14 8)  (356 488)  (356 488)  routing T_7_30.sp4_v_b_24 <X> T_7_30.lc_trk_g2_0
 (25 8)  (367 488)  (367 488)  routing T_7_30.wire_logic_cluster/lc_2/out <X> T_7_30.lc_trk_g2_2
 (26 8)  (368 488)  (368 488)  routing T_7_30.lc_trk_g3_5 <X> T_7_30.wire_logic_cluster/lc_4/in_0
 (29 8)  (371 488)  (371 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 488)  (373 488)  routing T_7_30.lc_trk_g1_6 <X> T_7_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 488)  (374 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 488)  (376 488)  routing T_7_30.lc_trk_g1_6 <X> T_7_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 488)  (378 488)  LC_4 Logic Functioning bit
 (38 8)  (380 488)  (380 488)  LC_4 Logic Functioning bit
 (41 8)  (383 488)  (383 488)  LC_4 Logic Functioning bit
 (43 8)  (385 488)  (385 488)  LC_4 Logic Functioning bit
 (16 9)  (358 489)  (358 489)  routing T_7_30.sp4_v_b_24 <X> T_7_30.lc_trk_g2_0
 (17 9)  (359 489)  (359 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (364 489)  (364 489)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (369 489)  (369 489)  routing T_7_30.lc_trk_g3_5 <X> T_7_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 489)  (370 489)  routing T_7_30.lc_trk_g3_5 <X> T_7_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 489)  (371 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 489)  (372 489)  routing T_7_30.lc_trk_g0_3 <X> T_7_30.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 489)  (373 489)  routing T_7_30.lc_trk_g1_6 <X> T_7_30.wire_logic_cluster/lc_4/in_3
 (37 9)  (379 489)  (379 489)  LC_4 Logic Functioning bit
 (39 9)  (381 489)  (381 489)  LC_4 Logic Functioning bit
 (41 9)  (383 489)  (383 489)  LC_4 Logic Functioning bit
 (43 9)  (385 489)  (385 489)  LC_4 Logic Functioning bit
 (25 10)  (367 490)  (367 490)  routing T_7_30.wire_logic_cluster/lc_6/out <X> T_7_30.lc_trk_g2_6
 (26 10)  (368 490)  (368 490)  routing T_7_30.lc_trk_g0_7 <X> T_7_30.wire_logic_cluster/lc_5/in_0
 (28 10)  (370 490)  (370 490)  routing T_7_30.lc_trk_g2_2 <X> T_7_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 490)  (371 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 490)  (374 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 490)  (378 490)  LC_5 Logic Functioning bit
 (37 10)  (379 490)  (379 490)  LC_5 Logic Functioning bit
 (38 10)  (380 490)  (380 490)  LC_5 Logic Functioning bit
 (50 10)  (392 490)  (392 490)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (364 491)  (364 491)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (368 491)  (368 491)  routing T_7_30.lc_trk_g0_7 <X> T_7_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 491)  (371 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 491)  (372 491)  routing T_7_30.lc_trk_g2_2 <X> T_7_30.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 491)  (373 491)  routing T_7_30.lc_trk_g0_2 <X> T_7_30.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 491)  (378 491)  LC_5 Logic Functioning bit
 (37 11)  (379 491)  (379 491)  LC_5 Logic Functioning bit
 (39 11)  (381 491)  (381 491)  LC_5 Logic Functioning bit
 (41 11)  (383 491)  (383 491)  LC_5 Logic Functioning bit
 (43 11)  (385 491)  (385 491)  LC_5 Logic Functioning bit
 (11 12)  (353 492)  (353 492)  routing T_7_30.sp4_h_r_6 <X> T_7_30.sp4_v_b_11
 (15 12)  (357 492)  (357 492)  routing T_7_30.sp4_h_r_25 <X> T_7_30.lc_trk_g3_1
 (16 12)  (358 492)  (358 492)  routing T_7_30.sp4_h_r_25 <X> T_7_30.lc_trk_g3_1
 (17 12)  (359 492)  (359 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (27 12)  (369 492)  (369 492)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 492)  (370 492)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 492)  (371 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 492)  (372 492)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 492)  (373 492)  routing T_7_30.lc_trk_g0_5 <X> T_7_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 492)  (374 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (378 492)  (378 492)  LC_6 Logic Functioning bit
 (38 12)  (380 492)  (380 492)  LC_6 Logic Functioning bit
 (41 12)  (383 492)  (383 492)  LC_6 Logic Functioning bit
 (43 12)  (385 492)  (385 492)  LC_6 Logic Functioning bit
 (45 12)  (387 492)  (387 492)  LC_6 Logic Functioning bit
 (47 12)  (389 492)  (389 492)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (18 13)  (360 493)  (360 493)  routing T_7_30.sp4_h_r_25 <X> T_7_30.lc_trk_g3_1
 (28 13)  (370 493)  (370 493)  routing T_7_30.lc_trk_g2_0 <X> T_7_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 493)  (371 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 493)  (372 493)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (41 13)  (383 493)  (383 493)  LC_6 Logic Functioning bit
 (43 13)  (385 493)  (385 493)  LC_6 Logic Functioning bit
 (5 14)  (347 494)  (347 494)  routing T_7_30.sp4_v_b_9 <X> T_7_30.sp4_h_l_44
 (16 14)  (358 494)  (358 494)  routing T_7_30.sp12_v_t_10 <X> T_7_30.lc_trk_g3_5
 (17 14)  (359 494)  (359 494)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (364 494)  (364 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (365 494)  (365 494)  routing T_7_30.sp4_h_r_31 <X> T_7_30.lc_trk_g3_7
 (24 14)  (366 494)  (366 494)  routing T_7_30.sp4_h_r_31 <X> T_7_30.lc_trk_g3_7
 (25 14)  (367 494)  (367 494)  routing T_7_30.wire_logic_cluster/lc_6/out <X> T_7_30.lc_trk_g3_6
 (14 15)  (356 495)  (356 495)  routing T_7_30.sp4_h_l_17 <X> T_7_30.lc_trk_g3_4
 (15 15)  (357 495)  (357 495)  routing T_7_30.sp4_h_l_17 <X> T_7_30.lc_trk_g3_4
 (16 15)  (358 495)  (358 495)  routing T_7_30.sp4_h_l_17 <X> T_7_30.lc_trk_g3_4
 (17 15)  (359 495)  (359 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (363 495)  (363 495)  routing T_7_30.sp4_h_r_31 <X> T_7_30.lc_trk_g3_7
 (22 15)  (364 495)  (364 495)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


RAM_Tile_8_30

 (12 0)  (408 480)  (408 480)  routing T_8_30.sp4_v_b_2 <X> T_8_30.sp4_h_r_2
 (11 1)  (407 481)  (407 481)  routing T_8_30.sp4_v_b_2 <X> T_8_30.sp4_h_r_2
 (8 5)  (404 485)  (404 485)  routing T_8_30.sp4_h_r_4 <X> T_8_30.sp4_v_b_4
 (6 12)  (402 492)  (402 492)  routing T_8_30.sp4_h_r_4 <X> T_8_30.sp4_v_b_9
 (4 14)  (400 494)  (400 494)  routing T_8_30.sp4_h_r_9 <X> T_8_30.sp4_v_t_44
 (5 15)  (401 495)  (401 495)  routing T_8_30.sp4_h_r_9 <X> T_8_30.sp4_v_t_44
 (10 15)  (406 495)  (406 495)  routing T_8_30.sp4_h_l_40 <X> T_8_30.sp4_v_t_47


LogicTile_9_30

 (16 0)  (454 480)  (454 480)  routing T_9_30.sp4_v_b_9 <X> T_9_30.lc_trk_g0_1
 (17 0)  (455 480)  (455 480)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (456 480)  (456 480)  routing T_9_30.sp4_v_b_9 <X> T_9_30.lc_trk_g0_1
 (21 0)  (459 480)  (459 480)  routing T_9_30.sp4_v_b_3 <X> T_9_30.lc_trk_g0_3
 (22 0)  (460 480)  (460 480)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (461 480)  (461 480)  routing T_9_30.sp4_v_b_3 <X> T_9_30.lc_trk_g0_3
 (26 0)  (464 480)  (464 480)  routing T_9_30.lc_trk_g1_5 <X> T_9_30.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 480)  (465 480)  routing T_9_30.lc_trk_g1_4 <X> T_9_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 480)  (467 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 480)  (468 480)  routing T_9_30.lc_trk_g1_4 <X> T_9_30.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 480)  (470 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 480)  (472 480)  routing T_9_30.lc_trk_g1_0 <X> T_9_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 480)  (474 480)  LC_0 Logic Functioning bit
 (38 0)  (476 480)  (476 480)  LC_0 Logic Functioning bit
 (18 1)  (456 481)  (456 481)  routing T_9_30.sp4_v_b_9 <X> T_9_30.lc_trk_g0_1
 (27 1)  (465 481)  (465 481)  routing T_9_30.lc_trk_g1_5 <X> T_9_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 481)  (467 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (474 481)  (474 481)  LC_0 Logic Functioning bit
 (37 1)  (475 481)  (475 481)  LC_0 Logic Functioning bit
 (38 1)  (476 481)  (476 481)  LC_0 Logic Functioning bit
 (39 1)  (477 481)  (477 481)  LC_0 Logic Functioning bit
 (41 1)  (479 481)  (479 481)  LC_0 Logic Functioning bit
 (43 1)  (481 481)  (481 481)  LC_0 Logic Functioning bit
 (48 1)  (486 481)  (486 481)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (438 482)  (438 482)  routing T_9_30.glb_netwk_3 <X> T_9_30.wire_logic_cluster/lc_7/clk
 (2 2)  (440 482)  (440 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (447 482)  (447 482)  routing T_9_30.sp4_v_b_1 <X> T_9_30.sp4_h_l_36
 (22 2)  (460 482)  (460 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (464 482)  (464 482)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 482)  (465 482)  routing T_9_30.lc_trk_g1_7 <X> T_9_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 482)  (467 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 482)  (468 482)  routing T_9_30.lc_trk_g1_7 <X> T_9_30.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 482)  (469 482)  routing T_9_30.lc_trk_g3_7 <X> T_9_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 482)  (470 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 482)  (471 482)  routing T_9_30.lc_trk_g3_7 <X> T_9_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 482)  (472 482)  routing T_9_30.lc_trk_g3_7 <X> T_9_30.wire_logic_cluster/lc_1/in_3
 (38 2)  (476 482)  (476 482)  LC_1 Logic Functioning bit
 (39 2)  (477 482)  (477 482)  LC_1 Logic Functioning bit
 (42 2)  (480 482)  (480 482)  LC_1 Logic Functioning bit
 (43 2)  (481 482)  (481 482)  LC_1 Logic Functioning bit
 (48 2)  (486 482)  (486 482)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (438 483)  (438 483)  routing T_9_30.glb_netwk_3 <X> T_9_30.wire_logic_cluster/lc_7/clk
 (21 3)  (459 483)  (459 483)  routing T_9_30.sp4_r_v_b_31 <X> T_9_30.lc_trk_g0_7
 (26 3)  (464 483)  (464 483)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 483)  (465 483)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 483)  (466 483)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 483)  (467 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 483)  (468 483)  routing T_9_30.lc_trk_g1_7 <X> T_9_30.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 483)  (469 483)  routing T_9_30.lc_trk_g3_7 <X> T_9_30.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 483)  (470 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (471 483)  (471 483)  routing T_9_30.lc_trk_g3_0 <X> T_9_30.input_2_1
 (34 3)  (472 483)  (472 483)  routing T_9_30.lc_trk_g3_0 <X> T_9_30.input_2_1
 (36 3)  (474 483)  (474 483)  LC_1 Logic Functioning bit
 (37 3)  (475 483)  (475 483)  LC_1 Logic Functioning bit
 (40 3)  (478 483)  (478 483)  LC_1 Logic Functioning bit
 (41 3)  (479 483)  (479 483)  LC_1 Logic Functioning bit
 (53 3)  (491 483)  (491 483)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (453 484)  (453 484)  routing T_9_30.bot_op_1 <X> T_9_30.lc_trk_g1_1
 (17 4)  (455 484)  (455 484)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (460 484)  (460 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (463 484)  (463 484)  routing T_9_30.wire_logic_cluster/lc_2/out <X> T_9_30.lc_trk_g1_2
 (27 4)  (465 484)  (465 484)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 484)  (467 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 484)  (469 484)  routing T_9_30.lc_trk_g0_7 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 484)  (470 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (474 484)  (474 484)  LC_2 Logic Functioning bit
 (38 4)  (476 484)  (476 484)  LC_2 Logic Functioning bit
 (41 4)  (479 484)  (479 484)  LC_2 Logic Functioning bit
 (43 4)  (481 484)  (481 484)  LC_2 Logic Functioning bit
 (45 4)  (483 484)  (483 484)  LC_2 Logic Functioning bit
 (48 4)  (486 484)  (486 484)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (16 5)  (454 485)  (454 485)  routing T_9_30.sp12_h_r_8 <X> T_9_30.lc_trk_g1_0
 (17 5)  (455 485)  (455 485)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (460 485)  (460 485)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (464 485)  (464 485)  routing T_9_30.lc_trk_g1_3 <X> T_9_30.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 485)  (465 485)  routing T_9_30.lc_trk_g1_3 <X> T_9_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 485)  (467 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 485)  (468 485)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 485)  (469 485)  routing T_9_30.lc_trk_g0_7 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 485)  (474 485)  LC_2 Logic Functioning bit
 (38 5)  (476 485)  (476 485)  LC_2 Logic Functioning bit
 (40 5)  (478 485)  (478 485)  LC_2 Logic Functioning bit
 (41 5)  (479 485)  (479 485)  LC_2 Logic Functioning bit
 (42 5)  (480 485)  (480 485)  LC_2 Logic Functioning bit
 (43 5)  (481 485)  (481 485)  LC_2 Logic Functioning bit
 (14 6)  (452 486)  (452 486)  routing T_9_30.sp4_v_t_1 <X> T_9_30.lc_trk_g1_4
 (15 6)  (453 486)  (453 486)  routing T_9_30.sp4_v_b_21 <X> T_9_30.lc_trk_g1_5
 (16 6)  (454 486)  (454 486)  routing T_9_30.sp4_v_b_21 <X> T_9_30.lc_trk_g1_5
 (17 6)  (455 486)  (455 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (460 486)  (460 486)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (462 486)  (462 486)  routing T_9_30.bot_op_7 <X> T_9_30.lc_trk_g1_7
 (27 6)  (465 486)  (465 486)  routing T_9_30.lc_trk_g3_1 <X> T_9_30.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 486)  (466 486)  routing T_9_30.lc_trk_g3_1 <X> T_9_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 486)  (467 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 486)  (470 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 486)  (471 486)  routing T_9_30.lc_trk_g2_2 <X> T_9_30.wire_logic_cluster/lc_3/in_3
 (37 6)  (475 486)  (475 486)  LC_3 Logic Functioning bit
 (39 6)  (477 486)  (477 486)  LC_3 Logic Functioning bit
 (41 6)  (479 486)  (479 486)  LC_3 Logic Functioning bit
 (43 6)  (481 486)  (481 486)  LC_3 Logic Functioning bit
 (14 7)  (452 487)  (452 487)  routing T_9_30.sp4_v_t_1 <X> T_9_30.lc_trk_g1_4
 (16 7)  (454 487)  (454 487)  routing T_9_30.sp4_v_t_1 <X> T_9_30.lc_trk_g1_4
 (17 7)  (455 487)  (455 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (31 7)  (469 487)  (469 487)  routing T_9_30.lc_trk_g2_2 <X> T_9_30.wire_logic_cluster/lc_3/in_3
 (37 7)  (475 487)  (475 487)  LC_3 Logic Functioning bit
 (39 7)  (477 487)  (477 487)  LC_3 Logic Functioning bit
 (41 7)  (479 487)  (479 487)  LC_3 Logic Functioning bit
 (43 7)  (481 487)  (481 487)  LC_3 Logic Functioning bit
 (25 8)  (463 488)  (463 488)  routing T_9_30.sp4_h_r_42 <X> T_9_30.lc_trk_g2_2
 (29 8)  (467 488)  (467 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 488)  (470 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (38 8)  (476 488)  (476 488)  LC_4 Logic Functioning bit
 (39 8)  (477 488)  (477 488)  LC_4 Logic Functioning bit
 (42 8)  (480 488)  (480 488)  LC_4 Logic Functioning bit
 (43 8)  (481 488)  (481 488)  LC_4 Logic Functioning bit
 (50 8)  (488 488)  (488 488)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (460 489)  (460 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (461 489)  (461 489)  routing T_9_30.sp4_h_r_42 <X> T_9_30.lc_trk_g2_2
 (24 9)  (462 489)  (462 489)  routing T_9_30.sp4_h_r_42 <X> T_9_30.lc_trk_g2_2
 (25 9)  (463 489)  (463 489)  routing T_9_30.sp4_h_r_42 <X> T_9_30.lc_trk_g2_2
 (26 9)  (464 489)  (464 489)  routing T_9_30.lc_trk_g3_3 <X> T_9_30.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 489)  (465 489)  routing T_9_30.lc_trk_g3_3 <X> T_9_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 489)  (466 489)  routing T_9_30.lc_trk_g3_3 <X> T_9_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 489)  (467 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 489)  (469 489)  routing T_9_30.lc_trk_g0_3 <X> T_9_30.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 489)  (474 489)  LC_4 Logic Functioning bit
 (37 9)  (475 489)  (475 489)  LC_4 Logic Functioning bit
 (40 9)  (478 489)  (478 489)  LC_4 Logic Functioning bit
 (41 9)  (479 489)  (479 489)  LC_4 Logic Functioning bit
 (51 9)  (489 489)  (489 489)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (452 490)  (452 490)  routing T_9_30.sp4_h_r_44 <X> T_9_30.lc_trk_g2_4
 (17 10)  (455 490)  (455 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (28 10)  (466 490)  (466 490)  routing T_9_30.lc_trk_g2_4 <X> T_9_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 490)  (467 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 490)  (468 490)  routing T_9_30.lc_trk_g2_4 <X> T_9_30.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 490)  (470 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 490)  (472 490)  routing T_9_30.lc_trk_g1_1 <X> T_9_30.wire_logic_cluster/lc_5/in_3
 (38 10)  (476 490)  (476 490)  LC_5 Logic Functioning bit
 (39 10)  (477 490)  (477 490)  LC_5 Logic Functioning bit
 (42 10)  (480 490)  (480 490)  LC_5 Logic Functioning bit
 (43 10)  (481 490)  (481 490)  LC_5 Logic Functioning bit
 (51 10)  (489 490)  (489 490)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (452 491)  (452 491)  routing T_9_30.sp4_h_r_44 <X> T_9_30.lc_trk_g2_4
 (15 11)  (453 491)  (453 491)  routing T_9_30.sp4_h_r_44 <X> T_9_30.lc_trk_g2_4
 (16 11)  (454 491)  (454 491)  routing T_9_30.sp4_h_r_44 <X> T_9_30.lc_trk_g2_4
 (17 11)  (455 491)  (455 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (456 491)  (456 491)  routing T_9_30.sp4_r_v_b_37 <X> T_9_30.lc_trk_g2_5
 (22 11)  (460 491)  (460 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (464 491)  (464 491)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 491)  (465 491)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 491)  (467 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 491)  (470 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (474 491)  (474 491)  LC_5 Logic Functioning bit
 (37 11)  (475 491)  (475 491)  LC_5 Logic Functioning bit
 (40 11)  (478 491)  (478 491)  LC_5 Logic Functioning bit
 (41 11)  (479 491)  (479 491)  LC_5 Logic Functioning bit
 (17 12)  (455 492)  (455 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (460 492)  (460 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (14 13)  (452 493)  (452 493)  routing T_9_30.sp4_r_v_b_40 <X> T_9_30.lc_trk_g3_0
 (17 13)  (455 493)  (455 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (459 493)  (459 493)  routing T_9_30.sp4_r_v_b_43 <X> T_9_30.lc_trk_g3_3
 (22 14)  (460 494)  (460 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (461 494)  (461 494)  routing T_9_30.sp4_h_r_31 <X> T_9_30.lc_trk_g3_7
 (24 14)  (462 494)  (462 494)  routing T_9_30.sp4_h_r_31 <X> T_9_30.lc_trk_g3_7
 (26 14)  (464 494)  (464 494)  routing T_9_30.lc_trk_g2_5 <X> T_9_30.wire_logic_cluster/lc_7/in_0
 (28 14)  (466 494)  (466 494)  routing T_9_30.lc_trk_g2_6 <X> T_9_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 494)  (467 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 494)  (468 494)  routing T_9_30.lc_trk_g2_6 <X> T_9_30.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 494)  (469 494)  routing T_9_30.lc_trk_g1_5 <X> T_9_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 494)  (470 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 494)  (472 494)  routing T_9_30.lc_trk_g1_5 <X> T_9_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 494)  (474 494)  LC_7 Logic Functioning bit
 (38 14)  (476 494)  (476 494)  LC_7 Logic Functioning bit
 (41 14)  (479 494)  (479 494)  LC_7 Logic Functioning bit
 (43 14)  (481 494)  (481 494)  LC_7 Logic Functioning bit
 (21 15)  (459 495)  (459 495)  routing T_9_30.sp4_h_r_31 <X> T_9_30.lc_trk_g3_7
 (22 15)  (460 495)  (460 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (463 495)  (463 495)  routing T_9_30.sp4_r_v_b_46 <X> T_9_30.lc_trk_g3_6
 (28 15)  (466 495)  (466 495)  routing T_9_30.lc_trk_g2_5 <X> T_9_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 495)  (467 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 495)  (468 495)  routing T_9_30.lc_trk_g2_6 <X> T_9_30.wire_logic_cluster/lc_7/in_1
 (37 15)  (475 495)  (475 495)  LC_7 Logic Functioning bit
 (39 15)  (477 495)  (477 495)  LC_7 Logic Functioning bit
 (41 15)  (479 495)  (479 495)  LC_7 Logic Functioning bit
 (43 15)  (481 495)  (481 495)  LC_7 Logic Functioning bit
 (51 15)  (489 495)  (489 495)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_30

 (21 0)  (513 480)  (513 480)  routing T_10_30.sp4_v_b_3 <X> T_10_30.lc_trk_g0_3
 (22 0)  (514 480)  (514 480)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (515 480)  (515 480)  routing T_10_30.sp4_v_b_3 <X> T_10_30.lc_trk_g0_3
 (27 0)  (519 480)  (519 480)  routing T_10_30.lc_trk_g1_0 <X> T_10_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 480)  (521 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 480)  (524 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 480)  (528 480)  LC_0 Logic Functioning bit
 (37 0)  (529 480)  (529 480)  LC_0 Logic Functioning bit
 (38 0)  (530 480)  (530 480)  LC_0 Logic Functioning bit
 (39 0)  (531 480)  (531 480)  LC_0 Logic Functioning bit
 (41 0)  (533 480)  (533 480)  LC_0 Logic Functioning bit
 (43 0)  (535 480)  (535 480)  LC_0 Logic Functioning bit
 (45 0)  (537 480)  (537 480)  LC_0 Logic Functioning bit
 (48 0)  (540 480)  (540 480)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (545 480)  (545 480)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (8 1)  (500 481)  (500 481)  routing T_10_30.sp4_h_l_42 <X> T_10_30.sp4_v_b_1
 (9 1)  (501 481)  (501 481)  routing T_10_30.sp4_h_l_42 <X> T_10_30.sp4_v_b_1
 (10 1)  (502 481)  (502 481)  routing T_10_30.sp4_h_l_42 <X> T_10_30.sp4_v_b_1
 (26 1)  (518 481)  (518 481)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 481)  (519 481)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 481)  (520 481)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 481)  (521 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 481)  (523 481)  routing T_10_30.lc_trk_g0_3 <X> T_10_30.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 481)  (528 481)  LC_0 Logic Functioning bit
 (38 1)  (530 481)  (530 481)  LC_0 Logic Functioning bit
 (41 1)  (533 481)  (533 481)  LC_0 Logic Functioning bit
 (43 1)  (535 481)  (535 481)  LC_0 Logic Functioning bit
 (0 2)  (492 482)  (492 482)  routing T_10_30.glb_netwk_3 <X> T_10_30.wire_logic_cluster/lc_7/clk
 (2 2)  (494 482)  (494 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (509 482)  (509 482)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (510 482)  (510 482)  routing T_10_30.bnr_op_5 <X> T_10_30.lc_trk_g0_5
 (0 3)  (492 483)  (492 483)  routing T_10_30.glb_netwk_3 <X> T_10_30.wire_logic_cluster/lc_7/clk
 (15 3)  (507 483)  (507 483)  routing T_10_30.bot_op_4 <X> T_10_30.lc_trk_g0_4
 (17 3)  (509 483)  (509 483)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (510 483)  (510 483)  routing T_10_30.bnr_op_5 <X> T_10_30.lc_trk_g0_5
 (14 4)  (506 484)  (506 484)  routing T_10_30.wire_logic_cluster/lc_0/out <X> T_10_30.lc_trk_g1_0
 (22 4)  (514 484)  (514 484)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (515 484)  (515 484)  routing T_10_30.sp12_h_r_11 <X> T_10_30.lc_trk_g1_3
 (27 4)  (519 484)  (519 484)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 484)  (520 484)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 484)  (521 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 484)  (522 484)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 484)  (523 484)  routing T_10_30.lc_trk_g2_5 <X> T_10_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 484)  (524 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 484)  (525 484)  routing T_10_30.lc_trk_g2_5 <X> T_10_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 484)  (528 484)  LC_2 Logic Functioning bit
 (38 4)  (530 484)  (530 484)  LC_2 Logic Functioning bit
 (17 5)  (509 485)  (509 485)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (518 485)  (518 485)  routing T_10_30.lc_trk_g2_2 <X> T_10_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 485)  (520 485)  routing T_10_30.lc_trk_g2_2 <X> T_10_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 485)  (521 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 485)  (522 485)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_2/in_1
 (48 5)  (540 485)  (540 485)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (543 485)  (543 485)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (518 486)  (518 486)  routing T_10_30.lc_trk_g0_5 <X> T_10_30.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 486)  (521 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 486)  (522 486)  routing T_10_30.lc_trk_g0_4 <X> T_10_30.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 486)  (524 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 486)  (525 486)  routing T_10_30.lc_trk_g3_1 <X> T_10_30.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 486)  (526 486)  routing T_10_30.lc_trk_g3_1 <X> T_10_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 486)  (528 486)  LC_3 Logic Functioning bit
 (38 6)  (530 486)  (530 486)  LC_3 Logic Functioning bit
 (41 6)  (533 486)  (533 486)  LC_3 Logic Functioning bit
 (43 6)  (535 486)  (535 486)  LC_3 Logic Functioning bit
 (29 7)  (521 487)  (521 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (529 487)  (529 487)  LC_3 Logic Functioning bit
 (39 7)  (531 487)  (531 487)  LC_3 Logic Functioning bit
 (41 7)  (533 487)  (533 487)  LC_3 Logic Functioning bit
 (43 7)  (535 487)  (535 487)  LC_3 Logic Functioning bit
 (22 9)  (514 489)  (514 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (515 489)  (515 489)  routing T_10_30.sp4_h_l_15 <X> T_10_30.lc_trk_g2_2
 (24 9)  (516 489)  (516 489)  routing T_10_30.sp4_h_l_15 <X> T_10_30.lc_trk_g2_2
 (25 9)  (517 489)  (517 489)  routing T_10_30.sp4_h_l_15 <X> T_10_30.lc_trk_g2_2
 (15 10)  (507 490)  (507 490)  routing T_10_30.sp4_h_l_24 <X> T_10_30.lc_trk_g2_5
 (16 10)  (508 490)  (508 490)  routing T_10_30.sp4_h_l_24 <X> T_10_30.lc_trk_g2_5
 (17 10)  (509 490)  (509 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (510 490)  (510 490)  routing T_10_30.sp4_h_l_24 <X> T_10_30.lc_trk_g2_5
 (21 10)  (513 490)  (513 490)  routing T_10_30.bnl_op_7 <X> T_10_30.lc_trk_g2_7
 (22 10)  (514 490)  (514 490)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (13 11)  (505 491)  (505 491)  routing T_10_30.sp4_v_b_3 <X> T_10_30.sp4_h_l_45
 (21 11)  (513 491)  (513 491)  routing T_10_30.bnl_op_7 <X> T_10_30.lc_trk_g2_7
 (17 12)  (509 492)  (509 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (513 492)  (513 492)  routing T_10_30.sp4_v_t_14 <X> T_10_30.lc_trk_g3_3
 (22 12)  (514 492)  (514 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (515 492)  (515 492)  routing T_10_30.sp4_v_t_14 <X> T_10_30.lc_trk_g3_3
 (31 12)  (523 492)  (523 492)  routing T_10_30.lc_trk_g2_7 <X> T_10_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 492)  (524 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 492)  (525 492)  routing T_10_30.lc_trk_g2_7 <X> T_10_30.wire_logic_cluster/lc_6/in_3
 (37 12)  (529 492)  (529 492)  LC_6 Logic Functioning bit
 (39 12)  (531 492)  (531 492)  LC_6 Logic Functioning bit
 (41 12)  (533 492)  (533 492)  LC_6 Logic Functioning bit
 (43 12)  (535 492)  (535 492)  LC_6 Logic Functioning bit
 (18 13)  (510 493)  (510 493)  routing T_10_30.sp4_r_v_b_41 <X> T_10_30.lc_trk_g3_1
 (26 13)  (518 493)  (518 493)  routing T_10_30.lc_trk_g1_3 <X> T_10_30.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 493)  (519 493)  routing T_10_30.lc_trk_g1_3 <X> T_10_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 493)  (521 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 493)  (523 493)  routing T_10_30.lc_trk_g2_7 <X> T_10_30.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 493)  (528 493)  LC_6 Logic Functioning bit
 (38 13)  (530 493)  (530 493)  LC_6 Logic Functioning bit
 (40 13)  (532 493)  (532 493)  LC_6 Logic Functioning bit
 (42 13)  (534 493)  (534 493)  LC_6 Logic Functioning bit
 (51 13)  (543 493)  (543 493)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (544 493)  (544 493)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (22 15)  (514 495)  (514 495)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (515 495)  (515 495)  routing T_10_30.sp12_v_t_21 <X> T_10_30.lc_trk_g3_6
 (25 15)  (517 495)  (517 495)  routing T_10_30.sp12_v_t_21 <X> T_10_30.lc_trk_g3_6


LogicTile_11_30

 (13 0)  (559 480)  (559 480)  routing T_11_30.sp4_h_l_39 <X> T_11_30.sp4_v_b_2
 (12 1)  (558 481)  (558 481)  routing T_11_30.sp4_h_l_39 <X> T_11_30.sp4_v_b_2
 (4 11)  (550 491)  (550 491)  routing T_11_30.sp4_v_b_1 <X> T_11_30.sp4_h_l_43


LogicTile_12_30

 (9 6)  (609 486)  (609 486)  routing T_12_30.sp4_v_b_4 <X> T_12_30.sp4_h_l_41
 (5 14)  (605 494)  (605 494)  routing T_12_30.sp4_v_b_9 <X> T_12_30.sp4_h_l_44


LogicTile_1_29

 (15 0)  (33 464)  (33 464)  routing T_1_29.sp4_h_r_1 <X> T_1_29.lc_trk_g0_1
 (16 0)  (34 464)  (34 464)  routing T_1_29.sp4_h_r_1 <X> T_1_29.lc_trk_g0_1
 (17 0)  (35 464)  (35 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (40 464)  (40 464)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (42 464)  (42 464)  routing T_1_29.top_op_3 <X> T_1_29.lc_trk_g0_3
 (26 0)  (44 464)  (44 464)  routing T_1_29.lc_trk_g2_6 <X> T_1_29.wire_logic_cluster/lc_0/in_0
 (29 0)  (47 464)  (47 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 464)  (49 464)  routing T_1_29.lc_trk_g2_5 <X> T_1_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 464)  (50 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 464)  (51 464)  routing T_1_29.lc_trk_g2_5 <X> T_1_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 464)  (54 464)  LC_0 Logic Functioning bit
 (37 0)  (55 464)  (55 464)  LC_0 Logic Functioning bit
 (38 0)  (56 464)  (56 464)  LC_0 Logic Functioning bit
 (39 0)  (57 464)  (57 464)  LC_0 Logic Functioning bit
 (41 0)  (59 464)  (59 464)  LC_0 Logic Functioning bit
 (42 0)  (60 464)  (60 464)  LC_0 Logic Functioning bit
 (43 0)  (61 464)  (61 464)  LC_0 Logic Functioning bit
 (18 1)  (36 465)  (36 465)  routing T_1_29.sp4_h_r_1 <X> T_1_29.lc_trk_g0_1
 (21 1)  (39 465)  (39 465)  routing T_1_29.top_op_3 <X> T_1_29.lc_trk_g0_3
 (22 1)  (40 465)  (40 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (41 465)  (41 465)  routing T_1_29.sp4_v_b_18 <X> T_1_29.lc_trk_g0_2
 (24 1)  (42 465)  (42 465)  routing T_1_29.sp4_v_b_18 <X> T_1_29.lc_trk_g0_2
 (26 1)  (44 465)  (44 465)  routing T_1_29.lc_trk_g2_6 <X> T_1_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 465)  (46 465)  routing T_1_29.lc_trk_g2_6 <X> T_1_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 465)  (47 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 465)  (48 465)  routing T_1_29.lc_trk_g0_3 <X> T_1_29.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 465)  (50 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (52 465)  (52 465)  routing T_1_29.lc_trk_g1_1 <X> T_1_29.input_2_0
 (36 1)  (54 465)  (54 465)  LC_0 Logic Functioning bit
 (37 1)  (55 465)  (55 465)  LC_0 Logic Functioning bit
 (38 1)  (56 465)  (56 465)  LC_0 Logic Functioning bit
 (39 1)  (57 465)  (57 465)  LC_0 Logic Functioning bit
 (40 1)  (58 465)  (58 465)  LC_0 Logic Functioning bit
 (41 1)  (59 465)  (59 465)  LC_0 Logic Functioning bit
 (42 1)  (60 465)  (60 465)  LC_0 Logic Functioning bit
 (43 1)  (61 465)  (61 465)  LC_0 Logic Functioning bit
 (0 2)  (18 466)  (18 466)  routing T_1_29.glb_netwk_3 <X> T_1_29.wire_logic_cluster/lc_7/clk
 (2 2)  (20 466)  (20 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (32 466)  (32 466)  routing T_1_29.wire_logic_cluster/lc_4/out <X> T_1_29.lc_trk_g0_4
 (26 2)  (44 466)  (44 466)  routing T_1_29.lc_trk_g1_4 <X> T_1_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 466)  (45 466)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 466)  (46 466)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 466)  (47 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 466)  (48 466)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_1/in_1
 (31 2)  (49 466)  (49 466)  routing T_1_29.lc_trk_g0_6 <X> T_1_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 466)  (50 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (54 466)  (54 466)  LC_1 Logic Functioning bit
 (37 2)  (55 466)  (55 466)  LC_1 Logic Functioning bit
 (38 2)  (56 466)  (56 466)  LC_1 Logic Functioning bit
 (39 2)  (57 466)  (57 466)  LC_1 Logic Functioning bit
 (41 2)  (59 466)  (59 466)  LC_1 Logic Functioning bit
 (42 2)  (60 466)  (60 466)  LC_1 Logic Functioning bit
 (43 2)  (61 466)  (61 466)  LC_1 Logic Functioning bit
 (50 2)  (68 466)  (68 466)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 467)  (18 467)  routing T_1_29.glb_netwk_3 <X> T_1_29.wire_logic_cluster/lc_7/clk
 (17 3)  (35 467)  (35 467)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (40 467)  (40 467)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (42 467)  (42 467)  routing T_1_29.bot_op_6 <X> T_1_29.lc_trk_g0_6
 (27 3)  (45 467)  (45 467)  routing T_1_29.lc_trk_g1_4 <X> T_1_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 467)  (47 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 467)  (49 467)  routing T_1_29.lc_trk_g0_6 <X> T_1_29.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 467)  (54 467)  LC_1 Logic Functioning bit
 (37 3)  (55 467)  (55 467)  LC_1 Logic Functioning bit
 (38 3)  (56 467)  (56 467)  LC_1 Logic Functioning bit
 (39 3)  (57 467)  (57 467)  LC_1 Logic Functioning bit
 (40 3)  (58 467)  (58 467)  LC_1 Logic Functioning bit
 (41 3)  (59 467)  (59 467)  LC_1 Logic Functioning bit
 (42 3)  (60 467)  (60 467)  LC_1 Logic Functioning bit
 (43 3)  (61 467)  (61 467)  LC_1 Logic Functioning bit
 (4 4)  (22 468)  (22 468)  routing T_1_29.sp4_v_t_42 <X> T_1_29.sp4_v_b_3
 (6 4)  (24 468)  (24 468)  routing T_1_29.sp4_v_t_42 <X> T_1_29.sp4_v_b_3
 (14 4)  (32 468)  (32 468)  routing T_1_29.sp12_h_r_0 <X> T_1_29.lc_trk_g1_0
 (16 4)  (34 468)  (34 468)  routing T_1_29.sp12_h_r_9 <X> T_1_29.lc_trk_g1_1
 (17 4)  (35 468)  (35 468)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (39 468)  (39 468)  routing T_1_29.wire_logic_cluster/lc_3/out <X> T_1_29.lc_trk_g1_3
 (22 4)  (40 468)  (40 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (45 468)  (45 468)  routing T_1_29.lc_trk_g3_0 <X> T_1_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 468)  (46 468)  routing T_1_29.lc_trk_g3_0 <X> T_1_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 468)  (47 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 468)  (50 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 468)  (51 468)  routing T_1_29.lc_trk_g2_3 <X> T_1_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 468)  (54 468)  LC_2 Logic Functioning bit
 (38 4)  (56 468)  (56 468)  LC_2 Logic Functioning bit
 (41 4)  (59 468)  (59 468)  LC_2 Logic Functioning bit
 (43 4)  (61 468)  (61 468)  LC_2 Logic Functioning bit
 (45 4)  (63 468)  (63 468)  LC_2 Logic Functioning bit
 (14 5)  (32 469)  (32 469)  routing T_1_29.sp12_h_r_0 <X> T_1_29.lc_trk_g1_0
 (15 5)  (33 469)  (33 469)  routing T_1_29.sp12_h_r_0 <X> T_1_29.lc_trk_g1_0
 (17 5)  (35 469)  (35 469)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (26 5)  (44 469)  (44 469)  routing T_1_29.lc_trk_g2_2 <X> T_1_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 469)  (46 469)  routing T_1_29.lc_trk_g2_2 <X> T_1_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 469)  (47 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 469)  (49 469)  routing T_1_29.lc_trk_g2_3 <X> T_1_29.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 469)  (54 469)  LC_2 Logic Functioning bit
 (38 5)  (56 469)  (56 469)  LC_2 Logic Functioning bit
 (40 5)  (58 469)  (58 469)  LC_2 Logic Functioning bit
 (42 5)  (60 469)  (60 469)  LC_2 Logic Functioning bit
 (48 5)  (66 469)  (66 469)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (35 470)  (35 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (43 470)  (43 470)  routing T_1_29.wire_logic_cluster/lc_6/out <X> T_1_29.lc_trk_g1_6
 (27 6)  (45 470)  (45 470)  routing T_1_29.lc_trk_g1_3 <X> T_1_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 470)  (47 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 470)  (50 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (54 470)  (54 470)  LC_3 Logic Functioning bit
 (38 6)  (56 470)  (56 470)  LC_3 Logic Functioning bit
 (45 6)  (63 470)  (63 470)  LC_3 Logic Functioning bit
 (47 6)  (65 470)  (65 470)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (9 7)  (27 471)  (27 471)  routing T_1_29.sp4_v_b_4 <X> T_1_29.sp4_v_t_41
 (14 7)  (32 471)  (32 471)  routing T_1_29.top_op_4 <X> T_1_29.lc_trk_g1_4
 (15 7)  (33 471)  (33 471)  routing T_1_29.top_op_4 <X> T_1_29.lc_trk_g1_4
 (17 7)  (35 471)  (35 471)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (36 471)  (36 471)  routing T_1_29.sp4_r_v_b_29 <X> T_1_29.lc_trk_g1_5
 (22 7)  (40 471)  (40 471)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (44 471)  (44 471)  routing T_1_29.lc_trk_g2_3 <X> T_1_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 471)  (46 471)  routing T_1_29.lc_trk_g2_3 <X> T_1_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 471)  (47 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 471)  (48 471)  routing T_1_29.lc_trk_g1_3 <X> T_1_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 471)  (49 471)  routing T_1_29.lc_trk_g0_2 <X> T_1_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 471)  (54 471)  LC_3 Logic Functioning bit
 (37 7)  (55 471)  (55 471)  LC_3 Logic Functioning bit
 (38 7)  (56 471)  (56 471)  LC_3 Logic Functioning bit
 (39 7)  (57 471)  (57 471)  LC_3 Logic Functioning bit
 (41 7)  (59 471)  (59 471)  LC_3 Logic Functioning bit
 (43 7)  (61 471)  (61 471)  LC_3 Logic Functioning bit
 (48 7)  (66 471)  (66 471)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (71 471)  (71 471)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (33 472)  (33 472)  routing T_1_29.tnr_op_1 <X> T_1_29.lc_trk_g2_1
 (17 8)  (35 472)  (35 472)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (40 472)  (40 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (43 472)  (43 472)  routing T_1_29.wire_logic_cluster/lc_2/out <X> T_1_29.lc_trk_g2_2
 (26 8)  (44 472)  (44 472)  routing T_1_29.lc_trk_g0_4 <X> T_1_29.wire_logic_cluster/lc_4/in_0
 (28 8)  (46 472)  (46 472)  routing T_1_29.lc_trk_g2_1 <X> T_1_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 472)  (47 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 472)  (50 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 472)  (52 472)  routing T_1_29.lc_trk_g1_0 <X> T_1_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 472)  (54 472)  LC_4 Logic Functioning bit
 (38 8)  (56 472)  (56 472)  LC_4 Logic Functioning bit
 (39 8)  (57 472)  (57 472)  LC_4 Logic Functioning bit
 (41 8)  (59 472)  (59 472)  LC_4 Logic Functioning bit
 (43 8)  (61 472)  (61 472)  LC_4 Logic Functioning bit
 (45 8)  (63 472)  (63 472)  LC_4 Logic Functioning bit
 (14 9)  (32 473)  (32 473)  routing T_1_29.sp4_h_r_24 <X> T_1_29.lc_trk_g2_0
 (15 9)  (33 473)  (33 473)  routing T_1_29.sp4_h_r_24 <X> T_1_29.lc_trk_g2_0
 (16 9)  (34 473)  (34 473)  routing T_1_29.sp4_h_r_24 <X> T_1_29.lc_trk_g2_0
 (17 9)  (35 473)  (35 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (39 473)  (39 473)  routing T_1_29.sp4_r_v_b_35 <X> T_1_29.lc_trk_g2_3
 (22 9)  (40 473)  (40 473)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (47 473)  (47 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (50 473)  (50 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (51 473)  (51 473)  routing T_1_29.lc_trk_g2_0 <X> T_1_29.input_2_4
 (37 9)  (55 473)  (55 473)  LC_4 Logic Functioning bit
 (39 9)  (57 473)  (57 473)  LC_4 Logic Functioning bit
 (42 9)  (60 473)  (60 473)  LC_4 Logic Functioning bit
 (17 10)  (35 474)  (35 474)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (36 474)  (36 474)  routing T_1_29.wire_logic_cluster/lc_5/out <X> T_1_29.lc_trk_g2_5
 (26 10)  (44 474)  (44 474)  routing T_1_29.lc_trk_g2_5 <X> T_1_29.wire_logic_cluster/lc_5/in_0
 (31 10)  (49 474)  (49 474)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 474)  (50 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 474)  (51 474)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 474)  (52 474)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 474)  (54 474)  LC_5 Logic Functioning bit
 (37 10)  (55 474)  (55 474)  LC_5 Logic Functioning bit
 (38 10)  (56 474)  (56 474)  LC_5 Logic Functioning bit
 (41 10)  (59 474)  (59 474)  LC_5 Logic Functioning bit
 (45 10)  (63 474)  (63 474)  LC_5 Logic Functioning bit
 (8 11)  (26 475)  (26 475)  routing T_1_29.sp4_h_r_1 <X> T_1_29.sp4_v_t_42
 (9 11)  (27 475)  (27 475)  routing T_1_29.sp4_h_r_1 <X> T_1_29.sp4_v_t_42
 (10 11)  (28 475)  (28 475)  routing T_1_29.sp4_h_r_1 <X> T_1_29.sp4_v_t_42
 (22 11)  (40 475)  (40 475)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (42 475)  (42 475)  routing T_1_29.tnr_op_6 <X> T_1_29.lc_trk_g2_6
 (28 11)  (46 475)  (46 475)  routing T_1_29.lc_trk_g2_5 <X> T_1_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 475)  (47 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 475)  (50 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (51 475)  (51 475)  routing T_1_29.lc_trk_g2_3 <X> T_1_29.input_2_5
 (35 11)  (53 475)  (53 475)  routing T_1_29.lc_trk_g2_3 <X> T_1_29.input_2_5
 (36 11)  (54 475)  (54 475)  LC_5 Logic Functioning bit
 (37 11)  (55 475)  (55 475)  LC_5 Logic Functioning bit
 (39 11)  (57 475)  (57 475)  LC_5 Logic Functioning bit
 (40 11)  (58 475)  (58 475)  LC_5 Logic Functioning bit
 (47 11)  (65 475)  (65 475)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (51 11)  (69 475)  (69 475)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (32 476)  (32 476)  routing T_1_29.sp4_v_t_21 <X> T_1_29.lc_trk_g3_0
 (28 12)  (46 476)  (46 476)  routing T_1_29.lc_trk_g2_1 <X> T_1_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 476)  (47 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 476)  (49 476)  routing T_1_29.lc_trk_g1_6 <X> T_1_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 476)  (50 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 476)  (52 476)  routing T_1_29.lc_trk_g1_6 <X> T_1_29.wire_logic_cluster/lc_6/in_3
 (35 12)  (53 476)  (53 476)  routing T_1_29.lc_trk_g1_5 <X> T_1_29.input_2_6
 (36 12)  (54 476)  (54 476)  LC_6 Logic Functioning bit
 (37 12)  (55 476)  (55 476)  LC_6 Logic Functioning bit
 (38 12)  (56 476)  (56 476)  LC_6 Logic Functioning bit
 (42 12)  (60 476)  (60 476)  LC_6 Logic Functioning bit
 (45 12)  (63 476)  (63 476)  LC_6 Logic Functioning bit
 (47 12)  (65 476)  (65 476)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (32 477)  (32 477)  routing T_1_29.sp4_v_t_21 <X> T_1_29.lc_trk_g3_0
 (16 13)  (34 477)  (34 477)  routing T_1_29.sp4_v_t_21 <X> T_1_29.lc_trk_g3_0
 (17 13)  (35 477)  (35 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (40 477)  (40 477)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (41 477)  (41 477)  routing T_1_29.sp12_v_b_18 <X> T_1_29.lc_trk_g3_2
 (25 13)  (43 477)  (43 477)  routing T_1_29.sp12_v_b_18 <X> T_1_29.lc_trk_g3_2
 (28 13)  (46 477)  (46 477)  routing T_1_29.lc_trk_g2_0 <X> T_1_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 477)  (47 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 477)  (49 477)  routing T_1_29.lc_trk_g1_6 <X> T_1_29.wire_logic_cluster/lc_6/in_3
 (32 13)  (50 477)  (50 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (52 477)  (52 477)  routing T_1_29.lc_trk_g1_5 <X> T_1_29.input_2_6
 (36 13)  (54 477)  (54 477)  LC_6 Logic Functioning bit
 (37 13)  (55 477)  (55 477)  LC_6 Logic Functioning bit
 (38 13)  (56 477)  (56 477)  LC_6 Logic Functioning bit
 (39 13)  (57 477)  (57 477)  LC_6 Logic Functioning bit
 (48 13)  (66 477)  (66 477)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (16 14)  (34 478)  (34 478)  routing T_1_29.sp12_v_t_10 <X> T_1_29.lc_trk_g3_5
 (17 14)  (35 478)  (35 478)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (29 14)  (47 478)  (47 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 478)  (48 478)  routing T_1_29.lc_trk_g0_4 <X> T_1_29.wire_logic_cluster/lc_7/in_1
 (36 14)  (54 478)  (54 478)  LC_7 Logic Functioning bit
 (38 14)  (56 478)  (56 478)  LC_7 Logic Functioning bit
 (41 14)  (59 478)  (59 478)  LC_7 Logic Functioning bit
 (43 14)  (61 478)  (61 478)  LC_7 Logic Functioning bit
 (26 15)  (44 479)  (44 479)  routing T_1_29.lc_trk_g3_2 <X> T_1_29.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 479)  (45 479)  routing T_1_29.lc_trk_g3_2 <X> T_1_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 479)  (46 479)  routing T_1_29.lc_trk_g3_2 <X> T_1_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 479)  (47 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (50 479)  (50 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (37 15)  (55 479)  (55 479)  LC_7 Logic Functioning bit
 (38 15)  (56 479)  (56 479)  LC_7 Logic Functioning bit
 (41 15)  (59 479)  (59 479)  LC_7 Logic Functioning bit
 (42 15)  (60 479)  (60 479)  LC_7 Logic Functioning bit


LogicTile_2_29

 (17 0)  (89 464)  (89 464)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (90 464)  (90 464)  routing T_2_29.wire_logic_cluster/lc_1/out <X> T_2_29.lc_trk_g0_1
 (21 0)  (93 464)  (93 464)  routing T_2_29.wire_logic_cluster/lc_3/out <X> T_2_29.lc_trk_g0_3
 (22 0)  (94 464)  (94 464)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (100 464)  (100 464)  routing T_2_29.lc_trk_g2_7 <X> T_2_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 464)  (101 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 464)  (102 464)  routing T_2_29.lc_trk_g2_7 <X> T_2_29.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 464)  (103 464)  routing T_2_29.lc_trk_g2_5 <X> T_2_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 464)  (104 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 464)  (105 464)  routing T_2_29.lc_trk_g2_5 <X> T_2_29.wire_logic_cluster/lc_0/in_3
 (37 0)  (109 464)  (109 464)  LC_0 Logic Functioning bit
 (39 0)  (111 464)  (111 464)  LC_0 Logic Functioning bit
 (41 0)  (113 464)  (113 464)  LC_0 Logic Functioning bit
 (43 0)  (115 464)  (115 464)  LC_0 Logic Functioning bit
 (8 1)  (80 465)  (80 465)  routing T_2_29.sp4_h_l_42 <X> T_2_29.sp4_v_b_1
 (9 1)  (81 465)  (81 465)  routing T_2_29.sp4_h_l_42 <X> T_2_29.sp4_v_b_1
 (10 1)  (82 465)  (82 465)  routing T_2_29.sp4_h_l_42 <X> T_2_29.sp4_v_b_1
 (30 1)  (102 465)  (102 465)  routing T_2_29.lc_trk_g2_7 <X> T_2_29.wire_logic_cluster/lc_0/in_1
 (37 1)  (109 465)  (109 465)  LC_0 Logic Functioning bit
 (39 1)  (111 465)  (111 465)  LC_0 Logic Functioning bit
 (41 1)  (113 465)  (113 465)  LC_0 Logic Functioning bit
 (43 1)  (115 465)  (115 465)  LC_0 Logic Functioning bit
 (53 1)  (125 465)  (125 465)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (72 466)  (72 466)  routing T_2_29.glb_netwk_3 <X> T_2_29.wire_logic_cluster/lc_7/clk
 (2 2)  (74 466)  (74 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 466)  (86 466)  routing T_2_29.wire_logic_cluster/lc_4/out <X> T_2_29.lc_trk_g0_4
 (16 2)  (88 466)  (88 466)  routing T_2_29.sp4_v_b_13 <X> T_2_29.lc_trk_g0_5
 (17 2)  (89 466)  (89 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (90 466)  (90 466)  routing T_2_29.sp4_v_b_13 <X> T_2_29.lc_trk_g0_5
 (25 2)  (97 466)  (97 466)  routing T_2_29.wire_logic_cluster/lc_6/out <X> T_2_29.lc_trk_g0_6
 (27 2)  (99 466)  (99 466)  routing T_2_29.lc_trk_g1_1 <X> T_2_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 466)  (101 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 466)  (104 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 466)  (105 466)  routing T_2_29.lc_trk_g2_2 <X> T_2_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 466)  (108 466)  LC_1 Logic Functioning bit
 (37 2)  (109 466)  (109 466)  LC_1 Logic Functioning bit
 (39 2)  (111 466)  (111 466)  LC_1 Logic Functioning bit
 (43 2)  (115 466)  (115 466)  LC_1 Logic Functioning bit
 (45 2)  (117 466)  (117 466)  LC_1 Logic Functioning bit
 (0 3)  (72 467)  (72 467)  routing T_2_29.glb_netwk_3 <X> T_2_29.wire_logic_cluster/lc_7/clk
 (17 3)  (89 467)  (89 467)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (90 467)  (90 467)  routing T_2_29.sp4_v_b_13 <X> T_2_29.lc_trk_g0_5
 (22 3)  (94 467)  (94 467)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (99 467)  (99 467)  routing T_2_29.lc_trk_g1_0 <X> T_2_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 467)  (101 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 467)  (103 467)  routing T_2_29.lc_trk_g2_2 <X> T_2_29.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 467)  (104 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (108 467)  (108 467)  LC_1 Logic Functioning bit
 (37 3)  (109 467)  (109 467)  LC_1 Logic Functioning bit
 (42 3)  (114 467)  (114 467)  LC_1 Logic Functioning bit
 (43 3)  (115 467)  (115 467)  LC_1 Logic Functioning bit
 (52 3)  (124 467)  (124 467)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (6 4)  (78 468)  (78 468)  routing T_2_29.sp4_v_t_37 <X> T_2_29.sp4_v_b_3
 (15 4)  (87 468)  (87 468)  routing T_2_29.top_op_1 <X> T_2_29.lc_trk_g1_1
 (17 4)  (89 468)  (89 468)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (28 4)  (100 468)  (100 468)  routing T_2_29.lc_trk_g2_5 <X> T_2_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 468)  (101 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 468)  (102 468)  routing T_2_29.lc_trk_g2_5 <X> T_2_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 468)  (104 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (109 468)  (109 468)  LC_2 Logic Functioning bit
 (39 4)  (111 468)  (111 468)  LC_2 Logic Functioning bit
 (41 4)  (113 468)  (113 468)  LC_2 Logic Functioning bit
 (43 4)  (115 468)  (115 468)  LC_2 Logic Functioning bit
 (5 5)  (77 469)  (77 469)  routing T_2_29.sp4_v_t_37 <X> T_2_29.sp4_v_b_3
 (9 5)  (81 469)  (81 469)  routing T_2_29.sp4_v_t_45 <X> T_2_29.sp4_v_b_4
 (10 5)  (82 469)  (82 469)  routing T_2_29.sp4_v_t_45 <X> T_2_29.sp4_v_b_4
 (17 5)  (89 469)  (89 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (90 469)  (90 469)  routing T_2_29.top_op_1 <X> T_2_29.lc_trk_g1_1
 (31 5)  (103 469)  (103 469)  routing T_2_29.lc_trk_g0_3 <X> T_2_29.wire_logic_cluster/lc_2/in_3
 (37 5)  (109 469)  (109 469)  LC_2 Logic Functioning bit
 (39 5)  (111 469)  (111 469)  LC_2 Logic Functioning bit
 (41 5)  (113 469)  (113 469)  LC_2 Logic Functioning bit
 (43 5)  (115 469)  (115 469)  LC_2 Logic Functioning bit
 (51 5)  (123 469)  (123 469)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (89 470)  (89 470)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 470)  (90 470)  routing T_2_29.wire_logic_cluster/lc_5/out <X> T_2_29.lc_trk_g1_5
 (21 6)  (93 470)  (93 470)  routing T_2_29.wire_logic_cluster/lc_7/out <X> T_2_29.lc_trk_g1_7
 (22 6)  (94 470)  (94 470)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (100 470)  (100 470)  routing T_2_29.lc_trk_g2_6 <X> T_2_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 470)  (101 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 470)  (102 470)  routing T_2_29.lc_trk_g2_6 <X> T_2_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 470)  (104 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 470)  (106 470)  routing T_2_29.lc_trk_g1_1 <X> T_2_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 470)  (108 470)  LC_3 Logic Functioning bit
 (38 6)  (110 470)  (110 470)  LC_3 Logic Functioning bit
 (41 6)  (113 470)  (113 470)  LC_3 Logic Functioning bit
 (43 6)  (115 470)  (115 470)  LC_3 Logic Functioning bit
 (45 6)  (117 470)  (117 470)  LC_3 Logic Functioning bit
 (48 6)  (120 470)  (120 470)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (22 7)  (94 471)  (94 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (95 471)  (95 471)  routing T_2_29.sp4_v_b_22 <X> T_2_29.lc_trk_g1_6
 (24 7)  (96 471)  (96 471)  routing T_2_29.sp4_v_b_22 <X> T_2_29.lc_trk_g1_6
 (26 7)  (98 471)  (98 471)  routing T_2_29.lc_trk_g0_3 <X> T_2_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 471)  (101 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 471)  (102 471)  routing T_2_29.lc_trk_g2_6 <X> T_2_29.wire_logic_cluster/lc_3/in_1
 (32 7)  (104 471)  (104 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (106 471)  (106 471)  routing T_2_29.lc_trk_g1_0 <X> T_2_29.input_2_3
 (37 7)  (109 471)  (109 471)  LC_3 Logic Functioning bit
 (39 7)  (111 471)  (111 471)  LC_3 Logic Functioning bit
 (41 7)  (113 471)  (113 471)  LC_3 Logic Functioning bit
 (42 7)  (114 471)  (114 471)  LC_3 Logic Functioning bit
 (17 8)  (89 472)  (89 472)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (90 472)  (90 472)  routing T_2_29.bnl_op_1 <X> T_2_29.lc_trk_g2_1
 (25 8)  (97 472)  (97 472)  routing T_2_29.sp4_v_t_23 <X> T_2_29.lc_trk_g2_2
 (27 8)  (99 472)  (99 472)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 472)  (100 472)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 472)  (101 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 472)  (104 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 472)  (106 472)  routing T_2_29.lc_trk_g1_0 <X> T_2_29.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 472)  (107 472)  routing T_2_29.lc_trk_g0_4 <X> T_2_29.input_2_4
 (36 8)  (108 472)  (108 472)  LC_4 Logic Functioning bit
 (37 8)  (109 472)  (109 472)  LC_4 Logic Functioning bit
 (43 8)  (115 472)  (115 472)  LC_4 Logic Functioning bit
 (45 8)  (117 472)  (117 472)  LC_4 Logic Functioning bit
 (46 8)  (118 472)  (118 472)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (90 473)  (90 473)  routing T_2_29.bnl_op_1 <X> T_2_29.lc_trk_g2_1
 (22 9)  (94 473)  (94 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (95 473)  (95 473)  routing T_2_29.sp4_v_t_23 <X> T_2_29.lc_trk_g2_2
 (25 9)  (97 473)  (97 473)  routing T_2_29.sp4_v_t_23 <X> T_2_29.lc_trk_g2_2
 (27 9)  (99 473)  (99 473)  routing T_2_29.lc_trk_g1_1 <X> T_2_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 473)  (101 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 473)  (102 473)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 473)  (104 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (108 473)  (108 473)  LC_4 Logic Functioning bit
 (37 9)  (109 473)  (109 473)  LC_4 Logic Functioning bit
 (41 9)  (113 473)  (113 473)  LC_4 Logic Functioning bit
 (42 9)  (114 473)  (114 473)  LC_4 Logic Functioning bit
 (43 9)  (115 473)  (115 473)  LC_4 Logic Functioning bit
 (52 9)  (124 473)  (124 473)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (87 474)  (87 474)  routing T_2_29.tnr_op_5 <X> T_2_29.lc_trk_g2_5
 (17 10)  (89 474)  (89 474)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (94 474)  (94 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (95 474)  (95 474)  routing T_2_29.sp4_v_b_47 <X> T_2_29.lc_trk_g2_7
 (24 10)  (96 474)  (96 474)  routing T_2_29.sp4_v_b_47 <X> T_2_29.lc_trk_g2_7
 (27 10)  (99 474)  (99 474)  routing T_2_29.lc_trk_g1_1 <X> T_2_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 474)  (101 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 474)  (103 474)  routing T_2_29.lc_trk_g1_5 <X> T_2_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 474)  (104 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 474)  (106 474)  routing T_2_29.lc_trk_g1_5 <X> T_2_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 474)  (108 474)  LC_5 Logic Functioning bit
 (37 10)  (109 474)  (109 474)  LC_5 Logic Functioning bit
 (38 10)  (110 474)  (110 474)  LC_5 Logic Functioning bit
 (45 10)  (117 474)  (117 474)  LC_5 Logic Functioning bit
 (22 11)  (94 475)  (94 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (95 475)  (95 475)  routing T_2_29.sp4_h_r_30 <X> T_2_29.lc_trk_g2_6
 (24 11)  (96 475)  (96 475)  routing T_2_29.sp4_h_r_30 <X> T_2_29.lc_trk_g2_6
 (25 11)  (97 475)  (97 475)  routing T_2_29.sp4_h_r_30 <X> T_2_29.lc_trk_g2_6
 (28 11)  (100 475)  (100 475)  routing T_2_29.lc_trk_g2_1 <X> T_2_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 475)  (101 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (104 475)  (104 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (106 475)  (106 475)  routing T_2_29.lc_trk_g1_0 <X> T_2_29.input_2_5
 (36 11)  (108 475)  (108 475)  LC_5 Logic Functioning bit
 (37 11)  (109 475)  (109 475)  LC_5 Logic Functioning bit
 (38 11)  (110 475)  (110 475)  LC_5 Logic Functioning bit
 (39 11)  (111 475)  (111 475)  LC_5 Logic Functioning bit
 (40 11)  (112 475)  (112 475)  LC_5 Logic Functioning bit
 (46 11)  (118 475)  (118 475)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (123 475)  (123 475)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (29 12)  (101 476)  (101 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 476)  (102 476)  routing T_2_29.lc_trk_g0_5 <X> T_2_29.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 476)  (104 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 476)  (106 476)  routing T_2_29.lc_trk_g1_0 <X> T_2_29.wire_logic_cluster/lc_6/in_3
 (35 12)  (107 476)  (107 476)  routing T_2_29.lc_trk_g0_6 <X> T_2_29.input_2_6
 (36 12)  (108 476)  (108 476)  LC_6 Logic Functioning bit
 (37 12)  (109 476)  (109 476)  LC_6 Logic Functioning bit
 (43 12)  (115 476)  (115 476)  LC_6 Logic Functioning bit
 (45 12)  (117 476)  (117 476)  LC_6 Logic Functioning bit
 (22 13)  (94 477)  (94 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (95 477)  (95 477)  routing T_2_29.sp4_v_b_42 <X> T_2_29.lc_trk_g3_2
 (24 13)  (96 477)  (96 477)  routing T_2_29.sp4_v_b_42 <X> T_2_29.lc_trk_g3_2
 (27 13)  (99 477)  (99 477)  routing T_2_29.lc_trk_g1_1 <X> T_2_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 477)  (101 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (104 477)  (104 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (107 477)  (107 477)  routing T_2_29.lc_trk_g0_6 <X> T_2_29.input_2_6
 (36 13)  (108 477)  (108 477)  LC_6 Logic Functioning bit
 (37 13)  (109 477)  (109 477)  LC_6 Logic Functioning bit
 (41 13)  (113 477)  (113 477)  LC_6 Logic Functioning bit
 (42 13)  (114 477)  (114 477)  LC_6 Logic Functioning bit
 (43 13)  (115 477)  (115 477)  LC_6 Logic Functioning bit
 (53 13)  (125 477)  (125 477)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (26 14)  (98 478)  (98 478)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 478)  (99 478)  routing T_2_29.lc_trk_g1_1 <X> T_2_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 478)  (101 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 478)  (103 478)  routing T_2_29.lc_trk_g1_7 <X> T_2_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 478)  (104 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 478)  (106 478)  routing T_2_29.lc_trk_g1_7 <X> T_2_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 478)  (108 478)  LC_7 Logic Functioning bit
 (37 14)  (109 478)  (109 478)  LC_7 Logic Functioning bit
 (38 14)  (110 478)  (110 478)  LC_7 Logic Functioning bit
 (45 14)  (117 478)  (117 478)  LC_7 Logic Functioning bit
 (47 14)  (119 478)  (119 478)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (124 478)  (124 478)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (98 479)  (98 479)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 479)  (99 479)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 479)  (101 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 479)  (103 479)  routing T_2_29.lc_trk_g1_7 <X> T_2_29.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 479)  (104 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (106 479)  (106 479)  routing T_2_29.lc_trk_g1_0 <X> T_2_29.input_2_7
 (36 15)  (108 479)  (108 479)  LC_7 Logic Functioning bit
 (37 15)  (109 479)  (109 479)  LC_7 Logic Functioning bit
 (38 15)  (110 479)  (110 479)  LC_7 Logic Functioning bit
 (39 15)  (111 479)  (111 479)  LC_7 Logic Functioning bit
 (40 15)  (112 479)  (112 479)  LC_7 Logic Functioning bit


LogicTile_3_29

 (10 0)  (136 464)  (136 464)  routing T_3_29.sp4_v_t_45 <X> T_3_29.sp4_h_r_1
 (14 0)  (140 464)  (140 464)  routing T_3_29.sp4_v_b_0 <X> T_3_29.lc_trk_g0_0
 (16 0)  (142 464)  (142 464)  routing T_3_29.sp12_h_l_14 <X> T_3_29.lc_trk_g0_1
 (17 0)  (143 464)  (143 464)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (22 0)  (148 464)  (148 464)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (150 464)  (150 464)  routing T_3_29.top_op_3 <X> T_3_29.lc_trk_g0_3
 (26 0)  (152 464)  (152 464)  routing T_3_29.lc_trk_g3_5 <X> T_3_29.wire_logic_cluster/lc_0/in_0
 (28 0)  (154 464)  (154 464)  routing T_3_29.lc_trk_g2_1 <X> T_3_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 464)  (155 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 464)  (158 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 464)  (160 464)  routing T_3_29.lc_trk_g1_0 <X> T_3_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 464)  (162 464)  LC_0 Logic Functioning bit
 (37 0)  (163 464)  (163 464)  LC_0 Logic Functioning bit
 (38 0)  (164 464)  (164 464)  LC_0 Logic Functioning bit
 (45 0)  (171 464)  (171 464)  LC_0 Logic Functioning bit
 (8 1)  (134 465)  (134 465)  routing T_3_29.sp4_v_t_47 <X> T_3_29.sp4_v_b_1
 (10 1)  (136 465)  (136 465)  routing T_3_29.sp4_v_t_47 <X> T_3_29.sp4_v_b_1
 (16 1)  (142 465)  (142 465)  routing T_3_29.sp4_v_b_0 <X> T_3_29.lc_trk_g0_0
 (17 1)  (143 465)  (143 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (18 1)  (144 465)  (144 465)  routing T_3_29.sp12_h_l_14 <X> T_3_29.lc_trk_g0_1
 (21 1)  (147 465)  (147 465)  routing T_3_29.top_op_3 <X> T_3_29.lc_trk_g0_3
 (27 1)  (153 465)  (153 465)  routing T_3_29.lc_trk_g3_5 <X> T_3_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 465)  (154 465)  routing T_3_29.lc_trk_g3_5 <X> T_3_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 465)  (155 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (158 465)  (158 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (162 465)  (162 465)  LC_0 Logic Functioning bit
 (37 1)  (163 465)  (163 465)  LC_0 Logic Functioning bit
 (38 1)  (164 465)  (164 465)  LC_0 Logic Functioning bit
 (39 1)  (165 465)  (165 465)  LC_0 Logic Functioning bit
 (40 1)  (166 465)  (166 465)  LC_0 Logic Functioning bit
 (53 1)  (179 465)  (179 465)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (126 466)  (126 466)  routing T_3_29.glb_netwk_3 <X> T_3_29.wire_logic_cluster/lc_7/clk
 (2 2)  (128 466)  (128 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (131 466)  (131 466)  routing T_3_29.sp4_v_b_0 <X> T_3_29.sp4_h_l_37
 (14 2)  (140 466)  (140 466)  routing T_3_29.wire_logic_cluster/lc_4/out <X> T_3_29.lc_trk_g0_4
 (15 2)  (141 466)  (141 466)  routing T_3_29.top_op_5 <X> T_3_29.lc_trk_g0_5
 (17 2)  (143 466)  (143 466)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (152 466)  (152 466)  routing T_3_29.lc_trk_g0_5 <X> T_3_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (153 466)  (153 466)  routing T_3_29.lc_trk_g1_3 <X> T_3_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 466)  (155 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 466)  (157 466)  routing T_3_29.lc_trk_g0_6 <X> T_3_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 466)  (158 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (162 466)  (162 466)  LC_1 Logic Functioning bit
 (37 2)  (163 466)  (163 466)  LC_1 Logic Functioning bit
 (38 2)  (164 466)  (164 466)  LC_1 Logic Functioning bit
 (39 2)  (165 466)  (165 466)  LC_1 Logic Functioning bit
 (0 3)  (126 467)  (126 467)  routing T_3_29.glb_netwk_3 <X> T_3_29.wire_logic_cluster/lc_7/clk
 (17 3)  (143 467)  (143 467)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (144 467)  (144 467)  routing T_3_29.top_op_5 <X> T_3_29.lc_trk_g0_5
 (22 3)  (148 467)  (148 467)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (150 467)  (150 467)  routing T_3_29.top_op_6 <X> T_3_29.lc_trk_g0_6
 (25 3)  (151 467)  (151 467)  routing T_3_29.top_op_6 <X> T_3_29.lc_trk_g0_6
 (29 3)  (155 467)  (155 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 467)  (156 467)  routing T_3_29.lc_trk_g1_3 <X> T_3_29.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 467)  (157 467)  routing T_3_29.lc_trk_g0_6 <X> T_3_29.wire_logic_cluster/lc_1/in_3
 (40 3)  (166 467)  (166 467)  LC_1 Logic Functioning bit
 (41 3)  (167 467)  (167 467)  LC_1 Logic Functioning bit
 (42 3)  (168 467)  (168 467)  LC_1 Logic Functioning bit
 (43 3)  (169 467)  (169 467)  LC_1 Logic Functioning bit
 (48 3)  (174 467)  (174 467)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (177 467)  (177 467)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (140 468)  (140 468)  routing T_3_29.wire_logic_cluster/lc_0/out <X> T_3_29.lc_trk_g1_0
 (21 4)  (147 468)  (147 468)  routing T_3_29.lft_op_3 <X> T_3_29.lc_trk_g1_3
 (22 4)  (148 468)  (148 468)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (150 468)  (150 468)  routing T_3_29.lft_op_3 <X> T_3_29.lc_trk_g1_3
 (26 4)  (152 468)  (152 468)  routing T_3_29.lc_trk_g0_4 <X> T_3_29.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 468)  (153 468)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 468)  (154 468)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 468)  (155 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 468)  (156 468)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 468)  (158 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 468)  (159 468)  routing T_3_29.lc_trk_g3_0 <X> T_3_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 468)  (160 468)  routing T_3_29.lc_trk_g3_0 <X> T_3_29.wire_logic_cluster/lc_2/in_3
 (38 4)  (164 468)  (164 468)  LC_2 Logic Functioning bit
 (39 4)  (165 468)  (165 468)  LC_2 Logic Functioning bit
 (42 4)  (168 468)  (168 468)  LC_2 Logic Functioning bit
 (43 4)  (169 468)  (169 468)  LC_2 Logic Functioning bit
 (46 4)  (172 468)  (172 468)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (176 468)  (176 468)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (134 469)  (134 469)  routing T_3_29.sp4_v_t_36 <X> T_3_29.sp4_v_b_4
 (10 5)  (136 469)  (136 469)  routing T_3_29.sp4_v_t_36 <X> T_3_29.sp4_v_b_4
 (17 5)  (143 469)  (143 469)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (155 469)  (155 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (162 469)  (162 469)  LC_2 Logic Functioning bit
 (37 5)  (163 469)  (163 469)  LC_2 Logic Functioning bit
 (40 5)  (166 469)  (166 469)  LC_2 Logic Functioning bit
 (41 5)  (167 469)  (167 469)  LC_2 Logic Functioning bit
 (52 5)  (178 469)  (178 469)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (6 6)  (132 470)  (132 470)  routing T_3_29.sp4_v_b_0 <X> T_3_29.sp4_v_t_38
 (15 6)  (141 470)  (141 470)  routing T_3_29.lft_op_5 <X> T_3_29.lc_trk_g1_5
 (17 6)  (143 470)  (143 470)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (144 470)  (144 470)  routing T_3_29.lft_op_5 <X> T_3_29.lc_trk_g1_5
 (29 6)  (155 470)  (155 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (157 470)  (157 470)  routing T_3_29.lc_trk_g2_6 <X> T_3_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 470)  (158 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 470)  (159 470)  routing T_3_29.lc_trk_g2_6 <X> T_3_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 470)  (162 470)  LC_3 Logic Functioning bit
 (37 6)  (163 470)  (163 470)  LC_3 Logic Functioning bit
 (39 6)  (165 470)  (165 470)  LC_3 Logic Functioning bit
 (43 6)  (169 470)  (169 470)  LC_3 Logic Functioning bit
 (45 6)  (171 470)  (171 470)  LC_3 Logic Functioning bit
 (5 7)  (131 471)  (131 471)  routing T_3_29.sp4_v_b_0 <X> T_3_29.sp4_v_t_38
 (28 7)  (154 471)  (154 471)  routing T_3_29.lc_trk_g2_1 <X> T_3_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 471)  (155 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 471)  (157 471)  routing T_3_29.lc_trk_g2_6 <X> T_3_29.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 471)  (158 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (159 471)  (159 471)  routing T_3_29.lc_trk_g2_3 <X> T_3_29.input_2_3
 (35 7)  (161 471)  (161 471)  routing T_3_29.lc_trk_g2_3 <X> T_3_29.input_2_3
 (36 7)  (162 471)  (162 471)  LC_3 Logic Functioning bit
 (37 7)  (163 471)  (163 471)  LC_3 Logic Functioning bit
 (42 7)  (168 471)  (168 471)  LC_3 Logic Functioning bit
 (43 7)  (169 471)  (169 471)  LC_3 Logic Functioning bit
 (10 8)  (136 472)  (136 472)  routing T_3_29.sp4_v_t_39 <X> T_3_29.sp4_h_r_7
 (12 8)  (138 472)  (138 472)  routing T_3_29.sp4_v_b_8 <X> T_3_29.sp4_h_r_8
 (15 8)  (141 472)  (141 472)  routing T_3_29.tnl_op_1 <X> T_3_29.lc_trk_g2_1
 (17 8)  (143 472)  (143 472)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (147 472)  (147 472)  routing T_3_29.wire_logic_cluster/lc_3/out <X> T_3_29.lc_trk_g2_3
 (22 8)  (148 472)  (148 472)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (152 472)  (152 472)  routing T_3_29.lc_trk_g0_4 <X> T_3_29.wire_logic_cluster/lc_4/in_0
 (29 8)  (155 472)  (155 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (158 472)  (158 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 472)  (159 472)  routing T_3_29.lc_trk_g2_1 <X> T_3_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 472)  (162 472)  LC_4 Logic Functioning bit
 (38 8)  (164 472)  (164 472)  LC_4 Logic Functioning bit
 (41 8)  (167 472)  (167 472)  LC_4 Logic Functioning bit
 (43 8)  (169 472)  (169 472)  LC_4 Logic Functioning bit
 (45 8)  (171 472)  (171 472)  LC_4 Logic Functioning bit
 (51 8)  (177 472)  (177 472)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (134 473)  (134 473)  routing T_3_29.sp4_h_r_7 <X> T_3_29.sp4_v_b_7
 (11 9)  (137 473)  (137 473)  routing T_3_29.sp4_v_b_8 <X> T_3_29.sp4_h_r_8
 (18 9)  (144 473)  (144 473)  routing T_3_29.tnl_op_1 <X> T_3_29.lc_trk_g2_1
 (29 9)  (155 473)  (155 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (158 473)  (158 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (163 473)  (163 473)  LC_4 Logic Functioning bit
 (39 9)  (165 473)  (165 473)  LC_4 Logic Functioning bit
 (41 9)  (167 473)  (167 473)  LC_4 Logic Functioning bit
 (42 9)  (168 473)  (168 473)  LC_4 Logic Functioning bit
 (15 10)  (141 474)  (141 474)  routing T_3_29.tnl_op_5 <X> T_3_29.lc_trk_g2_5
 (17 10)  (143 474)  (143 474)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (148 474)  (148 474)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (150 474)  (150 474)  routing T_3_29.tnl_op_7 <X> T_3_29.lc_trk_g2_7
 (25 10)  (151 474)  (151 474)  routing T_3_29.sp4_h_r_38 <X> T_3_29.lc_trk_g2_6
 (32 10)  (158 474)  (158 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 474)  (159 474)  routing T_3_29.lc_trk_g3_3 <X> T_3_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 474)  (160 474)  routing T_3_29.lc_trk_g3_3 <X> T_3_29.wire_logic_cluster/lc_5/in_3
 (37 10)  (163 474)  (163 474)  LC_5 Logic Functioning bit
 (39 10)  (165 474)  (165 474)  LC_5 Logic Functioning bit
 (41 10)  (167 474)  (167 474)  LC_5 Logic Functioning bit
 (43 10)  (169 474)  (169 474)  LC_5 Logic Functioning bit
 (15 11)  (141 475)  (141 475)  routing T_3_29.sp4_v_t_33 <X> T_3_29.lc_trk_g2_4
 (16 11)  (142 475)  (142 475)  routing T_3_29.sp4_v_t_33 <X> T_3_29.lc_trk_g2_4
 (17 11)  (143 475)  (143 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (144 475)  (144 475)  routing T_3_29.tnl_op_5 <X> T_3_29.lc_trk_g2_5
 (21 11)  (147 475)  (147 475)  routing T_3_29.tnl_op_7 <X> T_3_29.lc_trk_g2_7
 (22 11)  (148 475)  (148 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (149 475)  (149 475)  routing T_3_29.sp4_h_r_38 <X> T_3_29.lc_trk_g2_6
 (24 11)  (150 475)  (150 475)  routing T_3_29.sp4_h_r_38 <X> T_3_29.lc_trk_g2_6
 (26 11)  (152 475)  (152 475)  routing T_3_29.lc_trk_g0_3 <X> T_3_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 475)  (155 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 475)  (157 475)  routing T_3_29.lc_trk_g3_3 <X> T_3_29.wire_logic_cluster/lc_5/in_3
 (36 11)  (162 475)  (162 475)  LC_5 Logic Functioning bit
 (38 11)  (164 475)  (164 475)  LC_5 Logic Functioning bit
 (40 11)  (166 475)  (166 475)  LC_5 Logic Functioning bit
 (42 11)  (168 475)  (168 475)  LC_5 Logic Functioning bit
 (12 12)  (138 476)  (138 476)  routing T_3_29.sp4_v_b_5 <X> T_3_29.sp4_h_r_11
 (15 12)  (141 476)  (141 476)  routing T_3_29.sp4_h_r_25 <X> T_3_29.lc_trk_g3_1
 (16 12)  (142 476)  (142 476)  routing T_3_29.sp4_h_r_25 <X> T_3_29.lc_trk_g3_1
 (17 12)  (143 476)  (143 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (148 476)  (148 476)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (150 476)  (150 476)  routing T_3_29.tnr_op_3 <X> T_3_29.lc_trk_g3_3
 (26 12)  (152 476)  (152 476)  routing T_3_29.lc_trk_g1_5 <X> T_3_29.wire_logic_cluster/lc_6/in_0
 (28 12)  (154 476)  (154 476)  routing T_3_29.lc_trk_g2_7 <X> T_3_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 476)  (155 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 476)  (156 476)  routing T_3_29.lc_trk_g2_7 <X> T_3_29.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 476)  (157 476)  routing T_3_29.lc_trk_g2_5 <X> T_3_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 476)  (158 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 476)  (159 476)  routing T_3_29.lc_trk_g2_5 <X> T_3_29.wire_logic_cluster/lc_6/in_3
 (38 12)  (164 476)  (164 476)  LC_6 Logic Functioning bit
 (39 12)  (165 476)  (165 476)  LC_6 Logic Functioning bit
 (42 12)  (168 476)  (168 476)  LC_6 Logic Functioning bit
 (43 12)  (169 476)  (169 476)  LC_6 Logic Functioning bit
 (50 12)  (176 476)  (176 476)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (137 477)  (137 477)  routing T_3_29.sp4_v_b_5 <X> T_3_29.sp4_h_r_11
 (13 13)  (139 477)  (139 477)  routing T_3_29.sp4_v_b_5 <X> T_3_29.sp4_h_r_11
 (15 13)  (141 477)  (141 477)  routing T_3_29.tnr_op_0 <X> T_3_29.lc_trk_g3_0
 (17 13)  (143 477)  (143 477)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (144 477)  (144 477)  routing T_3_29.sp4_h_r_25 <X> T_3_29.lc_trk_g3_1
 (27 13)  (153 477)  (153 477)  routing T_3_29.lc_trk_g1_5 <X> T_3_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 477)  (155 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 477)  (156 477)  routing T_3_29.lc_trk_g2_7 <X> T_3_29.wire_logic_cluster/lc_6/in_1
 (36 13)  (162 477)  (162 477)  LC_6 Logic Functioning bit
 (37 13)  (163 477)  (163 477)  LC_6 Logic Functioning bit
 (40 13)  (166 477)  (166 477)  LC_6 Logic Functioning bit
 (41 13)  (167 477)  (167 477)  LC_6 Logic Functioning bit
 (48 13)  (174 477)  (174 477)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (17 14)  (143 478)  (143 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (153 478)  (153 478)  routing T_3_29.lc_trk_g3_1 <X> T_3_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (154 478)  (154 478)  routing T_3_29.lc_trk_g3_1 <X> T_3_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 478)  (155 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 478)  (157 478)  routing T_3_29.lc_trk_g2_4 <X> T_3_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 478)  (158 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 478)  (159 478)  routing T_3_29.lc_trk_g2_4 <X> T_3_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 478)  (162 478)  LC_7 Logic Functioning bit
 (38 14)  (164 478)  (164 478)  LC_7 Logic Functioning bit
 (53 14)  (179 478)  (179 478)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (14 15)  (140 479)  (140 479)  routing T_3_29.tnl_op_4 <X> T_3_29.lc_trk_g3_4
 (15 15)  (141 479)  (141 479)  routing T_3_29.tnl_op_4 <X> T_3_29.lc_trk_g3_4
 (17 15)  (143 479)  (143 479)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (144 479)  (144 479)  routing T_3_29.sp4_r_v_b_45 <X> T_3_29.lc_trk_g3_5
 (26 15)  (152 479)  (152 479)  routing T_3_29.lc_trk_g2_3 <X> T_3_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 479)  (154 479)  routing T_3_29.lc_trk_g2_3 <X> T_3_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 479)  (155 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (162 479)  (162 479)  LC_7 Logic Functioning bit
 (37 15)  (163 479)  (163 479)  LC_7 Logic Functioning bit
 (38 15)  (164 479)  (164 479)  LC_7 Logic Functioning bit
 (39 15)  (165 479)  (165 479)  LC_7 Logic Functioning bit
 (40 15)  (166 479)  (166 479)  LC_7 Logic Functioning bit
 (42 15)  (168 479)  (168 479)  LC_7 Logic Functioning bit


LogicTile_4_29

 (4 0)  (184 464)  (184 464)  routing T_4_29.sp4_h_l_37 <X> T_4_29.sp4_v_b_0
 (25 0)  (205 464)  (205 464)  routing T_4_29.sp4_v_b_2 <X> T_4_29.lc_trk_g0_2
 (29 0)  (209 464)  (209 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 464)  (210 464)  routing T_4_29.lc_trk_g0_7 <X> T_4_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 464)  (212 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 464)  (214 464)  routing T_4_29.lc_trk_g1_2 <X> T_4_29.wire_logic_cluster/lc_0/in_3
 (37 0)  (217 464)  (217 464)  LC_0 Logic Functioning bit
 (39 0)  (219 464)  (219 464)  LC_0 Logic Functioning bit
 (41 0)  (221 464)  (221 464)  LC_0 Logic Functioning bit
 (43 0)  (223 464)  (223 464)  LC_0 Logic Functioning bit
 (52 0)  (232 464)  (232 464)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (5 1)  (185 465)  (185 465)  routing T_4_29.sp4_h_l_37 <X> T_4_29.sp4_v_b_0
 (22 1)  (202 465)  (202 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (203 465)  (203 465)  routing T_4_29.sp4_v_b_2 <X> T_4_29.lc_trk_g0_2
 (30 1)  (210 465)  (210 465)  routing T_4_29.lc_trk_g0_7 <X> T_4_29.wire_logic_cluster/lc_0/in_1
 (31 1)  (211 465)  (211 465)  routing T_4_29.lc_trk_g1_2 <X> T_4_29.wire_logic_cluster/lc_0/in_3
 (37 1)  (217 465)  (217 465)  LC_0 Logic Functioning bit
 (39 1)  (219 465)  (219 465)  LC_0 Logic Functioning bit
 (41 1)  (221 465)  (221 465)  LC_0 Logic Functioning bit
 (43 1)  (223 465)  (223 465)  LC_0 Logic Functioning bit
 (0 2)  (180 466)  (180 466)  routing T_4_29.glb_netwk_3 <X> T_4_29.wire_logic_cluster/lc_7/clk
 (2 2)  (182 466)  (182 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (202 466)  (202 466)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (204 466)  (204 466)  routing T_4_29.bot_op_7 <X> T_4_29.lc_trk_g0_7
 (25 2)  (205 466)  (205 466)  routing T_4_29.sp4_v_t_3 <X> T_4_29.lc_trk_g0_6
 (27 2)  (207 466)  (207 466)  routing T_4_29.lc_trk_g1_7 <X> T_4_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 466)  (209 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 466)  (210 466)  routing T_4_29.lc_trk_g1_7 <X> T_4_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 466)  (212 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (218 466)  (218 466)  LC_1 Logic Functioning bit
 (39 2)  (219 466)  (219 466)  LC_1 Logic Functioning bit
 (42 2)  (222 466)  (222 466)  LC_1 Logic Functioning bit
 (43 2)  (223 466)  (223 466)  LC_1 Logic Functioning bit
 (50 2)  (230 466)  (230 466)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 467)  (180 467)  routing T_4_29.glb_netwk_3 <X> T_4_29.wire_logic_cluster/lc_7/clk
 (22 3)  (202 467)  (202 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (203 467)  (203 467)  routing T_4_29.sp4_v_t_3 <X> T_4_29.lc_trk_g0_6
 (25 3)  (205 467)  (205 467)  routing T_4_29.sp4_v_t_3 <X> T_4_29.lc_trk_g0_6
 (27 3)  (207 467)  (207 467)  routing T_4_29.lc_trk_g3_0 <X> T_4_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 467)  (208 467)  routing T_4_29.lc_trk_g3_0 <X> T_4_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 467)  (209 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 467)  (210 467)  routing T_4_29.lc_trk_g1_7 <X> T_4_29.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 467)  (211 467)  routing T_4_29.lc_trk_g0_2 <X> T_4_29.wire_logic_cluster/lc_1/in_3
 (36 3)  (216 467)  (216 467)  LC_1 Logic Functioning bit
 (37 3)  (217 467)  (217 467)  LC_1 Logic Functioning bit
 (40 3)  (220 467)  (220 467)  LC_1 Logic Functioning bit
 (41 3)  (221 467)  (221 467)  LC_1 Logic Functioning bit
 (48 3)  (228 467)  (228 467)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (17 4)  (197 468)  (197 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (201 468)  (201 468)  routing T_4_29.wire_logic_cluster/lc_3/out <X> T_4_29.lc_trk_g1_3
 (22 4)  (202 468)  (202 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (207 468)  (207 468)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 468)  (208 468)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 468)  (209 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 468)  (212 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 468)  (214 468)  routing T_4_29.lc_trk_g1_2 <X> T_4_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 468)  (216 468)  LC_2 Logic Functioning bit
 (38 4)  (218 468)  (218 468)  LC_2 Logic Functioning bit
 (8 5)  (188 469)  (188 469)  routing T_4_29.sp4_v_t_36 <X> T_4_29.sp4_v_b_4
 (10 5)  (190 469)  (190 469)  routing T_4_29.sp4_v_t_36 <X> T_4_29.sp4_v_b_4
 (14 5)  (194 469)  (194 469)  routing T_4_29.top_op_0 <X> T_4_29.lc_trk_g1_0
 (15 5)  (195 469)  (195 469)  routing T_4_29.top_op_0 <X> T_4_29.lc_trk_g1_0
 (17 5)  (197 469)  (197 469)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (202 469)  (202 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (205 469)  (205 469)  routing T_4_29.sp4_r_v_b_26 <X> T_4_29.lc_trk_g1_2
 (27 5)  (207 469)  (207 469)  routing T_4_29.lc_trk_g1_1 <X> T_4_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 469)  (209 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 469)  (210 469)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 469)  (211 469)  routing T_4_29.lc_trk_g1_2 <X> T_4_29.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 469)  (216 469)  LC_2 Logic Functioning bit
 (37 5)  (217 469)  (217 469)  LC_2 Logic Functioning bit
 (38 5)  (218 469)  (218 469)  LC_2 Logic Functioning bit
 (39 5)  (219 469)  (219 469)  LC_2 Logic Functioning bit
 (41 5)  (221 469)  (221 469)  LC_2 Logic Functioning bit
 (43 5)  (223 469)  (223 469)  LC_2 Logic Functioning bit
 (52 5)  (232 469)  (232 469)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (5 6)  (185 470)  (185 470)  routing T_4_29.sp4_v_t_38 <X> T_4_29.sp4_h_l_38
 (15 6)  (195 470)  (195 470)  routing T_4_29.top_op_5 <X> T_4_29.lc_trk_g1_5
 (17 6)  (197 470)  (197 470)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (202 470)  (202 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (203 470)  (203 470)  routing T_4_29.sp4_v_b_23 <X> T_4_29.lc_trk_g1_7
 (24 6)  (204 470)  (204 470)  routing T_4_29.sp4_v_b_23 <X> T_4_29.lc_trk_g1_7
 (26 6)  (206 470)  (206 470)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_3/in_0
 (29 6)  (209 470)  (209 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 470)  (210 470)  routing T_4_29.lc_trk_g0_6 <X> T_4_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 470)  (212 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 470)  (214 470)  routing T_4_29.lc_trk_g1_3 <X> T_4_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 470)  (216 470)  LC_3 Logic Functioning bit
 (37 6)  (217 470)  (217 470)  LC_3 Logic Functioning bit
 (38 6)  (218 470)  (218 470)  LC_3 Logic Functioning bit
 (39 6)  (219 470)  (219 470)  LC_3 Logic Functioning bit
 (41 6)  (221 470)  (221 470)  LC_3 Logic Functioning bit
 (43 6)  (223 470)  (223 470)  LC_3 Logic Functioning bit
 (45 6)  (225 470)  (225 470)  LC_3 Logic Functioning bit
 (47 6)  (227 470)  (227 470)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (6 7)  (186 471)  (186 471)  routing T_4_29.sp4_v_t_38 <X> T_4_29.sp4_h_l_38
 (18 7)  (198 471)  (198 471)  routing T_4_29.top_op_5 <X> T_4_29.lc_trk_g1_5
 (22 7)  (202 471)  (202 471)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (204 471)  (204 471)  routing T_4_29.top_op_6 <X> T_4_29.lc_trk_g1_6
 (25 7)  (205 471)  (205 471)  routing T_4_29.top_op_6 <X> T_4_29.lc_trk_g1_6
 (26 7)  (206 471)  (206 471)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_3/in_0
 (27 7)  (207 471)  (207 471)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 471)  (208 471)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 471)  (209 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 471)  (210 471)  routing T_4_29.lc_trk_g0_6 <X> T_4_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 471)  (211 471)  routing T_4_29.lc_trk_g1_3 <X> T_4_29.wire_logic_cluster/lc_3/in_3
 (37 7)  (217 471)  (217 471)  LC_3 Logic Functioning bit
 (39 7)  (219 471)  (219 471)  LC_3 Logic Functioning bit
 (16 8)  (196 472)  (196 472)  routing T_4_29.sp4_v_t_12 <X> T_4_29.lc_trk_g2_1
 (17 8)  (197 472)  (197 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (198 472)  (198 472)  routing T_4_29.sp4_v_t_12 <X> T_4_29.lc_trk_g2_1
 (29 8)  (209 472)  (209 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 472)  (210 472)  routing T_4_29.lc_trk_g0_7 <X> T_4_29.wire_logic_cluster/lc_4/in_1
 (31 8)  (211 472)  (211 472)  routing T_4_29.lc_trk_g1_6 <X> T_4_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 472)  (212 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 472)  (214 472)  routing T_4_29.lc_trk_g1_6 <X> T_4_29.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 472)  (215 472)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.input_2_4
 (38 8)  (218 472)  (218 472)  LC_4 Logic Functioning bit
 (39 8)  (219 472)  (219 472)  LC_4 Logic Functioning bit
 (42 8)  (222 472)  (222 472)  LC_4 Logic Functioning bit
 (43 8)  (223 472)  (223 472)  LC_4 Logic Functioning bit
 (22 9)  (202 473)  (202 473)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (204 473)  (204 473)  routing T_4_29.tnl_op_2 <X> T_4_29.lc_trk_g2_2
 (25 9)  (205 473)  (205 473)  routing T_4_29.tnl_op_2 <X> T_4_29.lc_trk_g2_2
 (27 9)  (207 473)  (207 473)  routing T_4_29.lc_trk_g3_1 <X> T_4_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 473)  (208 473)  routing T_4_29.lc_trk_g3_1 <X> T_4_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 473)  (209 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 473)  (210 473)  routing T_4_29.lc_trk_g0_7 <X> T_4_29.wire_logic_cluster/lc_4/in_1
 (31 9)  (211 473)  (211 473)  routing T_4_29.lc_trk_g1_6 <X> T_4_29.wire_logic_cluster/lc_4/in_3
 (32 9)  (212 473)  (212 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (213 473)  (213 473)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.input_2_4
 (34 9)  (214 473)  (214 473)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.input_2_4
 (35 9)  (215 473)  (215 473)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.input_2_4
 (36 9)  (216 473)  (216 473)  LC_4 Logic Functioning bit
 (37 9)  (217 473)  (217 473)  LC_4 Logic Functioning bit
 (40 9)  (220 473)  (220 473)  LC_4 Logic Functioning bit
 (41 9)  (221 473)  (221 473)  LC_4 Logic Functioning bit
 (48 9)  (228 473)  (228 473)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (185 474)  (185 474)  routing T_4_29.sp4_v_t_37 <X> T_4_29.sp4_h_l_43
 (14 10)  (194 474)  (194 474)  routing T_4_29.rgt_op_4 <X> T_4_29.lc_trk_g2_4
 (17 10)  (197 474)  (197 474)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (198 474)  (198 474)  routing T_4_29.wire_logic_cluster/lc_5/out <X> T_4_29.lc_trk_g2_5
 (26 10)  (206 474)  (206 474)  routing T_4_29.lc_trk_g2_5 <X> T_4_29.wire_logic_cluster/lc_5/in_0
 (28 10)  (208 474)  (208 474)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 474)  (209 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 474)  (210 474)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 474)  (211 474)  routing T_4_29.lc_trk_g0_6 <X> T_4_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 474)  (212 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (216 474)  (216 474)  LC_5 Logic Functioning bit
 (38 10)  (218 474)  (218 474)  LC_5 Logic Functioning bit
 (41 10)  (221 474)  (221 474)  LC_5 Logic Functioning bit
 (43 10)  (223 474)  (223 474)  LC_5 Logic Functioning bit
 (45 10)  (225 474)  (225 474)  LC_5 Logic Functioning bit
 (51 10)  (231 474)  (231 474)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (232 474)  (232 474)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (4 11)  (184 475)  (184 475)  routing T_4_29.sp4_v_t_37 <X> T_4_29.sp4_h_l_43
 (6 11)  (186 475)  (186 475)  routing T_4_29.sp4_v_t_37 <X> T_4_29.sp4_h_l_43
 (15 11)  (195 475)  (195 475)  routing T_4_29.rgt_op_4 <X> T_4_29.lc_trk_g2_4
 (17 11)  (197 475)  (197 475)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (28 11)  (208 475)  (208 475)  routing T_4_29.lc_trk_g2_5 <X> T_4_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 475)  (209 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 475)  (211 475)  routing T_4_29.lc_trk_g0_6 <X> T_4_29.wire_logic_cluster/lc_5/in_3
 (36 11)  (216 475)  (216 475)  LC_5 Logic Functioning bit
 (38 11)  (218 475)  (218 475)  LC_5 Logic Functioning bit
 (40 11)  (220 475)  (220 475)  LC_5 Logic Functioning bit
 (42 11)  (222 475)  (222 475)  LC_5 Logic Functioning bit
 (51 11)  (231 475)  (231 475)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (197 476)  (197 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (205 476)  (205 476)  routing T_4_29.sp4_h_r_34 <X> T_4_29.lc_trk_g3_2
 (26 12)  (206 476)  (206 476)  routing T_4_29.lc_trk_g0_6 <X> T_4_29.wire_logic_cluster/lc_6/in_0
 (28 12)  (208 476)  (208 476)  routing T_4_29.lc_trk_g2_1 <X> T_4_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 476)  (209 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 476)  (211 476)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 476)  (212 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 476)  (213 476)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 476)  (214 476)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 476)  (216 476)  LC_6 Logic Functioning bit
 (37 12)  (217 476)  (217 476)  LC_6 Logic Functioning bit
 (38 12)  (218 476)  (218 476)  LC_6 Logic Functioning bit
 (39 12)  (219 476)  (219 476)  LC_6 Logic Functioning bit
 (41 12)  (221 476)  (221 476)  LC_6 Logic Functioning bit
 (43 12)  (223 476)  (223 476)  LC_6 Logic Functioning bit
 (45 12)  (225 476)  (225 476)  LC_6 Logic Functioning bit
 (15 13)  (195 477)  (195 477)  routing T_4_29.tnr_op_0 <X> T_4_29.lc_trk_g3_0
 (17 13)  (197 477)  (197 477)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (202 477)  (202 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (203 477)  (203 477)  routing T_4_29.sp4_h_r_34 <X> T_4_29.lc_trk_g3_2
 (24 13)  (204 477)  (204 477)  routing T_4_29.sp4_h_r_34 <X> T_4_29.lc_trk_g3_2
 (26 13)  (206 477)  (206 477)  routing T_4_29.lc_trk_g0_6 <X> T_4_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 477)  (209 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 477)  (211 477)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_6/in_3
 (36 13)  (216 477)  (216 477)  LC_6 Logic Functioning bit
 (38 13)  (218 477)  (218 477)  LC_6 Logic Functioning bit
 (51 13)  (231 477)  (231 477)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (21 14)  (201 478)  (201 478)  routing T_4_29.rgt_op_7 <X> T_4_29.lc_trk_g3_7
 (22 14)  (202 478)  (202 478)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (204 478)  (204 478)  routing T_4_29.rgt_op_7 <X> T_4_29.lc_trk_g3_7
 (25 14)  (205 478)  (205 478)  routing T_4_29.wire_logic_cluster/lc_6/out <X> T_4_29.lc_trk_g3_6
 (27 14)  (207 478)  (207 478)  routing T_4_29.lc_trk_g1_5 <X> T_4_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 478)  (209 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 478)  (210 478)  routing T_4_29.lc_trk_g1_5 <X> T_4_29.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 478)  (212 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 478)  (213 478)  routing T_4_29.lc_trk_g2_2 <X> T_4_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 478)  (216 478)  LC_7 Logic Functioning bit
 (37 14)  (217 478)  (217 478)  LC_7 Logic Functioning bit
 (38 14)  (218 478)  (218 478)  LC_7 Logic Functioning bit
 (39 14)  (219 478)  (219 478)  LC_7 Logic Functioning bit
 (22 15)  (202 479)  (202 479)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (207 479)  (207 479)  routing T_4_29.lc_trk_g1_0 <X> T_4_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 479)  (209 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 479)  (211 479)  routing T_4_29.lc_trk_g2_2 <X> T_4_29.wire_logic_cluster/lc_7/in_3
 (40 15)  (220 479)  (220 479)  LC_7 Logic Functioning bit
 (41 15)  (221 479)  (221 479)  LC_7 Logic Functioning bit
 (42 15)  (222 479)  (222 479)  LC_7 Logic Functioning bit
 (43 15)  (223 479)  (223 479)  LC_7 Logic Functioning bit


LogicTile_5_29

 (15 0)  (249 464)  (249 464)  routing T_5_29.sp4_h_r_9 <X> T_5_29.lc_trk_g0_1
 (16 0)  (250 464)  (250 464)  routing T_5_29.sp4_h_r_9 <X> T_5_29.lc_trk_g0_1
 (17 0)  (251 464)  (251 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (252 464)  (252 464)  routing T_5_29.sp4_h_r_9 <X> T_5_29.lc_trk_g0_1
 (26 0)  (260 464)  (260 464)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 464)  (261 464)  routing T_5_29.lc_trk_g1_0 <X> T_5_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 464)  (263 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 464)  (266 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 464)  (267 464)  routing T_5_29.lc_trk_g3_0 <X> T_5_29.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 464)  (268 464)  routing T_5_29.lc_trk_g3_0 <X> T_5_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 464)  (270 464)  LC_0 Logic Functioning bit
 (38 0)  (272 464)  (272 464)  LC_0 Logic Functioning bit
 (45 0)  (279 464)  (279 464)  LC_0 Logic Functioning bit
 (47 0)  (281 464)  (281 464)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (260 465)  (260 465)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 465)  (261 465)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 465)  (262 465)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 465)  (263 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (270 465)  (270 465)  LC_0 Logic Functioning bit
 (37 1)  (271 465)  (271 465)  LC_0 Logic Functioning bit
 (38 1)  (272 465)  (272 465)  LC_0 Logic Functioning bit
 (39 1)  (273 465)  (273 465)  LC_0 Logic Functioning bit
 (41 1)  (275 465)  (275 465)  LC_0 Logic Functioning bit
 (43 1)  (277 465)  (277 465)  LC_0 Logic Functioning bit
 (51 1)  (285 465)  (285 465)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (234 466)  (234 466)  routing T_5_29.glb_netwk_3 <X> T_5_29.wire_logic_cluster/lc_7/clk
 (2 2)  (236 466)  (236 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (243 466)  (243 466)  routing T_5_29.sp4_v_b_1 <X> T_5_29.sp4_h_l_36
 (16 2)  (250 466)  (250 466)  routing T_5_29.sp12_h_r_13 <X> T_5_29.lc_trk_g0_5
 (17 2)  (251 466)  (251 466)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (26 2)  (260 466)  (260 466)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 466)  (261 466)  routing T_5_29.lc_trk_g3_1 <X> T_5_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 466)  (262 466)  routing T_5_29.lc_trk_g3_1 <X> T_5_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 466)  (263 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 466)  (265 466)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 466)  (266 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 466)  (267 466)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 466)  (268 466)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 466)  (270 466)  LC_1 Logic Functioning bit
 (38 2)  (272 466)  (272 466)  LC_1 Logic Functioning bit
 (41 2)  (275 466)  (275 466)  LC_1 Logic Functioning bit
 (43 2)  (277 466)  (277 466)  LC_1 Logic Functioning bit
 (45 2)  (279 466)  (279 466)  LC_1 Logic Functioning bit
 (0 3)  (234 467)  (234 467)  routing T_5_29.glb_netwk_3 <X> T_5_29.wire_logic_cluster/lc_7/clk
 (16 3)  (250 467)  (250 467)  routing T_5_29.sp12_h_r_12 <X> T_5_29.lc_trk_g0_4
 (17 3)  (251 467)  (251 467)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (27 3)  (261 467)  (261 467)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 467)  (262 467)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 467)  (263 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 467)  (265 467)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_1/in_3
 (37 3)  (271 467)  (271 467)  LC_1 Logic Functioning bit
 (39 3)  (273 467)  (273 467)  LC_1 Logic Functioning bit
 (41 3)  (275 467)  (275 467)  LC_1 Logic Functioning bit
 (43 3)  (277 467)  (277 467)  LC_1 Logic Functioning bit
 (14 4)  (248 468)  (248 468)  routing T_5_29.wire_logic_cluster/lc_0/out <X> T_5_29.lc_trk_g1_0
 (31 4)  (265 468)  (265 468)  routing T_5_29.lc_trk_g2_5 <X> T_5_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 468)  (266 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 468)  (267 468)  routing T_5_29.lc_trk_g2_5 <X> T_5_29.wire_logic_cluster/lc_2/in_3
 (40 4)  (274 468)  (274 468)  LC_2 Logic Functioning bit
 (41 4)  (275 468)  (275 468)  LC_2 Logic Functioning bit
 (42 4)  (276 468)  (276 468)  LC_2 Logic Functioning bit
 (43 4)  (277 468)  (277 468)  LC_2 Logic Functioning bit
 (17 5)  (251 469)  (251 469)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (40 5)  (274 469)  (274 469)  LC_2 Logic Functioning bit
 (41 5)  (275 469)  (275 469)  LC_2 Logic Functioning bit
 (42 5)  (276 469)  (276 469)  LC_2 Logic Functioning bit
 (43 5)  (277 469)  (277 469)  LC_2 Logic Functioning bit
 (51 5)  (285 469)  (285 469)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (248 470)  (248 470)  routing T_5_29.wire_logic_cluster/lc_4/out <X> T_5_29.lc_trk_g1_4
 (17 6)  (251 470)  (251 470)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 470)  (252 470)  routing T_5_29.wire_logic_cluster/lc_5/out <X> T_5_29.lc_trk_g1_5
 (21 6)  (255 470)  (255 470)  routing T_5_29.wire_logic_cluster/lc_7/out <X> T_5_29.lc_trk_g1_7
 (22 6)  (256 470)  (256 470)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (260 470)  (260 470)  routing T_5_29.lc_trk_g0_5 <X> T_5_29.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 470)  (262 470)  routing T_5_29.lc_trk_g2_6 <X> T_5_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 470)  (263 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 470)  (264 470)  routing T_5_29.lc_trk_g2_6 <X> T_5_29.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 470)  (265 470)  routing T_5_29.lc_trk_g0_4 <X> T_5_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 470)  (266 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (272 470)  (272 470)  LC_3 Logic Functioning bit
 (39 6)  (273 470)  (273 470)  LC_3 Logic Functioning bit
 (42 6)  (276 470)  (276 470)  LC_3 Logic Functioning bit
 (43 6)  (277 470)  (277 470)  LC_3 Logic Functioning bit
 (8 7)  (242 471)  (242 471)  routing T_5_29.sp4_v_b_1 <X> T_5_29.sp4_v_t_41
 (10 7)  (244 471)  (244 471)  routing T_5_29.sp4_v_b_1 <X> T_5_29.sp4_v_t_41
 (17 7)  (251 471)  (251 471)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (256 471)  (256 471)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (257 471)  (257 471)  routing T_5_29.sp12_h_l_21 <X> T_5_29.lc_trk_g1_6
 (25 7)  (259 471)  (259 471)  routing T_5_29.sp12_h_l_21 <X> T_5_29.lc_trk_g1_6
 (29 7)  (263 471)  (263 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 471)  (264 471)  routing T_5_29.lc_trk_g2_6 <X> T_5_29.wire_logic_cluster/lc_3/in_1
 (32 7)  (266 471)  (266 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (268 471)  (268 471)  routing T_5_29.lc_trk_g1_0 <X> T_5_29.input_2_3
 (36 7)  (270 471)  (270 471)  LC_3 Logic Functioning bit
 (37 7)  (271 471)  (271 471)  LC_3 Logic Functioning bit
 (40 7)  (274 471)  (274 471)  LC_3 Logic Functioning bit
 (41 7)  (275 471)  (275 471)  LC_3 Logic Functioning bit
 (48 7)  (282 471)  (282 471)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (249 472)  (249 472)  routing T_5_29.sp4_h_r_25 <X> T_5_29.lc_trk_g2_1
 (16 8)  (250 472)  (250 472)  routing T_5_29.sp4_h_r_25 <X> T_5_29.lc_trk_g2_1
 (17 8)  (251 472)  (251 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (256 472)  (256 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (257 472)  (257 472)  routing T_5_29.sp4_h_r_27 <X> T_5_29.lc_trk_g2_3
 (24 8)  (258 472)  (258 472)  routing T_5_29.sp4_h_r_27 <X> T_5_29.lc_trk_g2_3
 (26 8)  (260 472)  (260 472)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_4/in_0
 (29 8)  (263 472)  (263 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 472)  (265 472)  routing T_5_29.lc_trk_g1_4 <X> T_5_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 472)  (266 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 472)  (268 472)  routing T_5_29.lc_trk_g1_4 <X> T_5_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 472)  (270 472)  LC_4 Logic Functioning bit
 (37 8)  (271 472)  (271 472)  LC_4 Logic Functioning bit
 (38 8)  (272 472)  (272 472)  LC_4 Logic Functioning bit
 (39 8)  (273 472)  (273 472)  LC_4 Logic Functioning bit
 (41 8)  (275 472)  (275 472)  LC_4 Logic Functioning bit
 (43 8)  (277 472)  (277 472)  LC_4 Logic Functioning bit
 (45 8)  (279 472)  (279 472)  LC_4 Logic Functioning bit
 (51 8)  (285 472)  (285 472)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (252 473)  (252 473)  routing T_5_29.sp4_h_r_25 <X> T_5_29.lc_trk_g2_1
 (21 9)  (255 473)  (255 473)  routing T_5_29.sp4_h_r_27 <X> T_5_29.lc_trk_g2_3
 (26 9)  (260 473)  (260 473)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 473)  (261 473)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 473)  (262 473)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 473)  (263 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (270 473)  (270 473)  LC_4 Logic Functioning bit
 (38 9)  (272 473)  (272 473)  LC_4 Logic Functioning bit
 (48 9)  (282 473)  (282 473)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (16 10)  (250 474)  (250 474)  routing T_5_29.sp4_v_b_37 <X> T_5_29.lc_trk_g2_5
 (17 10)  (251 474)  (251 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (252 474)  (252 474)  routing T_5_29.sp4_v_b_37 <X> T_5_29.lc_trk_g2_5
 (21 10)  (255 474)  (255 474)  routing T_5_29.sp4_v_t_26 <X> T_5_29.lc_trk_g2_7
 (22 10)  (256 474)  (256 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (257 474)  (257 474)  routing T_5_29.sp4_v_t_26 <X> T_5_29.lc_trk_g2_7
 (27 10)  (261 474)  (261 474)  routing T_5_29.lc_trk_g3_5 <X> T_5_29.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 474)  (262 474)  routing T_5_29.lc_trk_g3_5 <X> T_5_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 474)  (263 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 474)  (264 474)  routing T_5_29.lc_trk_g3_5 <X> T_5_29.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 474)  (265 474)  routing T_5_29.lc_trk_g1_5 <X> T_5_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 474)  (266 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 474)  (268 474)  routing T_5_29.lc_trk_g1_5 <X> T_5_29.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 474)  (269 474)  routing T_5_29.lc_trk_g2_7 <X> T_5_29.input_2_5
 (36 10)  (270 474)  (270 474)  LC_5 Logic Functioning bit
 (37 10)  (271 474)  (271 474)  LC_5 Logic Functioning bit
 (38 10)  (272 474)  (272 474)  LC_5 Logic Functioning bit
 (45 10)  (279 474)  (279 474)  LC_5 Logic Functioning bit
 (18 11)  (252 475)  (252 475)  routing T_5_29.sp4_v_b_37 <X> T_5_29.lc_trk_g2_5
 (21 11)  (255 475)  (255 475)  routing T_5_29.sp4_v_t_26 <X> T_5_29.lc_trk_g2_7
 (22 11)  (256 475)  (256 475)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (258 475)  (258 475)  routing T_5_29.tnl_op_6 <X> T_5_29.lc_trk_g2_6
 (25 11)  (259 475)  (259 475)  routing T_5_29.tnl_op_6 <X> T_5_29.lc_trk_g2_6
 (28 11)  (262 475)  (262 475)  routing T_5_29.lc_trk_g2_1 <X> T_5_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 475)  (263 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (266 475)  (266 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (267 475)  (267 475)  routing T_5_29.lc_trk_g2_7 <X> T_5_29.input_2_5
 (35 11)  (269 475)  (269 475)  routing T_5_29.lc_trk_g2_7 <X> T_5_29.input_2_5
 (36 11)  (270 475)  (270 475)  LC_5 Logic Functioning bit
 (37 11)  (271 475)  (271 475)  LC_5 Logic Functioning bit
 (38 11)  (272 475)  (272 475)  LC_5 Logic Functioning bit
 (39 11)  (273 475)  (273 475)  LC_5 Logic Functioning bit
 (40 11)  (274 475)  (274 475)  LC_5 Logic Functioning bit
 (48 11)  (282 475)  (282 475)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (5 12)  (239 476)  (239 476)  routing T_5_29.sp4_v_t_44 <X> T_5_29.sp4_h_r_9
 (14 12)  (248 476)  (248 476)  routing T_5_29.sp4_v_b_24 <X> T_5_29.lc_trk_g3_0
 (17 12)  (251 476)  (251 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 476)  (252 476)  routing T_5_29.wire_logic_cluster/lc_1/out <X> T_5_29.lc_trk_g3_1
 (26 12)  (260 476)  (260 476)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_6/in_0
 (28 12)  (262 476)  (262 476)  routing T_5_29.lc_trk_g2_3 <X> T_5_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 476)  (263 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 476)  (265 476)  routing T_5_29.lc_trk_g3_6 <X> T_5_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 476)  (266 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 476)  (267 476)  routing T_5_29.lc_trk_g3_6 <X> T_5_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 476)  (268 476)  routing T_5_29.lc_trk_g3_6 <X> T_5_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 476)  (270 476)  LC_6 Logic Functioning bit
 (37 12)  (271 476)  (271 476)  LC_6 Logic Functioning bit
 (38 12)  (272 476)  (272 476)  LC_6 Logic Functioning bit
 (39 12)  (273 476)  (273 476)  LC_6 Logic Functioning bit
 (41 12)  (275 476)  (275 476)  LC_6 Logic Functioning bit
 (43 12)  (277 476)  (277 476)  LC_6 Logic Functioning bit
 (45 12)  (279 476)  (279 476)  LC_6 Logic Functioning bit
 (51 12)  (285 476)  (285 476)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (16 13)  (250 477)  (250 477)  routing T_5_29.sp4_v_b_24 <X> T_5_29.lc_trk_g3_0
 (17 13)  (251 477)  (251 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (26 13)  (260 477)  (260 477)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 477)  (261 477)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 477)  (262 477)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 477)  (263 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 477)  (264 477)  routing T_5_29.lc_trk_g2_3 <X> T_5_29.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 477)  (265 477)  routing T_5_29.lc_trk_g3_6 <X> T_5_29.wire_logic_cluster/lc_6/in_3
 (36 13)  (270 477)  (270 477)  LC_6 Logic Functioning bit
 (38 13)  (272 477)  (272 477)  LC_6 Logic Functioning bit
 (17 14)  (251 478)  (251 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (256 478)  (256 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (259 478)  (259 478)  routing T_5_29.wire_logic_cluster/lc_6/out <X> T_5_29.lc_trk_g3_6
 (26 14)  (260 478)  (260 478)  routing T_5_29.lc_trk_g1_6 <X> T_5_29.wire_logic_cluster/lc_7/in_0
 (27 14)  (261 478)  (261 478)  routing T_5_29.lc_trk_g3_5 <X> T_5_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 478)  (262 478)  routing T_5_29.lc_trk_g3_5 <X> T_5_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 478)  (263 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 478)  (264 478)  routing T_5_29.lc_trk_g3_5 <X> T_5_29.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 478)  (265 478)  routing T_5_29.lc_trk_g1_7 <X> T_5_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 478)  (266 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 478)  (268 478)  routing T_5_29.lc_trk_g1_7 <X> T_5_29.wire_logic_cluster/lc_7/in_3
 (35 14)  (269 478)  (269 478)  routing T_5_29.lc_trk_g2_7 <X> T_5_29.input_2_7
 (36 14)  (270 478)  (270 478)  LC_7 Logic Functioning bit
 (37 14)  (271 478)  (271 478)  LC_7 Logic Functioning bit
 (38 14)  (272 478)  (272 478)  LC_7 Logic Functioning bit
 (45 14)  (279 478)  (279 478)  LC_7 Logic Functioning bit
 (15 15)  (249 479)  (249 479)  routing T_5_29.tnr_op_4 <X> T_5_29.lc_trk_g3_4
 (17 15)  (251 479)  (251 479)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (255 479)  (255 479)  routing T_5_29.sp4_r_v_b_47 <X> T_5_29.lc_trk_g3_7
 (22 15)  (256 479)  (256 479)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (260 479)  (260 479)  routing T_5_29.lc_trk_g1_6 <X> T_5_29.wire_logic_cluster/lc_7/in_0
 (27 15)  (261 479)  (261 479)  routing T_5_29.lc_trk_g1_6 <X> T_5_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 479)  (263 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 479)  (265 479)  routing T_5_29.lc_trk_g1_7 <X> T_5_29.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 479)  (266 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (267 479)  (267 479)  routing T_5_29.lc_trk_g2_7 <X> T_5_29.input_2_7
 (35 15)  (269 479)  (269 479)  routing T_5_29.lc_trk_g2_7 <X> T_5_29.input_2_7
 (36 15)  (270 479)  (270 479)  LC_7 Logic Functioning bit
 (37 15)  (271 479)  (271 479)  LC_7 Logic Functioning bit
 (38 15)  (272 479)  (272 479)  LC_7 Logic Functioning bit
 (39 15)  (273 479)  (273 479)  LC_7 Logic Functioning bit
 (40 15)  (274 479)  (274 479)  LC_7 Logic Functioning bit
 (48 15)  (282 479)  (282 479)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_29

 (26 0)  (314 464)  (314 464)  routing T_6_29.lc_trk_g3_5 <X> T_6_29.wire_logic_cluster/lc_0/in_0
 (28 0)  (316 464)  (316 464)  routing T_6_29.lc_trk_g2_5 <X> T_6_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 464)  (317 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 464)  (318 464)  routing T_6_29.lc_trk_g2_5 <X> T_6_29.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 464)  (319 464)  routing T_6_29.lc_trk_g3_6 <X> T_6_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 464)  (320 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 464)  (321 464)  routing T_6_29.lc_trk_g3_6 <X> T_6_29.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 464)  (322 464)  routing T_6_29.lc_trk_g3_6 <X> T_6_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 464)  (324 464)  LC_0 Logic Functioning bit
 (37 0)  (325 464)  (325 464)  LC_0 Logic Functioning bit
 (38 0)  (326 464)  (326 464)  LC_0 Logic Functioning bit
 (39 0)  (327 464)  (327 464)  LC_0 Logic Functioning bit
 (8 1)  (296 465)  (296 465)  routing T_6_29.sp4_h_r_1 <X> T_6_29.sp4_v_b_1
 (27 1)  (315 465)  (315 465)  routing T_6_29.lc_trk_g3_5 <X> T_6_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 465)  (316 465)  routing T_6_29.lc_trk_g3_5 <X> T_6_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 465)  (317 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 465)  (319 465)  routing T_6_29.lc_trk_g3_6 <X> T_6_29.wire_logic_cluster/lc_0/in_3
 (40 1)  (328 465)  (328 465)  LC_0 Logic Functioning bit
 (41 1)  (329 465)  (329 465)  LC_0 Logic Functioning bit
 (42 1)  (330 465)  (330 465)  LC_0 Logic Functioning bit
 (43 1)  (331 465)  (331 465)  LC_0 Logic Functioning bit
 (48 1)  (336 465)  (336 465)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (288 466)  (288 466)  routing T_6_29.glb_netwk_3 <X> T_6_29.wire_logic_cluster/lc_7/clk
 (2 2)  (290 466)  (290 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (302 466)  (302 466)  routing T_6_29.wire_logic_cluster/lc_4/out <X> T_6_29.lc_trk_g0_4
 (15 2)  (303 466)  (303 466)  routing T_6_29.top_op_5 <X> T_6_29.lc_trk_g0_5
 (17 2)  (305 466)  (305 466)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (310 466)  (310 466)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (314 466)  (314 466)  routing T_6_29.lc_trk_g0_5 <X> T_6_29.wire_logic_cluster/lc_1/in_0
 (31 2)  (319 466)  (319 466)  routing T_6_29.lc_trk_g0_4 <X> T_6_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 466)  (320 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (324 466)  (324 466)  LC_1 Logic Functioning bit
 (37 2)  (325 466)  (325 466)  LC_1 Logic Functioning bit
 (38 2)  (326 466)  (326 466)  LC_1 Logic Functioning bit
 (39 2)  (327 466)  (327 466)  LC_1 Logic Functioning bit
 (41 2)  (329 466)  (329 466)  LC_1 Logic Functioning bit
 (43 2)  (331 466)  (331 466)  LC_1 Logic Functioning bit
 (52 2)  (340 466)  (340 466)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (288 467)  (288 467)  routing T_6_29.glb_netwk_3 <X> T_6_29.wire_logic_cluster/lc_7/clk
 (17 3)  (305 467)  (305 467)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (306 467)  (306 467)  routing T_6_29.top_op_5 <X> T_6_29.lc_trk_g0_5
 (21 3)  (309 467)  (309 467)  routing T_6_29.sp4_r_v_b_31 <X> T_6_29.lc_trk_g0_7
 (29 3)  (317 467)  (317 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (324 467)  (324 467)  LC_1 Logic Functioning bit
 (37 3)  (325 467)  (325 467)  LC_1 Logic Functioning bit
 (38 3)  (326 467)  (326 467)  LC_1 Logic Functioning bit
 (39 3)  (327 467)  (327 467)  LC_1 Logic Functioning bit
 (40 3)  (328 467)  (328 467)  LC_1 Logic Functioning bit
 (42 3)  (330 467)  (330 467)  LC_1 Logic Functioning bit
 (25 4)  (313 468)  (313 468)  routing T_6_29.sp4_h_r_10 <X> T_6_29.lc_trk_g1_2
 (26 4)  (314 468)  (314 468)  routing T_6_29.lc_trk_g2_6 <X> T_6_29.wire_logic_cluster/lc_2/in_0
 (31 4)  (319 468)  (319 468)  routing T_6_29.lc_trk_g0_7 <X> T_6_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 468)  (320 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (324 468)  (324 468)  LC_2 Logic Functioning bit
 (38 4)  (326 468)  (326 468)  LC_2 Logic Functioning bit
 (52 4)  (340 468)  (340 468)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (310 469)  (310 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (311 469)  (311 469)  routing T_6_29.sp4_h_r_10 <X> T_6_29.lc_trk_g1_2
 (24 5)  (312 469)  (312 469)  routing T_6_29.sp4_h_r_10 <X> T_6_29.lc_trk_g1_2
 (26 5)  (314 469)  (314 469)  routing T_6_29.lc_trk_g2_6 <X> T_6_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 469)  (316 469)  routing T_6_29.lc_trk_g2_6 <X> T_6_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 469)  (317 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 469)  (319 469)  routing T_6_29.lc_trk_g0_7 <X> T_6_29.wire_logic_cluster/lc_2/in_3
 (37 5)  (325 469)  (325 469)  LC_2 Logic Functioning bit
 (39 5)  (327 469)  (327 469)  LC_2 Logic Functioning bit
 (17 6)  (305 470)  (305 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (314 470)  (314 470)  routing T_6_29.lc_trk_g3_4 <X> T_6_29.wire_logic_cluster/lc_3/in_0
 (28 6)  (316 470)  (316 470)  routing T_6_29.lc_trk_g2_0 <X> T_6_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 470)  (317 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (324 470)  (324 470)  LC_3 Logic Functioning bit
 (38 6)  (326 470)  (326 470)  LC_3 Logic Functioning bit
 (41 6)  (329 470)  (329 470)  LC_3 Logic Functioning bit
 (43 6)  (331 470)  (331 470)  LC_3 Logic Functioning bit
 (18 7)  (306 471)  (306 471)  routing T_6_29.sp4_r_v_b_29 <X> T_6_29.lc_trk_g1_5
 (27 7)  (315 471)  (315 471)  routing T_6_29.lc_trk_g3_4 <X> T_6_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 471)  (316 471)  routing T_6_29.lc_trk_g3_4 <X> T_6_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 471)  (317 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (320 471)  (320 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (321 471)  (321 471)  routing T_6_29.lc_trk_g3_0 <X> T_6_29.input_2_3
 (34 7)  (322 471)  (322 471)  routing T_6_29.lc_trk_g3_0 <X> T_6_29.input_2_3
 (36 7)  (324 471)  (324 471)  LC_3 Logic Functioning bit
 (43 7)  (331 471)  (331 471)  LC_3 Logic Functioning bit
 (5 8)  (293 472)  (293 472)  routing T_6_29.sp4_v_b_6 <X> T_6_29.sp4_h_r_6
 (11 8)  (299 472)  (299 472)  routing T_6_29.sp4_h_r_3 <X> T_6_29.sp4_v_b_8
 (25 8)  (313 472)  (313 472)  routing T_6_29.sp4_v_t_23 <X> T_6_29.lc_trk_g2_2
 (26 8)  (314 472)  (314 472)  routing T_6_29.lc_trk_g1_5 <X> T_6_29.wire_logic_cluster/lc_4/in_0
 (29 8)  (317 472)  (317 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 472)  (318 472)  routing T_6_29.lc_trk_g0_7 <X> T_6_29.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 472)  (319 472)  routing T_6_29.lc_trk_g2_7 <X> T_6_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 472)  (320 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 472)  (321 472)  routing T_6_29.lc_trk_g2_7 <X> T_6_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 472)  (324 472)  LC_4 Logic Functioning bit
 (37 8)  (325 472)  (325 472)  LC_4 Logic Functioning bit
 (38 8)  (326 472)  (326 472)  LC_4 Logic Functioning bit
 (45 8)  (333 472)  (333 472)  LC_4 Logic Functioning bit
 (50 8)  (338 472)  (338 472)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (294 473)  (294 473)  routing T_6_29.sp4_v_b_6 <X> T_6_29.sp4_h_r_6
 (15 9)  (303 473)  (303 473)  routing T_6_29.sp4_v_t_29 <X> T_6_29.lc_trk_g2_0
 (16 9)  (304 473)  (304 473)  routing T_6_29.sp4_v_t_29 <X> T_6_29.lc_trk_g2_0
 (17 9)  (305 473)  (305 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (310 473)  (310 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (311 473)  (311 473)  routing T_6_29.sp4_v_t_23 <X> T_6_29.lc_trk_g2_2
 (25 9)  (313 473)  (313 473)  routing T_6_29.sp4_v_t_23 <X> T_6_29.lc_trk_g2_2
 (27 9)  (315 473)  (315 473)  routing T_6_29.lc_trk_g1_5 <X> T_6_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 473)  (317 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 473)  (318 473)  routing T_6_29.lc_trk_g0_7 <X> T_6_29.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 473)  (319 473)  routing T_6_29.lc_trk_g2_7 <X> T_6_29.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 473)  (324 473)  LC_4 Logic Functioning bit
 (37 9)  (325 473)  (325 473)  LC_4 Logic Functioning bit
 (38 9)  (326 473)  (326 473)  LC_4 Logic Functioning bit
 (39 9)  (327 473)  (327 473)  LC_4 Logic Functioning bit
 (51 9)  (339 473)  (339 473)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (341 473)  (341 473)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (303 474)  (303 474)  routing T_6_29.sp4_h_r_45 <X> T_6_29.lc_trk_g2_5
 (16 10)  (304 474)  (304 474)  routing T_6_29.sp4_h_r_45 <X> T_6_29.lc_trk_g2_5
 (17 10)  (305 474)  (305 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (306 474)  (306 474)  routing T_6_29.sp4_h_r_45 <X> T_6_29.lc_trk_g2_5
 (22 10)  (310 474)  (310 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (28 10)  (316 474)  (316 474)  routing T_6_29.lc_trk_g2_2 <X> T_6_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 474)  (317 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 474)  (320 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 474)  (321 474)  routing T_6_29.lc_trk_g3_3 <X> T_6_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 474)  (322 474)  routing T_6_29.lc_trk_g3_3 <X> T_6_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 474)  (324 474)  LC_5 Logic Functioning bit
 (38 10)  (326 474)  (326 474)  LC_5 Logic Functioning bit
 (41 10)  (329 474)  (329 474)  LC_5 Logic Functioning bit
 (43 10)  (331 474)  (331 474)  LC_5 Logic Functioning bit
 (14 11)  (302 475)  (302 475)  routing T_6_29.sp4_r_v_b_36 <X> T_6_29.lc_trk_g2_4
 (17 11)  (305 475)  (305 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (306 475)  (306 475)  routing T_6_29.sp4_h_r_45 <X> T_6_29.lc_trk_g2_5
 (21 11)  (309 475)  (309 475)  routing T_6_29.sp4_r_v_b_39 <X> T_6_29.lc_trk_g2_7
 (22 11)  (310 475)  (310 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (313 475)  (313 475)  routing T_6_29.sp4_r_v_b_38 <X> T_6_29.lc_trk_g2_6
 (26 11)  (314 475)  (314 475)  routing T_6_29.lc_trk_g1_2 <X> T_6_29.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 475)  (315 475)  routing T_6_29.lc_trk_g1_2 <X> T_6_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 475)  (317 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 475)  (318 475)  routing T_6_29.lc_trk_g2_2 <X> T_6_29.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 475)  (319 475)  routing T_6_29.lc_trk_g3_3 <X> T_6_29.wire_logic_cluster/lc_5/in_3
 (37 11)  (325 475)  (325 475)  LC_5 Logic Functioning bit
 (39 11)  (327 475)  (327 475)  LC_5 Logic Functioning bit
 (41 11)  (329 475)  (329 475)  LC_5 Logic Functioning bit
 (43 11)  (331 475)  (331 475)  LC_5 Logic Functioning bit
 (51 11)  (339 475)  (339 475)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (292 476)  (292 476)  routing T_6_29.sp4_h_l_44 <X> T_6_29.sp4_v_b_9
 (15 12)  (303 476)  (303 476)  routing T_6_29.sp4_h_r_25 <X> T_6_29.lc_trk_g3_1
 (16 12)  (304 476)  (304 476)  routing T_6_29.sp4_h_r_25 <X> T_6_29.lc_trk_g3_1
 (17 12)  (305 476)  (305 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (309 476)  (309 476)  routing T_6_29.sp4_h_r_43 <X> T_6_29.lc_trk_g3_3
 (22 12)  (310 476)  (310 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (311 476)  (311 476)  routing T_6_29.sp4_h_r_43 <X> T_6_29.lc_trk_g3_3
 (24 12)  (312 476)  (312 476)  routing T_6_29.sp4_h_r_43 <X> T_6_29.lc_trk_g3_3
 (5 13)  (293 477)  (293 477)  routing T_6_29.sp4_h_l_44 <X> T_6_29.sp4_v_b_9
 (14 13)  (302 477)  (302 477)  routing T_6_29.sp12_v_b_16 <X> T_6_29.lc_trk_g3_0
 (16 13)  (304 477)  (304 477)  routing T_6_29.sp12_v_b_16 <X> T_6_29.lc_trk_g3_0
 (17 13)  (305 477)  (305 477)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (306 477)  (306 477)  routing T_6_29.sp4_h_r_25 <X> T_6_29.lc_trk_g3_1
 (21 13)  (309 477)  (309 477)  routing T_6_29.sp4_h_r_43 <X> T_6_29.lc_trk_g3_3
 (22 13)  (310 477)  (310 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (311 477)  (311 477)  routing T_6_29.sp4_v_b_42 <X> T_6_29.lc_trk_g3_2
 (24 13)  (312 477)  (312 477)  routing T_6_29.sp4_v_b_42 <X> T_6_29.lc_trk_g3_2
 (0 14)  (288 478)  (288 478)  routing T_6_29.lc_trk_g2_4 <X> T_6_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 478)  (289 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (304 478)  (304 478)  routing T_6_29.sp4_v_b_37 <X> T_6_29.lc_trk_g3_5
 (17 14)  (305 478)  (305 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (306 478)  (306 478)  routing T_6_29.sp4_v_b_37 <X> T_6_29.lc_trk_g3_5
 (25 14)  (313 478)  (313 478)  routing T_6_29.sp4_h_r_46 <X> T_6_29.lc_trk_g3_6
 (27 14)  (315 478)  (315 478)  routing T_6_29.lc_trk_g3_1 <X> T_6_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 478)  (316 478)  routing T_6_29.lc_trk_g3_1 <X> T_6_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 478)  (317 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 478)  (320 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 478)  (321 478)  routing T_6_29.lc_trk_g3_3 <X> T_6_29.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 478)  (322 478)  routing T_6_29.lc_trk_g3_3 <X> T_6_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 478)  (324 478)  LC_7 Logic Functioning bit
 (38 14)  (326 478)  (326 478)  LC_7 Logic Functioning bit
 (41 14)  (329 478)  (329 478)  LC_7 Logic Functioning bit
 (43 14)  (331 478)  (331 478)  LC_7 Logic Functioning bit
 (1 15)  (289 479)  (289 479)  routing T_6_29.lc_trk_g2_4 <X> T_6_29.wire_logic_cluster/lc_7/s_r
 (14 15)  (302 479)  (302 479)  routing T_6_29.sp4_r_v_b_44 <X> T_6_29.lc_trk_g3_4
 (17 15)  (305 479)  (305 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (306 479)  (306 479)  routing T_6_29.sp4_v_b_37 <X> T_6_29.lc_trk_g3_5
 (22 15)  (310 479)  (310 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (311 479)  (311 479)  routing T_6_29.sp4_h_r_46 <X> T_6_29.lc_trk_g3_6
 (24 15)  (312 479)  (312 479)  routing T_6_29.sp4_h_r_46 <X> T_6_29.lc_trk_g3_6
 (25 15)  (313 479)  (313 479)  routing T_6_29.sp4_h_r_46 <X> T_6_29.lc_trk_g3_6
 (26 15)  (314 479)  (314 479)  routing T_6_29.lc_trk_g3_2 <X> T_6_29.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 479)  (315 479)  routing T_6_29.lc_trk_g3_2 <X> T_6_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 479)  (316 479)  routing T_6_29.lc_trk_g3_2 <X> T_6_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 479)  (317 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 479)  (319 479)  routing T_6_29.lc_trk_g3_3 <X> T_6_29.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 479)  (324 479)  LC_7 Logic Functioning bit
 (38 15)  (326 479)  (326 479)  LC_7 Logic Functioning bit
 (40 15)  (328 479)  (328 479)  LC_7 Logic Functioning bit
 (42 15)  (330 479)  (330 479)  LC_7 Logic Functioning bit
 (53 15)  (341 479)  (341 479)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_7_29

 (22 0)  (364 464)  (364 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (365 464)  (365 464)  routing T_7_29.sp4_v_b_19 <X> T_7_29.lc_trk_g0_3
 (24 0)  (366 464)  (366 464)  routing T_7_29.sp4_v_b_19 <X> T_7_29.lc_trk_g0_3
 (26 0)  (368 464)  (368 464)  routing T_7_29.lc_trk_g0_6 <X> T_7_29.wire_logic_cluster/lc_0/in_0
 (29 0)  (371 464)  (371 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 464)  (372 464)  routing T_7_29.lc_trk_g0_5 <X> T_7_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 464)  (374 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 464)  (376 464)  routing T_7_29.lc_trk_g1_2 <X> T_7_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 464)  (378 464)  LC_0 Logic Functioning bit
 (38 0)  (380 464)  (380 464)  LC_0 Logic Functioning bit
 (41 0)  (383 464)  (383 464)  LC_0 Logic Functioning bit
 (43 0)  (385 464)  (385 464)  LC_0 Logic Functioning bit
 (26 1)  (368 465)  (368 465)  routing T_7_29.lc_trk_g0_6 <X> T_7_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 465)  (371 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 465)  (373 465)  routing T_7_29.lc_trk_g1_2 <X> T_7_29.wire_logic_cluster/lc_0/in_3
 (37 1)  (379 465)  (379 465)  LC_0 Logic Functioning bit
 (39 1)  (381 465)  (381 465)  LC_0 Logic Functioning bit
 (41 1)  (383 465)  (383 465)  LC_0 Logic Functioning bit
 (43 1)  (385 465)  (385 465)  LC_0 Logic Functioning bit
 (0 2)  (342 466)  (342 466)  routing T_7_29.glb_netwk_3 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (2 2)  (344 466)  (344 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (359 466)  (359 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (0 3)  (342 467)  (342 467)  routing T_7_29.glb_netwk_3 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (18 3)  (360 467)  (360 467)  routing T_7_29.sp4_r_v_b_29 <X> T_7_29.lc_trk_g0_5
 (22 3)  (364 467)  (364 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (365 467)  (365 467)  routing T_7_29.sp4_h_r_6 <X> T_7_29.lc_trk_g0_6
 (24 3)  (366 467)  (366 467)  routing T_7_29.sp4_h_r_6 <X> T_7_29.lc_trk_g0_6
 (25 3)  (367 467)  (367 467)  routing T_7_29.sp4_h_r_6 <X> T_7_29.lc_trk_g0_6
 (15 4)  (357 468)  (357 468)  routing T_7_29.sp4_h_r_1 <X> T_7_29.lc_trk_g1_1
 (16 4)  (358 468)  (358 468)  routing T_7_29.sp4_h_r_1 <X> T_7_29.lc_trk_g1_1
 (17 4)  (359 468)  (359 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (367 468)  (367 468)  routing T_7_29.sp4_h_r_10 <X> T_7_29.lc_trk_g1_2
 (26 4)  (368 468)  (368 468)  routing T_7_29.lc_trk_g1_5 <X> T_7_29.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 468)  (369 468)  routing T_7_29.lc_trk_g1_6 <X> T_7_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 468)  (371 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 468)  (372 468)  routing T_7_29.lc_trk_g1_6 <X> T_7_29.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 468)  (373 468)  routing T_7_29.lc_trk_g1_4 <X> T_7_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 468)  (374 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 468)  (376 468)  routing T_7_29.lc_trk_g1_4 <X> T_7_29.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 468)  (377 468)  routing T_7_29.lc_trk_g1_7 <X> T_7_29.input_2_2
 (36 4)  (378 468)  (378 468)  LC_2 Logic Functioning bit
 (37 4)  (379 468)  (379 468)  LC_2 Logic Functioning bit
 (38 4)  (380 468)  (380 468)  LC_2 Logic Functioning bit
 (41 4)  (383 468)  (383 468)  LC_2 Logic Functioning bit
 (43 4)  (385 468)  (385 468)  LC_2 Logic Functioning bit
 (8 5)  (350 469)  (350 469)  routing T_7_29.sp4_h_r_4 <X> T_7_29.sp4_v_b_4
 (16 5)  (358 469)  (358 469)  routing T_7_29.sp12_h_r_8 <X> T_7_29.lc_trk_g1_0
 (17 5)  (359 469)  (359 469)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (360 469)  (360 469)  routing T_7_29.sp4_h_r_1 <X> T_7_29.lc_trk_g1_1
 (22 5)  (364 469)  (364 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (365 469)  (365 469)  routing T_7_29.sp4_h_r_10 <X> T_7_29.lc_trk_g1_2
 (24 5)  (366 469)  (366 469)  routing T_7_29.sp4_h_r_10 <X> T_7_29.lc_trk_g1_2
 (27 5)  (369 469)  (369 469)  routing T_7_29.lc_trk_g1_5 <X> T_7_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 469)  (371 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 469)  (372 469)  routing T_7_29.lc_trk_g1_6 <X> T_7_29.wire_logic_cluster/lc_2/in_1
 (32 5)  (374 469)  (374 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (376 469)  (376 469)  routing T_7_29.lc_trk_g1_7 <X> T_7_29.input_2_2
 (35 5)  (377 469)  (377 469)  routing T_7_29.lc_trk_g1_7 <X> T_7_29.input_2_2
 (36 5)  (378 469)  (378 469)  LC_2 Logic Functioning bit
 (39 5)  (381 469)  (381 469)  LC_2 Logic Functioning bit
 (40 5)  (382 469)  (382 469)  LC_2 Logic Functioning bit
 (5 6)  (347 470)  (347 470)  routing T_7_29.sp4_v_b_3 <X> T_7_29.sp4_h_l_38
 (17 6)  (359 470)  (359 470)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 470)  (360 470)  routing T_7_29.wire_logic_cluster/lc_5/out <X> T_7_29.lc_trk_g1_5
 (21 6)  (363 470)  (363 470)  routing T_7_29.wire_logic_cluster/lc_7/out <X> T_7_29.lc_trk_g1_7
 (22 6)  (364 470)  (364 470)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (367 470)  (367 470)  routing T_7_29.sp4_v_t_3 <X> T_7_29.lc_trk_g1_6
 (27 6)  (369 470)  (369 470)  routing T_7_29.lc_trk_g1_1 <X> T_7_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 470)  (371 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 470)  (373 470)  routing T_7_29.lc_trk_g3_5 <X> T_7_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 470)  (374 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 470)  (375 470)  routing T_7_29.lc_trk_g3_5 <X> T_7_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 470)  (376 470)  routing T_7_29.lc_trk_g3_5 <X> T_7_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 470)  (378 470)  LC_3 Logic Functioning bit
 (38 6)  (380 470)  (380 470)  LC_3 Logic Functioning bit
 (41 6)  (383 470)  (383 470)  LC_3 Logic Functioning bit
 (42 6)  (384 470)  (384 470)  LC_3 Logic Functioning bit
 (43 6)  (385 470)  (385 470)  LC_3 Logic Functioning bit
 (15 7)  (357 471)  (357 471)  routing T_7_29.bot_op_4 <X> T_7_29.lc_trk_g1_4
 (17 7)  (359 471)  (359 471)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (364 471)  (364 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (365 471)  (365 471)  routing T_7_29.sp4_v_t_3 <X> T_7_29.lc_trk_g1_6
 (25 7)  (367 471)  (367 471)  routing T_7_29.sp4_v_t_3 <X> T_7_29.lc_trk_g1_6
 (27 7)  (369 471)  (369 471)  routing T_7_29.lc_trk_g1_0 <X> T_7_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 471)  (371 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (374 471)  (374 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (375 471)  (375 471)  routing T_7_29.lc_trk_g3_2 <X> T_7_29.input_2_3
 (34 7)  (376 471)  (376 471)  routing T_7_29.lc_trk_g3_2 <X> T_7_29.input_2_3
 (35 7)  (377 471)  (377 471)  routing T_7_29.lc_trk_g3_2 <X> T_7_29.input_2_3
 (36 7)  (378 471)  (378 471)  LC_3 Logic Functioning bit
 (38 7)  (380 471)  (380 471)  LC_3 Logic Functioning bit
 (42 7)  (384 471)  (384 471)  LC_3 Logic Functioning bit
 (4 8)  (346 472)  (346 472)  routing T_7_29.sp4_h_l_43 <X> T_7_29.sp4_v_b_6
 (8 8)  (350 472)  (350 472)  routing T_7_29.sp4_v_b_1 <X> T_7_29.sp4_h_r_7
 (9 8)  (351 472)  (351 472)  routing T_7_29.sp4_v_b_1 <X> T_7_29.sp4_h_r_7
 (10 8)  (352 472)  (352 472)  routing T_7_29.sp4_v_b_1 <X> T_7_29.sp4_h_r_7
 (31 8)  (373 472)  (373 472)  routing T_7_29.lc_trk_g3_4 <X> T_7_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 472)  (374 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 472)  (375 472)  routing T_7_29.lc_trk_g3_4 <X> T_7_29.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 472)  (376 472)  routing T_7_29.lc_trk_g3_4 <X> T_7_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 472)  (378 472)  LC_4 Logic Functioning bit
 (37 8)  (379 472)  (379 472)  LC_4 Logic Functioning bit
 (39 8)  (381 472)  (381 472)  LC_4 Logic Functioning bit
 (43 8)  (385 472)  (385 472)  LC_4 Logic Functioning bit
 (45 8)  (387 472)  (387 472)  LC_4 Logic Functioning bit
 (50 8)  (392 472)  (392 472)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (347 473)  (347 473)  routing T_7_29.sp4_h_l_43 <X> T_7_29.sp4_v_b_6
 (22 9)  (364 473)  (364 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (365 473)  (365 473)  routing T_7_29.sp4_h_l_15 <X> T_7_29.lc_trk_g2_2
 (24 9)  (366 473)  (366 473)  routing T_7_29.sp4_h_l_15 <X> T_7_29.lc_trk_g2_2
 (25 9)  (367 473)  (367 473)  routing T_7_29.sp4_h_l_15 <X> T_7_29.lc_trk_g2_2
 (27 9)  (369 473)  (369 473)  routing T_7_29.lc_trk_g3_1 <X> T_7_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 473)  (370 473)  routing T_7_29.lc_trk_g3_1 <X> T_7_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 473)  (371 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (378 473)  (378 473)  LC_4 Logic Functioning bit
 (37 9)  (379 473)  (379 473)  LC_4 Logic Functioning bit
 (38 9)  (380 473)  (380 473)  LC_4 Logic Functioning bit
 (42 9)  (384 473)  (384 473)  LC_4 Logic Functioning bit
 (28 10)  (370 474)  (370 474)  routing T_7_29.lc_trk_g2_2 <X> T_7_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 474)  (371 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 474)  (373 474)  routing T_7_29.lc_trk_g1_5 <X> T_7_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 474)  (374 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 474)  (376 474)  routing T_7_29.lc_trk_g1_5 <X> T_7_29.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 474)  (377 474)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.input_2_5
 (37 10)  (379 474)  (379 474)  LC_5 Logic Functioning bit
 (39 10)  (381 474)  (381 474)  LC_5 Logic Functioning bit
 (43 10)  (385 474)  (385 474)  LC_5 Logic Functioning bit
 (45 10)  (387 474)  (387 474)  LC_5 Logic Functioning bit
 (48 10)  (390 474)  (390 474)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (3 11)  (345 475)  (345 475)  routing T_7_29.sp12_v_b_1 <X> T_7_29.sp12_h_l_22
 (4 11)  (346 475)  (346 475)  routing T_7_29.sp4_h_r_10 <X> T_7_29.sp4_h_l_43
 (6 11)  (348 475)  (348 475)  routing T_7_29.sp4_h_r_10 <X> T_7_29.sp4_h_l_43
 (26 11)  (368 475)  (368 475)  routing T_7_29.lc_trk_g0_3 <X> T_7_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 475)  (371 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 475)  (372 475)  routing T_7_29.lc_trk_g2_2 <X> T_7_29.wire_logic_cluster/lc_5/in_1
 (32 11)  (374 475)  (374 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (375 475)  (375 475)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.input_2_5
 (34 11)  (376 475)  (376 475)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.input_2_5
 (35 11)  (377 475)  (377 475)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.input_2_5
 (36 11)  (378 475)  (378 475)  LC_5 Logic Functioning bit
 (37 11)  (379 475)  (379 475)  LC_5 Logic Functioning bit
 (39 11)  (381 475)  (381 475)  LC_5 Logic Functioning bit
 (17 12)  (359 476)  (359 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (368 476)  (368 476)  routing T_7_29.lc_trk_g1_5 <X> T_7_29.wire_logic_cluster/lc_6/in_0
 (32 12)  (374 476)  (374 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (378 476)  (378 476)  LC_6 Logic Functioning bit
 (38 12)  (380 476)  (380 476)  LC_6 Logic Functioning bit
 (22 13)  (364 477)  (364 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (367 477)  (367 477)  routing T_7_29.sp4_r_v_b_42 <X> T_7_29.lc_trk_g3_2
 (27 13)  (369 477)  (369 477)  routing T_7_29.lc_trk_g1_5 <X> T_7_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 477)  (371 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 477)  (373 477)  routing T_7_29.lc_trk_g0_3 <X> T_7_29.wire_logic_cluster/lc_6/in_3
 (37 13)  (379 477)  (379 477)  LC_6 Logic Functioning bit
 (39 13)  (381 477)  (381 477)  LC_6 Logic Functioning bit
 (11 14)  (353 478)  (353 478)  routing T_7_29.sp4_h_l_43 <X> T_7_29.sp4_v_t_46
 (14 14)  (356 478)  (356 478)  routing T_7_29.wire_logic_cluster/lc_4/out <X> T_7_29.lc_trk_g3_4
 (15 14)  (357 478)  (357 478)  routing T_7_29.sp4_v_t_32 <X> T_7_29.lc_trk_g3_5
 (16 14)  (358 478)  (358 478)  routing T_7_29.sp4_v_t_32 <X> T_7_29.lc_trk_g3_5
 (17 14)  (359 478)  (359 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (367 478)  (367 478)  routing T_7_29.sp12_v_b_6 <X> T_7_29.lc_trk_g3_6
 (26 14)  (368 478)  (368 478)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_7/in_0
 (28 14)  (370 478)  (370 478)  routing T_7_29.lc_trk_g2_2 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 478)  (371 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 478)  (373 478)  routing T_7_29.lc_trk_g1_7 <X> T_7_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 478)  (374 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 478)  (376 478)  routing T_7_29.lc_trk_g1_7 <X> T_7_29.wire_logic_cluster/lc_7/in_3
 (37 14)  (379 478)  (379 478)  LC_7 Logic Functioning bit
 (38 14)  (380 478)  (380 478)  LC_7 Logic Functioning bit
 (39 14)  (381 478)  (381 478)  LC_7 Logic Functioning bit
 (43 14)  (385 478)  (385 478)  LC_7 Logic Functioning bit
 (45 14)  (387 478)  (387 478)  LC_7 Logic Functioning bit
 (50 14)  (392 478)  (392 478)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (359 479)  (359 479)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (364 479)  (364 479)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (366 479)  (366 479)  routing T_7_29.sp12_v_b_6 <X> T_7_29.lc_trk_g3_6
 (25 15)  (367 479)  (367 479)  routing T_7_29.sp12_v_b_6 <X> T_7_29.lc_trk_g3_6
 (26 15)  (368 479)  (368 479)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 479)  (369 479)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 479)  (370 479)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 479)  (371 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 479)  (372 479)  routing T_7_29.lc_trk_g2_2 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 479)  (373 479)  routing T_7_29.lc_trk_g1_7 <X> T_7_29.wire_logic_cluster/lc_7/in_3
 (37 15)  (379 479)  (379 479)  LC_7 Logic Functioning bit
 (39 15)  (381 479)  (381 479)  LC_7 Logic Functioning bit
 (52 15)  (394 479)  (394 479)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


RAM_Tile_8_29

 (9 2)  (405 466)  (405 466)  routing T_8_29.sp4_h_r_10 <X> T_8_29.sp4_h_l_36
 (10 2)  (406 466)  (406 466)  routing T_8_29.sp4_h_r_10 <X> T_8_29.sp4_h_l_36
 (10 8)  (406 472)  (406 472)  routing T_8_29.sp4_v_t_39 <X> T_8_29.sp4_h_r_7
 (13 9)  (409 473)  (409 473)  routing T_8_29.sp4_v_t_38 <X> T_8_29.sp4_h_r_8
 (10 13)  (406 477)  (406 477)  routing T_8_29.sp4_h_r_5 <X> T_8_29.sp4_v_b_10
 (11 14)  (407 478)  (407 478)  routing T_8_29.sp4_h_r_5 <X> T_8_29.sp4_v_t_46
 (13 14)  (409 478)  (409 478)  routing T_8_29.sp4_h_r_5 <X> T_8_29.sp4_v_t_46
 (12 15)  (408 479)  (408 479)  routing T_8_29.sp4_h_r_5 <X> T_8_29.sp4_v_t_46


LogicTile_9_29

 (14 0)  (452 464)  (452 464)  routing T_9_29.bnr_op_0 <X> T_9_29.lc_trk_g0_0
 (14 1)  (452 465)  (452 465)  routing T_9_29.bnr_op_0 <X> T_9_29.lc_trk_g0_0
 (17 1)  (455 465)  (455 465)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (460 465)  (460 465)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (462 465)  (462 465)  routing T_9_29.bot_op_2 <X> T_9_29.lc_trk_g0_2
 (0 2)  (438 466)  (438 466)  routing T_9_29.glb_netwk_3 <X> T_9_29.wire_logic_cluster/lc_7/clk
 (2 2)  (440 466)  (440 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (454 466)  (454 466)  routing T_9_29.sp4_v_b_5 <X> T_9_29.lc_trk_g0_5
 (17 2)  (455 466)  (455 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (456 466)  (456 466)  routing T_9_29.sp4_v_b_5 <X> T_9_29.lc_trk_g0_5
 (25 2)  (463 466)  (463 466)  routing T_9_29.sp4_v_t_3 <X> T_9_29.lc_trk_g0_6
 (29 2)  (467 466)  (467 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 466)  (469 466)  routing T_9_29.lc_trk_g0_6 <X> T_9_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 466)  (470 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 466)  (474 466)  LC_1 Logic Functioning bit
 (37 2)  (475 466)  (475 466)  LC_1 Logic Functioning bit
 (38 2)  (476 466)  (476 466)  LC_1 Logic Functioning bit
 (39 2)  (477 466)  (477 466)  LC_1 Logic Functioning bit
 (0 3)  (438 467)  (438 467)  routing T_9_29.glb_netwk_3 <X> T_9_29.wire_logic_cluster/lc_7/clk
 (11 3)  (449 467)  (449 467)  routing T_9_29.sp4_h_r_2 <X> T_9_29.sp4_h_l_39
 (22 3)  (460 467)  (460 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (461 467)  (461 467)  routing T_9_29.sp4_v_t_3 <X> T_9_29.lc_trk_g0_6
 (25 3)  (463 467)  (463 467)  routing T_9_29.sp4_v_t_3 <X> T_9_29.lc_trk_g0_6
 (27 3)  (465 467)  (465 467)  routing T_9_29.lc_trk_g1_0 <X> T_9_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 467)  (467 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 467)  (468 467)  routing T_9_29.lc_trk_g0_2 <X> T_9_29.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 467)  (469 467)  routing T_9_29.lc_trk_g0_6 <X> T_9_29.wire_logic_cluster/lc_1/in_3
 (40 3)  (478 467)  (478 467)  LC_1 Logic Functioning bit
 (41 3)  (479 467)  (479 467)  LC_1 Logic Functioning bit
 (42 3)  (480 467)  (480 467)  LC_1 Logic Functioning bit
 (43 3)  (481 467)  (481 467)  LC_1 Logic Functioning bit
 (51 3)  (489 467)  (489 467)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (443 468)  (443 468)  routing T_9_29.sp4_v_b_3 <X> T_9_29.sp4_h_r_3
 (21 4)  (459 468)  (459 468)  routing T_9_29.sp4_v_b_11 <X> T_9_29.lc_trk_g1_3
 (22 4)  (460 468)  (460 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (461 468)  (461 468)  routing T_9_29.sp4_v_b_11 <X> T_9_29.lc_trk_g1_3
 (26 4)  (464 468)  (464 468)  routing T_9_29.lc_trk_g0_6 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 468)  (465 468)  routing T_9_29.lc_trk_g1_0 <X> T_9_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 468)  (467 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 468)  (470 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 468)  (472 468)  routing T_9_29.lc_trk_g1_2 <X> T_9_29.wire_logic_cluster/lc_2/in_3
 (38 4)  (476 468)  (476 468)  LC_2 Logic Functioning bit
 (39 4)  (477 468)  (477 468)  LC_2 Logic Functioning bit
 (42 4)  (480 468)  (480 468)  LC_2 Logic Functioning bit
 (43 4)  (481 468)  (481 468)  LC_2 Logic Functioning bit
 (6 5)  (444 469)  (444 469)  routing T_9_29.sp4_v_b_3 <X> T_9_29.sp4_h_r_3
 (15 5)  (453 469)  (453 469)  routing T_9_29.bot_op_0 <X> T_9_29.lc_trk_g1_0
 (17 5)  (455 469)  (455 469)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (459 469)  (459 469)  routing T_9_29.sp4_v_b_11 <X> T_9_29.lc_trk_g1_3
 (22 5)  (460 469)  (460 469)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (462 469)  (462 469)  routing T_9_29.top_op_2 <X> T_9_29.lc_trk_g1_2
 (25 5)  (463 469)  (463 469)  routing T_9_29.top_op_2 <X> T_9_29.lc_trk_g1_2
 (26 5)  (464 469)  (464 469)  routing T_9_29.lc_trk_g0_6 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 469)  (467 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 469)  (469 469)  routing T_9_29.lc_trk_g1_2 <X> T_9_29.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 469)  (470 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (471 469)  (471 469)  routing T_9_29.lc_trk_g2_0 <X> T_9_29.input_2_2
 (36 5)  (474 469)  (474 469)  LC_2 Logic Functioning bit
 (37 5)  (475 469)  (475 469)  LC_2 Logic Functioning bit
 (40 5)  (478 469)  (478 469)  LC_2 Logic Functioning bit
 (41 5)  (479 469)  (479 469)  LC_2 Logic Functioning bit
 (14 6)  (452 470)  (452 470)  routing T_9_29.sp4_v_t_1 <X> T_9_29.lc_trk_g1_4
 (21 6)  (459 470)  (459 470)  routing T_9_29.sp4_h_l_2 <X> T_9_29.lc_trk_g1_7
 (22 6)  (460 470)  (460 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (461 470)  (461 470)  routing T_9_29.sp4_h_l_2 <X> T_9_29.lc_trk_g1_7
 (24 6)  (462 470)  (462 470)  routing T_9_29.sp4_h_l_2 <X> T_9_29.lc_trk_g1_7
 (26 6)  (464 470)  (464 470)  routing T_9_29.lc_trk_g3_6 <X> T_9_29.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 470)  (467 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 470)  (470 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 470)  (471 470)  routing T_9_29.lc_trk_g3_3 <X> T_9_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 470)  (472 470)  routing T_9_29.lc_trk_g3_3 <X> T_9_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 470)  (474 470)  LC_3 Logic Functioning bit
 (38 6)  (476 470)  (476 470)  LC_3 Logic Functioning bit
 (39 6)  (477 470)  (477 470)  LC_3 Logic Functioning bit
 (40 6)  (478 470)  (478 470)  LC_3 Logic Functioning bit
 (45 6)  (483 470)  (483 470)  LC_3 Logic Functioning bit
 (50 6)  (488 470)  (488 470)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (452 471)  (452 471)  routing T_9_29.sp4_v_t_1 <X> T_9_29.lc_trk_g1_4
 (16 7)  (454 471)  (454 471)  routing T_9_29.sp4_v_t_1 <X> T_9_29.lc_trk_g1_4
 (17 7)  (455 471)  (455 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 7)  (464 471)  (464 471)  routing T_9_29.lc_trk_g3_6 <X> T_9_29.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 471)  (465 471)  routing T_9_29.lc_trk_g3_6 <X> T_9_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 471)  (466 471)  routing T_9_29.lc_trk_g3_6 <X> T_9_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 471)  (467 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 471)  (469 471)  routing T_9_29.lc_trk_g3_3 <X> T_9_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 471)  (474 471)  LC_3 Logic Functioning bit
 (37 7)  (475 471)  (475 471)  LC_3 Logic Functioning bit
 (38 7)  (476 471)  (476 471)  LC_3 Logic Functioning bit
 (42 7)  (480 471)  (480 471)  LC_3 Logic Functioning bit
 (47 7)  (485 471)  (485 471)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (9 8)  (447 472)  (447 472)  routing T_9_29.sp4_v_t_42 <X> T_9_29.sp4_h_r_7
 (21 8)  (459 472)  (459 472)  routing T_9_29.sp4_h_r_43 <X> T_9_29.lc_trk_g2_3
 (22 8)  (460 472)  (460 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (461 472)  (461 472)  routing T_9_29.sp4_h_r_43 <X> T_9_29.lc_trk_g2_3
 (24 8)  (462 472)  (462 472)  routing T_9_29.sp4_h_r_43 <X> T_9_29.lc_trk_g2_3
 (27 8)  (465 472)  (465 472)  routing T_9_29.lc_trk_g1_4 <X> T_9_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 472)  (467 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 472)  (468 472)  routing T_9_29.lc_trk_g1_4 <X> T_9_29.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 472)  (469 472)  routing T_9_29.lc_trk_g2_5 <X> T_9_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 472)  (470 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 472)  (471 472)  routing T_9_29.lc_trk_g2_5 <X> T_9_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 472)  (474 472)  LC_4 Logic Functioning bit
 (37 8)  (475 472)  (475 472)  LC_4 Logic Functioning bit
 (38 8)  (476 472)  (476 472)  LC_4 Logic Functioning bit
 (39 8)  (477 472)  (477 472)  LC_4 Logic Functioning bit
 (15 9)  (453 473)  (453 473)  routing T_9_29.tnr_op_0 <X> T_9_29.lc_trk_g2_0
 (17 9)  (455 473)  (455 473)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (459 473)  (459 473)  routing T_9_29.sp4_h_r_43 <X> T_9_29.lc_trk_g2_3
 (26 9)  (464 473)  (464 473)  routing T_9_29.lc_trk_g1_3 <X> T_9_29.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 473)  (465 473)  routing T_9_29.lc_trk_g1_3 <X> T_9_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 473)  (467 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (40 9)  (478 473)  (478 473)  LC_4 Logic Functioning bit
 (41 9)  (479 473)  (479 473)  LC_4 Logic Functioning bit
 (42 9)  (480 473)  (480 473)  LC_4 Logic Functioning bit
 (43 9)  (481 473)  (481 473)  LC_4 Logic Functioning bit
 (16 10)  (454 474)  (454 474)  routing T_9_29.sp12_v_t_10 <X> T_9_29.lc_trk_g2_5
 (17 10)  (455 474)  (455 474)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (459 474)  (459 474)  routing T_9_29.wire_logic_cluster/lc_7/out <X> T_9_29.lc_trk_g2_7
 (22 10)  (460 474)  (460 474)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (466 474)  (466 474)  routing T_9_29.lc_trk_g2_4 <X> T_9_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 474)  (467 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 474)  (468 474)  routing T_9_29.lc_trk_g2_4 <X> T_9_29.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 474)  (469 474)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 474)  (470 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 474)  (471 474)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 474)  (472 474)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.wire_logic_cluster/lc_5/in_3
 (38 10)  (476 474)  (476 474)  LC_5 Logic Functioning bit
 (39 10)  (477 474)  (477 474)  LC_5 Logic Functioning bit
 (42 10)  (480 474)  (480 474)  LC_5 Logic Functioning bit
 (43 10)  (481 474)  (481 474)  LC_5 Logic Functioning bit
 (50 10)  (488 474)  (488 474)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (454 475)  (454 475)  routing T_9_29.sp12_v_b_12 <X> T_9_29.lc_trk_g2_4
 (17 11)  (455 475)  (455 475)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (460 475)  (460 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (464 475)  (464 475)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 475)  (465 475)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 475)  (466 475)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 475)  (467 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 475)  (469 475)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 475)  (474 475)  LC_5 Logic Functioning bit
 (37 11)  (475 475)  (475 475)  LC_5 Logic Functioning bit
 (40 11)  (478 475)  (478 475)  LC_5 Logic Functioning bit
 (41 11)  (479 475)  (479 475)  LC_5 Logic Functioning bit
 (53 11)  (491 475)  (491 475)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (21 12)  (459 476)  (459 476)  routing T_9_29.wire_logic_cluster/lc_3/out <X> T_9_29.lc_trk_g3_3
 (22 12)  (460 476)  (460 476)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (28 12)  (466 476)  (466 476)  routing T_9_29.lc_trk_g2_3 <X> T_9_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 476)  (467 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 476)  (469 476)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 476)  (470 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 476)  (471 476)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 476)  (474 476)  LC_6 Logic Functioning bit
 (39 12)  (477 476)  (477 476)  LC_6 Logic Functioning bit
 (41 12)  (479 476)  (479 476)  LC_6 Logic Functioning bit
 (42 12)  (480 476)  (480 476)  LC_6 Logic Functioning bit
 (50 12)  (488 476)  (488 476)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (460 477)  (460 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (468 477)  (468 477)  routing T_9_29.lc_trk_g2_3 <X> T_9_29.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 477)  (469 477)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 477)  (474 477)  LC_6 Logic Functioning bit
 (39 13)  (477 477)  (477 477)  LC_6 Logic Functioning bit
 (41 13)  (479 477)  (479 477)  LC_6 Logic Functioning bit
 (42 13)  (480 477)  (480 477)  LC_6 Logic Functioning bit
 (46 13)  (484 477)  (484 477)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (22 14)  (460 478)  (460 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (461 478)  (461 478)  routing T_9_29.sp4_h_r_31 <X> T_9_29.lc_trk_g3_7
 (24 14)  (462 478)  (462 478)  routing T_9_29.sp4_h_r_31 <X> T_9_29.lc_trk_g3_7
 (26 14)  (464 478)  (464 478)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 478)  (465 478)  routing T_9_29.lc_trk_g1_7 <X> T_9_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 478)  (467 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 478)  (468 478)  routing T_9_29.lc_trk_g1_7 <X> T_9_29.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 478)  (469 478)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 478)  (470 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 478)  (471 478)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 478)  (473 478)  routing T_9_29.lc_trk_g0_5 <X> T_9_29.input_2_7
 (36 14)  (474 478)  (474 478)  LC_7 Logic Functioning bit
 (37 14)  (475 478)  (475 478)  LC_7 Logic Functioning bit
 (38 14)  (476 478)  (476 478)  LC_7 Logic Functioning bit
 (41 14)  (479 478)  (479 478)  LC_7 Logic Functioning bit
 (43 14)  (481 478)  (481 478)  LC_7 Logic Functioning bit
 (45 14)  (483 478)  (483 478)  LC_7 Logic Functioning bit
 (46 14)  (484 478)  (484 478)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (21 15)  (459 479)  (459 479)  routing T_9_29.sp4_h_r_31 <X> T_9_29.lc_trk_g3_7
 (22 15)  (460 479)  (460 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (464 479)  (464 479)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 479)  (466 479)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 479)  (467 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 479)  (468 479)  routing T_9_29.lc_trk_g1_7 <X> T_9_29.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 479)  (469 479)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 479)  (470 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (475 479)  (475 479)  LC_7 Logic Functioning bit
 (40 15)  (478 479)  (478 479)  LC_7 Logic Functioning bit
 (42 15)  (480 479)  (480 479)  LC_7 Logic Functioning bit


LogicTile_10_29

 (9 0)  (501 464)  (501 464)  routing T_10_29.sp4_v_t_36 <X> T_10_29.sp4_h_r_1
 (22 0)  (514 464)  (514 464)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (516 464)  (516 464)  routing T_10_29.top_op_3 <X> T_10_29.lc_trk_g0_3
 (25 0)  (517 464)  (517 464)  routing T_10_29.sp4_v_b_10 <X> T_10_29.lc_trk_g0_2
 (26 0)  (518 464)  (518 464)  routing T_10_29.lc_trk_g3_7 <X> T_10_29.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 464)  (519 464)  routing T_10_29.lc_trk_g1_6 <X> T_10_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 464)  (521 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 464)  (522 464)  routing T_10_29.lc_trk_g1_6 <X> T_10_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 464)  (524 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 464)  (525 464)  routing T_10_29.lc_trk_g2_3 <X> T_10_29.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 464)  (527 464)  routing T_10_29.lc_trk_g1_5 <X> T_10_29.input_2_0
 (38 0)  (530 464)  (530 464)  LC_0 Logic Functioning bit
 (39 0)  (531 464)  (531 464)  LC_0 Logic Functioning bit
 (42 0)  (534 464)  (534 464)  LC_0 Logic Functioning bit
 (43 0)  (535 464)  (535 464)  LC_0 Logic Functioning bit
 (15 1)  (507 465)  (507 465)  routing T_10_29.bot_op_0 <X> T_10_29.lc_trk_g0_0
 (17 1)  (509 465)  (509 465)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (513 465)  (513 465)  routing T_10_29.top_op_3 <X> T_10_29.lc_trk_g0_3
 (22 1)  (514 465)  (514 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (515 465)  (515 465)  routing T_10_29.sp4_v_b_10 <X> T_10_29.lc_trk_g0_2
 (25 1)  (517 465)  (517 465)  routing T_10_29.sp4_v_b_10 <X> T_10_29.lc_trk_g0_2
 (26 1)  (518 465)  (518 465)  routing T_10_29.lc_trk_g3_7 <X> T_10_29.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 465)  (519 465)  routing T_10_29.lc_trk_g3_7 <X> T_10_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 465)  (520 465)  routing T_10_29.lc_trk_g3_7 <X> T_10_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 465)  (521 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 465)  (522 465)  routing T_10_29.lc_trk_g1_6 <X> T_10_29.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 465)  (523 465)  routing T_10_29.lc_trk_g2_3 <X> T_10_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 465)  (524 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (526 465)  (526 465)  routing T_10_29.lc_trk_g1_5 <X> T_10_29.input_2_0
 (36 1)  (528 465)  (528 465)  LC_0 Logic Functioning bit
 (37 1)  (529 465)  (529 465)  LC_0 Logic Functioning bit
 (40 1)  (532 465)  (532 465)  LC_0 Logic Functioning bit
 (41 1)  (533 465)  (533 465)  LC_0 Logic Functioning bit
 (0 2)  (492 466)  (492 466)  routing T_10_29.glb_netwk_3 <X> T_10_29.wire_logic_cluster/lc_7/clk
 (2 2)  (494 466)  (494 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (498 466)  (498 466)  routing T_10_29.sp4_v_b_9 <X> T_10_29.sp4_v_t_37
 (8 2)  (500 466)  (500 466)  routing T_10_29.sp4_v_t_36 <X> T_10_29.sp4_h_l_36
 (9 2)  (501 466)  (501 466)  routing T_10_29.sp4_v_t_36 <X> T_10_29.sp4_h_l_36
 (25 2)  (517 466)  (517 466)  routing T_10_29.sp4_v_b_6 <X> T_10_29.lc_trk_g0_6
 (31 2)  (523 466)  (523 466)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 466)  (524 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 466)  (525 466)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 466)  (526 466)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.wire_logic_cluster/lc_1/in_3
 (38 2)  (530 466)  (530 466)  LC_1 Logic Functioning bit
 (39 2)  (531 466)  (531 466)  LC_1 Logic Functioning bit
 (42 2)  (534 466)  (534 466)  LC_1 Logic Functioning bit
 (43 2)  (535 466)  (535 466)  LC_1 Logic Functioning bit
 (50 2)  (542 466)  (542 466)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (492 467)  (492 467)  routing T_10_29.glb_netwk_3 <X> T_10_29.wire_logic_cluster/lc_7/clk
 (5 3)  (497 467)  (497 467)  routing T_10_29.sp4_v_b_9 <X> T_10_29.sp4_v_t_37
 (15 3)  (507 467)  (507 467)  routing T_10_29.sp4_v_t_9 <X> T_10_29.lc_trk_g0_4
 (16 3)  (508 467)  (508 467)  routing T_10_29.sp4_v_t_9 <X> T_10_29.lc_trk_g0_4
 (17 3)  (509 467)  (509 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (514 467)  (514 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (515 467)  (515 467)  routing T_10_29.sp4_v_b_6 <X> T_10_29.lc_trk_g0_6
 (38 3)  (530 467)  (530 467)  LC_1 Logic Functioning bit
 (39 3)  (531 467)  (531 467)  LC_1 Logic Functioning bit
 (42 3)  (534 467)  (534 467)  LC_1 Logic Functioning bit
 (43 3)  (535 467)  (535 467)  LC_1 Logic Functioning bit
 (29 4)  (521 468)  (521 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 468)  (523 468)  routing T_10_29.lc_trk_g3_6 <X> T_10_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 468)  (524 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 468)  (525 468)  routing T_10_29.lc_trk_g3_6 <X> T_10_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 468)  (526 468)  routing T_10_29.lc_trk_g3_6 <X> T_10_29.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 468)  (527 468)  routing T_10_29.lc_trk_g2_4 <X> T_10_29.input_2_2
 (36 4)  (528 468)  (528 468)  LC_2 Logic Functioning bit
 (37 4)  (529 468)  (529 468)  LC_2 Logic Functioning bit
 (38 4)  (530 468)  (530 468)  LC_2 Logic Functioning bit
 (41 4)  (533 468)  (533 468)  LC_2 Logic Functioning bit
 (43 4)  (535 468)  (535 468)  LC_2 Logic Functioning bit
 (15 5)  (507 469)  (507 469)  routing T_10_29.bot_op_0 <X> T_10_29.lc_trk_g1_0
 (17 5)  (509 469)  (509 469)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (518 469)  (518 469)  routing T_10_29.lc_trk_g2_2 <X> T_10_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 469)  (520 469)  routing T_10_29.lc_trk_g2_2 <X> T_10_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 469)  (521 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 469)  (522 469)  routing T_10_29.lc_trk_g0_3 <X> T_10_29.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 469)  (523 469)  routing T_10_29.lc_trk_g3_6 <X> T_10_29.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 469)  (524 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (525 469)  (525 469)  routing T_10_29.lc_trk_g2_4 <X> T_10_29.input_2_2
 (36 5)  (528 469)  (528 469)  LC_2 Logic Functioning bit
 (39 5)  (531 469)  (531 469)  LC_2 Logic Functioning bit
 (40 5)  (532 469)  (532 469)  LC_2 Logic Functioning bit
 (47 5)  (539 469)  (539 469)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (13 6)  (505 470)  (505 470)  routing T_10_29.sp4_v_b_5 <X> T_10_29.sp4_v_t_40
 (14 6)  (506 470)  (506 470)  routing T_10_29.wire_logic_cluster/lc_4/out <X> T_10_29.lc_trk_g1_4
 (17 6)  (509 470)  (509 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (513 470)  (513 470)  routing T_10_29.wire_logic_cluster/lc_7/out <X> T_10_29.lc_trk_g1_7
 (22 6)  (514 470)  (514 470)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (517 470)  (517 470)  routing T_10_29.lft_op_6 <X> T_10_29.lc_trk_g1_6
 (29 6)  (521 470)  (521 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 470)  (522 470)  routing T_10_29.lc_trk_g0_4 <X> T_10_29.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 470)  (523 470)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 470)  (524 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 470)  (525 470)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 470)  (526 470)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.wire_logic_cluster/lc_3/in_3
 (38 6)  (530 470)  (530 470)  LC_3 Logic Functioning bit
 (39 6)  (531 470)  (531 470)  LC_3 Logic Functioning bit
 (42 6)  (534 470)  (534 470)  LC_3 Logic Functioning bit
 (43 6)  (535 470)  (535 470)  LC_3 Logic Functioning bit
 (53 6)  (545 470)  (545 470)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (509 471)  (509 471)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (514 471)  (514 471)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (516 471)  (516 471)  routing T_10_29.lft_op_6 <X> T_10_29.lc_trk_g1_6
 (26 7)  (518 471)  (518 471)  routing T_10_29.lc_trk_g2_3 <X> T_10_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 471)  (520 471)  routing T_10_29.lc_trk_g2_3 <X> T_10_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 471)  (521 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 471)  (524 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (525 471)  (525 471)  routing T_10_29.lc_trk_g2_1 <X> T_10_29.input_2_3
 (36 7)  (528 471)  (528 471)  LC_3 Logic Functioning bit
 (37 7)  (529 471)  (529 471)  LC_3 Logic Functioning bit
 (40 7)  (532 471)  (532 471)  LC_3 Logic Functioning bit
 (41 7)  (533 471)  (533 471)  LC_3 Logic Functioning bit
 (17 8)  (509 472)  (509 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (513 472)  (513 472)  routing T_10_29.rgt_op_3 <X> T_10_29.lc_trk_g2_3
 (22 8)  (514 472)  (514 472)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (516 472)  (516 472)  routing T_10_29.rgt_op_3 <X> T_10_29.lc_trk_g2_3
 (26 8)  (518 472)  (518 472)  routing T_10_29.lc_trk_g2_6 <X> T_10_29.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 472)  (520 472)  routing T_10_29.lc_trk_g2_7 <X> T_10_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 472)  (521 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 472)  (522 472)  routing T_10_29.lc_trk_g2_7 <X> T_10_29.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 472)  (523 472)  routing T_10_29.lc_trk_g1_4 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 472)  (524 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 472)  (526 472)  routing T_10_29.lc_trk_g1_4 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 472)  (528 472)  LC_4 Logic Functioning bit
 (37 8)  (529 472)  (529 472)  LC_4 Logic Functioning bit
 (45 8)  (537 472)  (537 472)  LC_4 Logic Functioning bit
 (22 9)  (514 473)  (514 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (518 473)  (518 473)  routing T_10_29.lc_trk_g2_6 <X> T_10_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 473)  (520 473)  routing T_10_29.lc_trk_g2_6 <X> T_10_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 473)  (521 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 473)  (522 473)  routing T_10_29.lc_trk_g2_7 <X> T_10_29.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 473)  (524 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (528 473)  (528 473)  LC_4 Logic Functioning bit
 (37 9)  (529 473)  (529 473)  LC_4 Logic Functioning bit
 (38 9)  (530 473)  (530 473)  LC_4 Logic Functioning bit
 (39 9)  (531 473)  (531 473)  LC_4 Logic Functioning bit
 (40 9)  (532 473)  (532 473)  LC_4 Logic Functioning bit
 (41 9)  (533 473)  (533 473)  LC_4 Logic Functioning bit
 (4 10)  (496 474)  (496 474)  routing T_10_29.sp4_v_b_6 <X> T_10_29.sp4_v_t_43
 (22 10)  (514 474)  (514 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (29 10)  (521 474)  (521 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 474)  (522 474)  routing T_10_29.lc_trk_g0_6 <X> T_10_29.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 474)  (524 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (529 474)  (529 474)  LC_5 Logic Functioning bit
 (39 10)  (531 474)  (531 474)  LC_5 Logic Functioning bit
 (41 10)  (533 474)  (533 474)  LC_5 Logic Functioning bit
 (43 10)  (535 474)  (535 474)  LC_5 Logic Functioning bit
 (17 11)  (509 475)  (509 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (514 475)  (514 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (515 475)  (515 475)  routing T_10_29.sp4_v_b_46 <X> T_10_29.lc_trk_g2_6
 (24 11)  (516 475)  (516 475)  routing T_10_29.sp4_v_b_46 <X> T_10_29.lc_trk_g2_6
 (30 11)  (522 475)  (522 475)  routing T_10_29.lc_trk_g0_6 <X> T_10_29.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 475)  (523 475)  routing T_10_29.lc_trk_g0_2 <X> T_10_29.wire_logic_cluster/lc_5/in_3
 (37 11)  (529 475)  (529 475)  LC_5 Logic Functioning bit
 (39 11)  (531 475)  (531 475)  LC_5 Logic Functioning bit
 (41 11)  (533 475)  (533 475)  LC_5 Logic Functioning bit
 (43 11)  (535 475)  (535 475)  LC_5 Logic Functioning bit
 (14 12)  (506 476)  (506 476)  routing T_10_29.wire_logic_cluster/lc_0/out <X> T_10_29.lc_trk_g3_0
 (17 12)  (509 476)  (509 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (518 476)  (518 476)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 476)  (520 476)  routing T_10_29.lc_trk_g2_1 <X> T_10_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 476)  (521 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 476)  (524 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 476)  (525 476)  routing T_10_29.lc_trk_g3_0 <X> T_10_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 476)  (526 476)  routing T_10_29.lc_trk_g3_0 <X> T_10_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 476)  (528 476)  LC_6 Logic Functioning bit
 (37 12)  (529 476)  (529 476)  LC_6 Logic Functioning bit
 (38 12)  (530 476)  (530 476)  LC_6 Logic Functioning bit
 (39 12)  (531 476)  (531 476)  LC_6 Logic Functioning bit
 (17 13)  (509 477)  (509 477)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (27 13)  (519 477)  (519 477)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 477)  (520 477)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 477)  (521 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (40 13)  (532 477)  (532 477)  LC_6 Logic Functioning bit
 (41 13)  (533 477)  (533 477)  LC_6 Logic Functioning bit
 (42 13)  (534 477)  (534 477)  LC_6 Logic Functioning bit
 (43 13)  (535 477)  (535 477)  LC_6 Logic Functioning bit
 (10 14)  (502 478)  (502 478)  routing T_10_29.sp4_v_b_5 <X> T_10_29.sp4_h_l_47
 (11 14)  (503 478)  (503 478)  routing T_10_29.sp4_h_l_43 <X> T_10_29.sp4_v_t_46
 (15 14)  (507 478)  (507 478)  routing T_10_29.tnl_op_5 <X> T_10_29.lc_trk_g3_5
 (17 14)  (509 478)  (509 478)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (514 478)  (514 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (515 478)  (515 478)  routing T_10_29.sp4_h_r_31 <X> T_10_29.lc_trk_g3_7
 (24 14)  (516 478)  (516 478)  routing T_10_29.sp4_h_r_31 <X> T_10_29.lc_trk_g3_7
 (25 14)  (517 478)  (517 478)  routing T_10_29.rgt_op_6 <X> T_10_29.lc_trk_g3_6
 (27 14)  (519 478)  (519 478)  routing T_10_29.lc_trk_g3_1 <X> T_10_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 478)  (520 478)  routing T_10_29.lc_trk_g3_1 <X> T_10_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 478)  (521 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 478)  (523 478)  routing T_10_29.lc_trk_g1_7 <X> T_10_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 478)  (524 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 478)  (526 478)  routing T_10_29.lc_trk_g1_7 <X> T_10_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 478)  (528 478)  LC_7 Logic Functioning bit
 (37 14)  (529 478)  (529 478)  LC_7 Logic Functioning bit
 (38 14)  (530 478)  (530 478)  LC_7 Logic Functioning bit
 (42 14)  (534 478)  (534 478)  LC_7 Logic Functioning bit
 (45 14)  (537 478)  (537 478)  LC_7 Logic Functioning bit
 (50 14)  (542 478)  (542 478)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (495 479)  (495 479)  routing T_10_29.sp12_h_l_22 <X> T_10_29.sp12_v_t_22
 (18 15)  (510 479)  (510 479)  routing T_10_29.tnl_op_5 <X> T_10_29.lc_trk_g3_5
 (21 15)  (513 479)  (513 479)  routing T_10_29.sp4_h_r_31 <X> T_10_29.lc_trk_g3_7
 (22 15)  (514 479)  (514 479)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (516 479)  (516 479)  routing T_10_29.rgt_op_6 <X> T_10_29.lc_trk_g3_6
 (27 15)  (519 479)  (519 479)  routing T_10_29.lc_trk_g1_0 <X> T_10_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 479)  (521 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 479)  (523 479)  routing T_10_29.lc_trk_g1_7 <X> T_10_29.wire_logic_cluster/lc_7/in_3
 (37 15)  (529 479)  (529 479)  LC_7 Logic Functioning bit
 (38 15)  (530 479)  (530 479)  LC_7 Logic Functioning bit
 (39 15)  (531 479)  (531 479)  LC_7 Logic Functioning bit
 (41 15)  (533 479)  (533 479)  LC_7 Logic Functioning bit


LogicTile_11_29

 (16 0)  (562 464)  (562 464)  routing T_11_29.sp4_v_b_9 <X> T_11_29.lc_trk_g0_1
 (17 0)  (563 464)  (563 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (564 464)  (564 464)  routing T_11_29.sp4_v_b_9 <X> T_11_29.lc_trk_g0_1
 (32 0)  (578 464)  (578 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 464)  (579 464)  routing T_11_29.lc_trk_g3_0 <X> T_11_29.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 464)  (580 464)  routing T_11_29.lc_trk_g3_0 <X> T_11_29.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 464)  (581 464)  routing T_11_29.lc_trk_g2_4 <X> T_11_29.input_2_0
 (36 0)  (582 464)  (582 464)  LC_0 Logic Functioning bit
 (38 0)  (584 464)  (584 464)  LC_0 Logic Functioning bit
 (42 0)  (588 464)  (588 464)  LC_0 Logic Functioning bit
 (43 0)  (589 464)  (589 464)  LC_0 Logic Functioning bit
 (45 0)  (591 464)  (591 464)  LC_0 Logic Functioning bit
 (15 1)  (561 465)  (561 465)  routing T_11_29.sp4_v_t_5 <X> T_11_29.lc_trk_g0_0
 (16 1)  (562 465)  (562 465)  routing T_11_29.sp4_v_t_5 <X> T_11_29.lc_trk_g0_0
 (17 1)  (563 465)  (563 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (564 465)  (564 465)  routing T_11_29.sp4_v_b_9 <X> T_11_29.lc_trk_g0_1
 (22 1)  (568 465)  (568 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (571 465)  (571 465)  routing T_11_29.sp4_r_v_b_33 <X> T_11_29.lc_trk_g0_2
 (26 1)  (572 465)  (572 465)  routing T_11_29.lc_trk_g0_2 <X> T_11_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 465)  (575 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 465)  (578 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (579 465)  (579 465)  routing T_11_29.lc_trk_g2_4 <X> T_11_29.input_2_0
 (37 1)  (583 465)  (583 465)  LC_0 Logic Functioning bit
 (39 1)  (585 465)  (585 465)  LC_0 Logic Functioning bit
 (42 1)  (588 465)  (588 465)  LC_0 Logic Functioning bit
 (43 1)  (589 465)  (589 465)  LC_0 Logic Functioning bit
 (51 1)  (597 465)  (597 465)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (599 465)  (599 465)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (546 466)  (546 466)  routing T_11_29.glb_netwk_3 <X> T_11_29.wire_logic_cluster/lc_7/clk
 (2 2)  (548 466)  (548 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (561 466)  (561 466)  routing T_11_29.lft_op_5 <X> T_11_29.lc_trk_g0_5
 (17 2)  (563 466)  (563 466)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (564 466)  (564 466)  routing T_11_29.lft_op_5 <X> T_11_29.lc_trk_g0_5
 (26 2)  (572 466)  (572 466)  routing T_11_29.lc_trk_g3_4 <X> T_11_29.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 466)  (574 466)  routing T_11_29.lc_trk_g2_0 <X> T_11_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 466)  (575 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 466)  (578 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 466)  (579 466)  routing T_11_29.lc_trk_g3_3 <X> T_11_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 466)  (580 466)  routing T_11_29.lc_trk_g3_3 <X> T_11_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 466)  (582 466)  LC_1 Logic Functioning bit
 (37 2)  (583 466)  (583 466)  LC_1 Logic Functioning bit
 (38 2)  (584 466)  (584 466)  LC_1 Logic Functioning bit
 (39 2)  (585 466)  (585 466)  LC_1 Logic Functioning bit
 (0 3)  (546 467)  (546 467)  routing T_11_29.glb_netwk_3 <X> T_11_29.wire_logic_cluster/lc_7/clk
 (22 3)  (568 467)  (568 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (569 467)  (569 467)  routing T_11_29.sp4_v_b_22 <X> T_11_29.lc_trk_g0_6
 (24 3)  (570 467)  (570 467)  routing T_11_29.sp4_v_b_22 <X> T_11_29.lc_trk_g0_6
 (27 3)  (573 467)  (573 467)  routing T_11_29.lc_trk_g3_4 <X> T_11_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 467)  (574 467)  routing T_11_29.lc_trk_g3_4 <X> T_11_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 467)  (575 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 467)  (577 467)  routing T_11_29.lc_trk_g3_3 <X> T_11_29.wire_logic_cluster/lc_1/in_3
 (40 3)  (586 467)  (586 467)  LC_1 Logic Functioning bit
 (41 3)  (587 467)  (587 467)  LC_1 Logic Functioning bit
 (42 3)  (588 467)  (588 467)  LC_1 Logic Functioning bit
 (43 3)  (589 467)  (589 467)  LC_1 Logic Functioning bit
 (14 4)  (560 468)  (560 468)  routing T_11_29.sp4_v_b_8 <X> T_11_29.lc_trk_g1_0
 (21 4)  (567 468)  (567 468)  routing T_11_29.sp4_v_b_11 <X> T_11_29.lc_trk_g1_3
 (22 4)  (568 468)  (568 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (569 468)  (569 468)  routing T_11_29.sp4_v_b_11 <X> T_11_29.lc_trk_g1_3
 (28 4)  (574 468)  (574 468)  routing T_11_29.lc_trk_g2_5 <X> T_11_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 468)  (575 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 468)  (576 468)  routing T_11_29.lc_trk_g2_5 <X> T_11_29.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 468)  (577 468)  routing T_11_29.lc_trk_g0_5 <X> T_11_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 468)  (578 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (584 468)  (584 468)  LC_2 Logic Functioning bit
 (39 4)  (585 468)  (585 468)  LC_2 Logic Functioning bit
 (42 4)  (588 468)  (588 468)  LC_2 Logic Functioning bit
 (43 4)  (589 468)  (589 468)  LC_2 Logic Functioning bit
 (50 4)  (596 468)  (596 468)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (560 469)  (560 469)  routing T_11_29.sp4_v_b_8 <X> T_11_29.lc_trk_g1_0
 (16 5)  (562 469)  (562 469)  routing T_11_29.sp4_v_b_8 <X> T_11_29.lc_trk_g1_0
 (17 5)  (563 469)  (563 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (567 469)  (567 469)  routing T_11_29.sp4_v_b_11 <X> T_11_29.lc_trk_g1_3
 (29 5)  (575 469)  (575 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 469)  (582 469)  LC_2 Logic Functioning bit
 (37 5)  (583 469)  (583 469)  LC_2 Logic Functioning bit
 (40 5)  (586 469)  (586 469)  LC_2 Logic Functioning bit
 (41 5)  (587 469)  (587 469)  LC_2 Logic Functioning bit
 (8 6)  (554 470)  (554 470)  routing T_11_29.sp4_h_r_8 <X> T_11_29.sp4_h_l_41
 (10 6)  (556 470)  (556 470)  routing T_11_29.sp4_h_r_8 <X> T_11_29.sp4_h_l_41
 (17 6)  (563 470)  (563 470)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (564 470)  (564 470)  routing T_11_29.bnr_op_5 <X> T_11_29.lc_trk_g1_5
 (26 6)  (572 470)  (572 470)  routing T_11_29.lc_trk_g3_6 <X> T_11_29.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 470)  (573 470)  routing T_11_29.lc_trk_g1_5 <X> T_11_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 470)  (575 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 470)  (576 470)  routing T_11_29.lc_trk_g1_5 <X> T_11_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 470)  (578 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 470)  (580 470)  routing T_11_29.lc_trk_g1_3 <X> T_11_29.wire_logic_cluster/lc_3/in_3
 (38 6)  (584 470)  (584 470)  LC_3 Logic Functioning bit
 (39 6)  (585 470)  (585 470)  LC_3 Logic Functioning bit
 (42 6)  (588 470)  (588 470)  LC_3 Logic Functioning bit
 (43 6)  (589 470)  (589 470)  LC_3 Logic Functioning bit
 (50 6)  (596 470)  (596 470)  Cascade bit: LH_LC03_inmux02_5

 (9 7)  (555 471)  (555 471)  routing T_11_29.sp4_v_b_8 <X> T_11_29.sp4_v_t_41
 (10 7)  (556 471)  (556 471)  routing T_11_29.sp4_v_b_8 <X> T_11_29.sp4_v_t_41
 (18 7)  (564 471)  (564 471)  routing T_11_29.bnr_op_5 <X> T_11_29.lc_trk_g1_5
 (26 7)  (572 471)  (572 471)  routing T_11_29.lc_trk_g3_6 <X> T_11_29.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 471)  (573 471)  routing T_11_29.lc_trk_g3_6 <X> T_11_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 471)  (574 471)  routing T_11_29.lc_trk_g3_6 <X> T_11_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 471)  (575 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 471)  (577 471)  routing T_11_29.lc_trk_g1_3 <X> T_11_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 471)  (582 471)  LC_3 Logic Functioning bit
 (37 7)  (583 471)  (583 471)  LC_3 Logic Functioning bit
 (40 7)  (586 471)  (586 471)  LC_3 Logic Functioning bit
 (41 7)  (587 471)  (587 471)  LC_3 Logic Functioning bit
 (26 8)  (572 472)  (572 472)  routing T_11_29.lc_trk_g0_6 <X> T_11_29.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 472)  (573 472)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 472)  (574 472)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 472)  (575 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 472)  (578 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 472)  (580 472)  routing T_11_29.lc_trk_g1_0 <X> T_11_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 472)  (582 472)  LC_4 Logic Functioning bit
 (38 8)  (584 472)  (584 472)  LC_4 Logic Functioning bit
 (41 8)  (587 472)  (587 472)  LC_4 Logic Functioning bit
 (43 8)  (589 472)  (589 472)  LC_4 Logic Functioning bit
 (48 8)  (594 472)  (594 472)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (14 9)  (560 473)  (560 473)  routing T_11_29.tnl_op_0 <X> T_11_29.lc_trk_g2_0
 (15 9)  (561 473)  (561 473)  routing T_11_29.tnl_op_0 <X> T_11_29.lc_trk_g2_0
 (17 9)  (563 473)  (563 473)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 9)  (572 473)  (572 473)  routing T_11_29.lc_trk_g0_6 <X> T_11_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 473)  (575 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 473)  (576 473)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.wire_logic_cluster/lc_4/in_1
 (37 9)  (583 473)  (583 473)  LC_4 Logic Functioning bit
 (39 9)  (585 473)  (585 473)  LC_4 Logic Functioning bit
 (41 9)  (587 473)  (587 473)  LC_4 Logic Functioning bit
 (43 9)  (589 473)  (589 473)  LC_4 Logic Functioning bit
 (14 10)  (560 474)  (560 474)  routing T_11_29.sp4_h_r_36 <X> T_11_29.lc_trk_g2_4
 (15 10)  (561 474)  (561 474)  routing T_11_29.sp4_h_r_45 <X> T_11_29.lc_trk_g2_5
 (16 10)  (562 474)  (562 474)  routing T_11_29.sp4_h_r_45 <X> T_11_29.lc_trk_g2_5
 (17 10)  (563 474)  (563 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (564 474)  (564 474)  routing T_11_29.sp4_h_r_45 <X> T_11_29.lc_trk_g2_5
 (27 10)  (573 474)  (573 474)  routing T_11_29.lc_trk_g3_5 <X> T_11_29.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 474)  (574 474)  routing T_11_29.lc_trk_g3_5 <X> T_11_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 474)  (575 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 474)  (576 474)  routing T_11_29.lc_trk_g3_5 <X> T_11_29.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 474)  (577 474)  routing T_11_29.lc_trk_g3_7 <X> T_11_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 474)  (578 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 474)  (579 474)  routing T_11_29.lc_trk_g3_7 <X> T_11_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 474)  (580 474)  routing T_11_29.lc_trk_g3_7 <X> T_11_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 474)  (582 474)  LC_5 Logic Functioning bit
 (38 10)  (584 474)  (584 474)  LC_5 Logic Functioning bit
 (39 10)  (585 474)  (585 474)  LC_5 Logic Functioning bit
 (41 10)  (587 474)  (587 474)  LC_5 Logic Functioning bit
 (42 10)  (588 474)  (588 474)  LC_5 Logic Functioning bit
 (43 10)  (589 474)  (589 474)  LC_5 Logic Functioning bit
 (45 10)  (591 474)  (591 474)  LC_5 Logic Functioning bit
 (15 11)  (561 475)  (561 475)  routing T_11_29.sp4_h_r_36 <X> T_11_29.lc_trk_g2_4
 (16 11)  (562 475)  (562 475)  routing T_11_29.sp4_h_r_36 <X> T_11_29.lc_trk_g2_4
 (17 11)  (563 475)  (563 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (564 475)  (564 475)  routing T_11_29.sp4_h_r_45 <X> T_11_29.lc_trk_g2_5
 (22 11)  (568 475)  (568 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (573 475)  (573 475)  routing T_11_29.lc_trk_g3_0 <X> T_11_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 475)  (574 475)  routing T_11_29.lc_trk_g3_0 <X> T_11_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 475)  (575 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 475)  (577 475)  routing T_11_29.lc_trk_g3_7 <X> T_11_29.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 475)  (578 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (38 11)  (584 475)  (584 475)  LC_5 Logic Functioning bit
 (43 11)  (589 475)  (589 475)  LC_5 Logic Functioning bit
 (14 12)  (560 476)  (560 476)  routing T_11_29.bnl_op_0 <X> T_11_29.lc_trk_g3_0
 (21 12)  (567 476)  (567 476)  routing T_11_29.bnl_op_3 <X> T_11_29.lc_trk_g3_3
 (22 12)  (568 476)  (568 476)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (571 476)  (571 476)  routing T_11_29.bnl_op_2 <X> T_11_29.lc_trk_g3_2
 (26 12)  (572 476)  (572 476)  routing T_11_29.lc_trk_g2_6 <X> T_11_29.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 476)  (575 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 476)  (578 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 476)  (580 476)  routing T_11_29.lc_trk_g1_0 <X> T_11_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 476)  (582 476)  LC_6 Logic Functioning bit
 (38 12)  (584 476)  (584 476)  LC_6 Logic Functioning bit
 (41 12)  (587 476)  (587 476)  LC_6 Logic Functioning bit
 (43 12)  (589 476)  (589 476)  LC_6 Logic Functioning bit
 (14 13)  (560 477)  (560 477)  routing T_11_29.bnl_op_0 <X> T_11_29.lc_trk_g3_0
 (17 13)  (563 477)  (563 477)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (567 477)  (567 477)  routing T_11_29.bnl_op_3 <X> T_11_29.lc_trk_g3_3
 (22 13)  (568 477)  (568 477)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (571 477)  (571 477)  routing T_11_29.bnl_op_2 <X> T_11_29.lc_trk_g3_2
 (26 13)  (572 477)  (572 477)  routing T_11_29.lc_trk_g2_6 <X> T_11_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 477)  (574 477)  routing T_11_29.lc_trk_g2_6 <X> T_11_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 477)  (575 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (582 477)  (582 477)  LC_6 Logic Functioning bit
 (38 13)  (584 477)  (584 477)  LC_6 Logic Functioning bit
 (40 13)  (586 477)  (586 477)  LC_6 Logic Functioning bit
 (42 13)  (588 477)  (588 477)  LC_6 Logic Functioning bit
 (8 14)  (554 478)  (554 478)  routing T_11_29.sp4_v_t_41 <X> T_11_29.sp4_h_l_47
 (9 14)  (555 478)  (555 478)  routing T_11_29.sp4_v_t_41 <X> T_11_29.sp4_h_l_47
 (10 14)  (556 478)  (556 478)  routing T_11_29.sp4_v_t_41 <X> T_11_29.sp4_h_l_47
 (14 14)  (560 478)  (560 478)  routing T_11_29.bnl_op_4 <X> T_11_29.lc_trk_g3_4
 (17 14)  (563 478)  (563 478)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 478)  (564 478)  routing T_11_29.wire_logic_cluster/lc_5/out <X> T_11_29.lc_trk_g3_5
 (22 14)  (568 478)  (568 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (569 478)  (569 478)  routing T_11_29.sp4_h_r_31 <X> T_11_29.lc_trk_g3_7
 (24 14)  (570 478)  (570 478)  routing T_11_29.sp4_h_r_31 <X> T_11_29.lc_trk_g3_7
 (25 14)  (571 478)  (571 478)  routing T_11_29.sp4_v_b_30 <X> T_11_29.lc_trk_g3_6
 (14 15)  (560 479)  (560 479)  routing T_11_29.bnl_op_4 <X> T_11_29.lc_trk_g3_4
 (17 15)  (563 479)  (563 479)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (567 479)  (567 479)  routing T_11_29.sp4_h_r_31 <X> T_11_29.lc_trk_g3_7
 (22 15)  (568 479)  (568 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (569 479)  (569 479)  routing T_11_29.sp4_v_b_30 <X> T_11_29.lc_trk_g3_6


LogicTile_12_29

 (12 2)  (612 466)  (612 466)  routing T_12_29.sp4_v_b_2 <X> T_12_29.sp4_h_l_39
 (17 4)  (617 468)  (617 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (11 7)  (611 471)  (611 471)  routing T_12_29.sp4_h_r_5 <X> T_12_29.sp4_h_l_40
 (25 10)  (625 474)  (625 474)  routing T_12_29.sp4_h_r_38 <X> T_12_29.lc_trk_g2_6
 (28 10)  (628 474)  (628 474)  routing T_12_29.lc_trk_g2_6 <X> T_12_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 474)  (629 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 474)  (630 474)  routing T_12_29.lc_trk_g2_6 <X> T_12_29.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 474)  (632 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 474)  (634 474)  routing T_12_29.lc_trk_g1_1 <X> T_12_29.wire_logic_cluster/lc_5/in_3
 (41 10)  (641 474)  (641 474)  LC_5 Logic Functioning bit
 (43 10)  (643 474)  (643 474)  LC_5 Logic Functioning bit
 (22 11)  (622 475)  (622 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (623 475)  (623 475)  routing T_12_29.sp4_h_r_38 <X> T_12_29.lc_trk_g2_6
 (24 11)  (624 475)  (624 475)  routing T_12_29.sp4_h_r_38 <X> T_12_29.lc_trk_g2_6
 (30 11)  (630 475)  (630 475)  routing T_12_29.lc_trk_g2_6 <X> T_12_29.wire_logic_cluster/lc_5/in_1
 (41 11)  (641 475)  (641 475)  LC_5 Logic Functioning bit
 (43 11)  (643 475)  (643 475)  LC_5 Logic Functioning bit
 (9 14)  (609 478)  (609 478)  routing T_12_29.sp4_v_b_10 <X> T_12_29.sp4_h_l_47


LogicTile_13_29

 (14 0)  (668 464)  (668 464)  routing T_13_29.sp4_h_l_5 <X> T_13_29.lc_trk_g0_0
 (16 0)  (670 464)  (670 464)  routing T_13_29.sp4_v_b_1 <X> T_13_29.lc_trk_g0_1
 (17 0)  (671 464)  (671 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (672 464)  (672 464)  routing T_13_29.sp4_v_b_1 <X> T_13_29.lc_trk_g0_1
 (26 0)  (680 464)  (680 464)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 464)  (683 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 464)  (685 464)  routing T_13_29.lc_trk_g1_6 <X> T_13_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 464)  (686 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 464)  (688 464)  routing T_13_29.lc_trk_g1_6 <X> T_13_29.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 464)  (691 464)  LC_0 Logic Functioning bit
 (42 0)  (696 464)  (696 464)  LC_0 Logic Functioning bit
 (45 0)  (699 464)  (699 464)  LC_0 Logic Functioning bit
 (46 0)  (700 464)  (700 464)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (702 464)  (702 464)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (668 465)  (668 465)  routing T_13_29.sp4_h_l_5 <X> T_13_29.lc_trk_g0_0
 (15 1)  (669 465)  (669 465)  routing T_13_29.sp4_h_l_5 <X> T_13_29.lc_trk_g0_0
 (16 1)  (670 465)  (670 465)  routing T_13_29.sp4_h_l_5 <X> T_13_29.lc_trk_g0_0
 (17 1)  (671 465)  (671 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (676 465)  (676 465)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 465)  (678 465)  routing T_13_29.bot_op_2 <X> T_13_29.lc_trk_g0_2
 (26 1)  (680 465)  (680 465)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 465)  (682 465)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 465)  (683 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 465)  (685 465)  routing T_13_29.lc_trk_g1_6 <X> T_13_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 465)  (686 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (693 465)  (693 465)  LC_0 Logic Functioning bit
 (42 1)  (696 465)  (696 465)  LC_0 Logic Functioning bit
 (47 1)  (701 465)  (701 465)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (654 466)  (654 466)  routing T_13_29.glb_netwk_3 <X> T_13_29.wire_logic_cluster/lc_7/clk
 (2 2)  (656 466)  (656 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (668 466)  (668 466)  routing T_13_29.wire_logic_cluster/lc_4/out <X> T_13_29.lc_trk_g0_4
 (29 2)  (683 466)  (683 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 466)  (685 466)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 466)  (686 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 466)  (687 466)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 466)  (690 466)  LC_1 Logic Functioning bit
 (37 2)  (691 466)  (691 466)  LC_1 Logic Functioning bit
 (38 2)  (692 466)  (692 466)  LC_1 Logic Functioning bit
 (39 2)  (693 466)  (693 466)  LC_1 Logic Functioning bit
 (41 2)  (695 466)  (695 466)  LC_1 Logic Functioning bit
 (43 2)  (697 466)  (697 466)  LC_1 Logic Functioning bit
 (48 2)  (702 466)  (702 466)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (654 467)  (654 467)  routing T_13_29.glb_netwk_3 <X> T_13_29.wire_logic_cluster/lc_7/clk
 (13 3)  (667 467)  (667 467)  routing T_13_29.sp4_v_b_9 <X> T_13_29.sp4_h_l_39
 (17 3)  (671 467)  (671 467)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (685 467)  (685 467)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 467)  (690 467)  LC_1 Logic Functioning bit
 (37 3)  (691 467)  (691 467)  LC_1 Logic Functioning bit
 (38 3)  (692 467)  (692 467)  LC_1 Logic Functioning bit
 (39 3)  (693 467)  (693 467)  LC_1 Logic Functioning bit
 (41 3)  (695 467)  (695 467)  LC_1 Logic Functioning bit
 (43 3)  (697 467)  (697 467)  LC_1 Logic Functioning bit
 (48 3)  (702 467)  (702 467)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (4 4)  (658 468)  (658 468)  routing T_13_29.sp4_h_l_38 <X> T_13_29.sp4_v_b_3
 (5 5)  (659 469)  (659 469)  routing T_13_29.sp4_h_l_38 <X> T_13_29.sp4_v_b_3
 (14 6)  (668 470)  (668 470)  routing T_13_29.wire_logic_cluster/lc_4/out <X> T_13_29.lc_trk_g1_4
 (15 6)  (669 470)  (669 470)  routing T_13_29.lft_op_5 <X> T_13_29.lc_trk_g1_5
 (17 6)  (671 470)  (671 470)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 470)  (672 470)  routing T_13_29.lft_op_5 <X> T_13_29.lc_trk_g1_5
 (25 6)  (679 470)  (679 470)  routing T_13_29.sp4_v_t_3 <X> T_13_29.lc_trk_g1_6
 (28 6)  (682 470)  (682 470)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 470)  (683 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 470)  (684 470)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 470)  (686 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (689 470)  (689 470)  routing T_13_29.lc_trk_g1_4 <X> T_13_29.input_2_3
 (36 6)  (690 470)  (690 470)  LC_3 Logic Functioning bit
 (38 6)  (692 470)  (692 470)  LC_3 Logic Functioning bit
 (43 6)  (697 470)  (697 470)  LC_3 Logic Functioning bit
 (17 7)  (671 471)  (671 471)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 471)  (676 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (677 471)  (677 471)  routing T_13_29.sp4_v_t_3 <X> T_13_29.lc_trk_g1_6
 (25 7)  (679 471)  (679 471)  routing T_13_29.sp4_v_t_3 <X> T_13_29.lc_trk_g1_6
 (27 7)  (681 471)  (681 471)  routing T_13_29.lc_trk_g3_0 <X> T_13_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 471)  (682 471)  routing T_13_29.lc_trk_g3_0 <X> T_13_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 471)  (683 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 471)  (684 471)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 471)  (685 471)  routing T_13_29.lc_trk_g0_2 <X> T_13_29.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 471)  (686 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (688 471)  (688 471)  routing T_13_29.lc_trk_g1_4 <X> T_13_29.input_2_3
 (36 7)  (690 471)  (690 471)  LC_3 Logic Functioning bit
 (37 7)  (691 471)  (691 471)  LC_3 Logic Functioning bit
 (42 7)  (696 471)  (696 471)  LC_3 Logic Functioning bit
 (43 7)  (697 471)  (697 471)  LC_3 Logic Functioning bit
 (17 8)  (671 472)  (671 472)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 472)  (672 472)  routing T_13_29.wire_logic_cluster/lc_1/out <X> T_13_29.lc_trk_g2_1
 (26 8)  (680 472)  (680 472)  routing T_13_29.lc_trk_g0_4 <X> T_13_29.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 472)  (683 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 472)  (686 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 472)  (687 472)  routing T_13_29.lc_trk_g2_1 <X> T_13_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 472)  (690 472)  LC_4 Logic Functioning bit
 (37 8)  (691 472)  (691 472)  LC_4 Logic Functioning bit
 (38 8)  (692 472)  (692 472)  LC_4 Logic Functioning bit
 (41 8)  (695 472)  (695 472)  LC_4 Logic Functioning bit
 (42 8)  (696 472)  (696 472)  LC_4 Logic Functioning bit
 (43 8)  (697 472)  (697 472)  LC_4 Logic Functioning bit
 (45 8)  (699 472)  (699 472)  LC_4 Logic Functioning bit
 (50 8)  (704 472)  (704 472)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (683 473)  (683 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 473)  (690 473)  LC_4 Logic Functioning bit
 (37 9)  (691 473)  (691 473)  LC_4 Logic Functioning bit
 (41 9)  (695 473)  (695 473)  LC_4 Logic Functioning bit
 (42 9)  (696 473)  (696 473)  LC_4 Logic Functioning bit
 (43 9)  (697 473)  (697 473)  LC_4 Logic Functioning bit
 (25 10)  (679 474)  (679 474)  routing T_13_29.wire_logic_cluster/lc_6/out <X> T_13_29.lc_trk_g2_6
 (26 10)  (680 474)  (680 474)  routing T_13_29.lc_trk_g3_4 <X> T_13_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 474)  (681 474)  routing T_13_29.lc_trk_g1_5 <X> T_13_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 474)  (683 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 474)  (684 474)  routing T_13_29.lc_trk_g1_5 <X> T_13_29.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 474)  (686 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 474)  (690 474)  LC_5 Logic Functioning bit
 (38 10)  (692 474)  (692 474)  LC_5 Logic Functioning bit
 (41 10)  (695 474)  (695 474)  LC_5 Logic Functioning bit
 (22 11)  (676 475)  (676 475)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (681 475)  (681 475)  routing T_13_29.lc_trk_g3_4 <X> T_13_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 475)  (682 475)  routing T_13_29.lc_trk_g3_4 <X> T_13_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 475)  (683 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 475)  (685 475)  routing T_13_29.lc_trk_g0_2 <X> T_13_29.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 475)  (686 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (687 475)  (687 475)  routing T_13_29.lc_trk_g3_0 <X> T_13_29.input_2_5
 (34 11)  (688 475)  (688 475)  routing T_13_29.lc_trk_g3_0 <X> T_13_29.input_2_5
 (37 11)  (691 475)  (691 475)  LC_5 Logic Functioning bit
 (38 11)  (692 475)  (692 475)  LC_5 Logic Functioning bit
 (41 11)  (695 475)  (695 475)  LC_5 Logic Functioning bit
 (14 12)  (668 476)  (668 476)  routing T_13_29.wire_logic_cluster/lc_0/out <X> T_13_29.lc_trk_g3_0
 (26 12)  (680 476)  (680 476)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 476)  (683 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 476)  (685 476)  routing T_13_29.lc_trk_g1_6 <X> T_13_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 476)  (686 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 476)  (688 476)  routing T_13_29.lc_trk_g1_6 <X> T_13_29.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 476)  (691 476)  LC_6 Logic Functioning bit
 (42 12)  (696 476)  (696 476)  LC_6 Logic Functioning bit
 (45 12)  (699 476)  (699 476)  LC_6 Logic Functioning bit
 (50 12)  (704 476)  (704 476)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (706 476)  (706 476)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (671 477)  (671 477)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (680 477)  (680 477)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 477)  (682 477)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 477)  (683 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 477)  (685 477)  routing T_13_29.lc_trk_g1_6 <X> T_13_29.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 477)  (690 477)  LC_6 Logic Functioning bit
 (40 13)  (694 477)  (694 477)  LC_6 Logic Functioning bit
 (42 13)  (696 477)  (696 477)  LC_6 Logic Functioning bit
 (43 13)  (697 477)  (697 477)  LC_6 Logic Functioning bit
 (51 13)  (705 477)  (705 477)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (668 478)  (668 478)  routing T_13_29.sp4_h_r_36 <X> T_13_29.lc_trk_g3_4
 (15 15)  (669 479)  (669 479)  routing T_13_29.sp4_h_r_36 <X> T_13_29.lc_trk_g3_4
 (16 15)  (670 479)  (670 479)  routing T_13_29.sp4_h_r_36 <X> T_13_29.lc_trk_g3_4
 (17 15)  (671 479)  (671 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


IO_Tile_0_28

 (6 0)  (11 448)  (11 448)  routing T_0_28.span4_horz_1 <X> T_0_28.lc_trk_g0_1
 (7 0)  (10 448)  (10 448)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (9 448)  (9 448)  routing T_0_28.span4_horz_1 <X> T_0_28.lc_trk_g0_1
 (14 1)  (3 449)  (3 449)  routing T_0_28.span4_vert_t_12 <X> T_0_28.span4_vert_b_0
 (4 4)  (13 452)  (13 452)  routing T_0_28.span4_horz_36 <X> T_0_28.lc_trk_g0_4
 (5 5)  (12 453)  (12 453)  routing T_0_28.span4_horz_36 <X> T_0_28.lc_trk_g0_4
 (6 5)  (11 453)  (11 453)  routing T_0_28.span4_horz_36 <X> T_0_28.lc_trk_g0_4
 (7 5)  (10 453)  (10 453)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_36 lc_trk_g0_4
 (10 10)  (7 458)  (7 458)  routing T_0_28.lc_trk_g0_4 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (11 11)  (6 459)  (6 459)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit


LogicTile_1_28

 (14 0)  (32 448)  (32 448)  routing T_1_28.bnr_op_0 <X> T_1_28.lc_trk_g0_0
 (15 0)  (33 448)  (33 448)  routing T_1_28.sp4_v_b_17 <X> T_1_28.lc_trk_g0_1
 (16 0)  (34 448)  (34 448)  routing T_1_28.sp4_v_b_17 <X> T_1_28.lc_trk_g0_1
 (17 0)  (35 448)  (35 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (39 448)  (39 448)  routing T_1_28.sp4_h_r_11 <X> T_1_28.lc_trk_g0_3
 (22 0)  (40 448)  (40 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (41 448)  (41 448)  routing T_1_28.sp4_h_r_11 <X> T_1_28.lc_trk_g0_3
 (24 0)  (42 448)  (42 448)  routing T_1_28.sp4_h_r_11 <X> T_1_28.lc_trk_g0_3
 (14 1)  (32 449)  (32 449)  routing T_1_28.bnr_op_0 <X> T_1_28.lc_trk_g0_0
 (17 1)  (35 449)  (35 449)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (40 449)  (40 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (18 450)  (18 450)  routing T_1_28.glb_netwk_3 <X> T_1_28.wire_logic_cluster/lc_7/clk
 (2 2)  (20 450)  (20 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (26 450)  (26 450)  routing T_1_28.sp4_h_r_1 <X> T_1_28.sp4_h_l_36
 (25 2)  (43 450)  (43 450)  routing T_1_28.sp4_v_t_3 <X> T_1_28.lc_trk_g0_6
 (26 2)  (44 450)  (44 450)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 450)  (45 450)  routing T_1_28.lc_trk_g3_1 <X> T_1_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 450)  (46 450)  routing T_1_28.lc_trk_g3_1 <X> T_1_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 450)  (47 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 450)  (49 450)  routing T_1_28.lc_trk_g1_5 <X> T_1_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 450)  (50 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 450)  (52 450)  routing T_1_28.lc_trk_g1_5 <X> T_1_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 450)  (54 450)  LC_1 Logic Functioning bit
 (38 2)  (56 450)  (56 450)  LC_1 Logic Functioning bit
 (45 2)  (63 450)  (63 450)  LC_1 Logic Functioning bit
 (0 3)  (18 451)  (18 451)  routing T_1_28.glb_netwk_3 <X> T_1_28.wire_logic_cluster/lc_7/clk
 (22 3)  (40 451)  (40 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (41 451)  (41 451)  routing T_1_28.sp4_v_t_3 <X> T_1_28.lc_trk_g0_6
 (25 3)  (43 451)  (43 451)  routing T_1_28.sp4_v_t_3 <X> T_1_28.lc_trk_g0_6
 (26 3)  (44 451)  (44 451)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 451)  (45 451)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 451)  (46 451)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 451)  (47 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (54 451)  (54 451)  LC_1 Logic Functioning bit
 (37 3)  (55 451)  (55 451)  LC_1 Logic Functioning bit
 (38 3)  (56 451)  (56 451)  LC_1 Logic Functioning bit
 (39 3)  (57 451)  (57 451)  LC_1 Logic Functioning bit
 (41 3)  (59 451)  (59 451)  LC_1 Logic Functioning bit
 (43 3)  (61 451)  (61 451)  LC_1 Logic Functioning bit
 (52 3)  (70 451)  (70 451)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (21 4)  (39 452)  (39 452)  routing T_1_28.wire_logic_cluster/lc_3/out <X> T_1_28.lc_trk_g1_3
 (22 4)  (40 452)  (40 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (46 452)  (46 452)  routing T_1_28.lc_trk_g2_7 <X> T_1_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 452)  (47 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 452)  (48 452)  routing T_1_28.lc_trk_g2_7 <X> T_1_28.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 452)  (49 452)  routing T_1_28.lc_trk_g3_4 <X> T_1_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 452)  (50 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 452)  (51 452)  routing T_1_28.lc_trk_g3_4 <X> T_1_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 452)  (52 452)  routing T_1_28.lc_trk_g3_4 <X> T_1_28.wire_logic_cluster/lc_2/in_3
 (35 4)  (53 452)  (53 452)  routing T_1_28.lc_trk_g3_5 <X> T_1_28.input_2_2
 (36 4)  (54 452)  (54 452)  LC_2 Logic Functioning bit
 (37 4)  (55 452)  (55 452)  LC_2 Logic Functioning bit
 (38 4)  (56 452)  (56 452)  LC_2 Logic Functioning bit
 (41 4)  (59 452)  (59 452)  LC_2 Logic Functioning bit
 (43 4)  (61 452)  (61 452)  LC_2 Logic Functioning bit
 (15 5)  (33 453)  (33 453)  routing T_1_28.bot_op_0 <X> T_1_28.lc_trk_g1_0
 (17 5)  (35 453)  (35 453)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (40 453)  (40 453)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (42 453)  (42 453)  routing T_1_28.top_op_2 <X> T_1_28.lc_trk_g1_2
 (25 5)  (43 453)  (43 453)  routing T_1_28.top_op_2 <X> T_1_28.lc_trk_g1_2
 (26 5)  (44 453)  (44 453)  routing T_1_28.lc_trk_g3_3 <X> T_1_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 453)  (45 453)  routing T_1_28.lc_trk_g3_3 <X> T_1_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 453)  (46 453)  routing T_1_28.lc_trk_g3_3 <X> T_1_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 453)  (47 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 453)  (48 453)  routing T_1_28.lc_trk_g2_7 <X> T_1_28.wire_logic_cluster/lc_2/in_1
 (32 5)  (50 453)  (50 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (51 453)  (51 453)  routing T_1_28.lc_trk_g3_5 <X> T_1_28.input_2_2
 (34 5)  (52 453)  (52 453)  routing T_1_28.lc_trk_g3_5 <X> T_1_28.input_2_2
 (36 5)  (54 453)  (54 453)  LC_2 Logic Functioning bit
 (39 5)  (57 453)  (57 453)  LC_2 Logic Functioning bit
 (40 5)  (58 453)  (58 453)  LC_2 Logic Functioning bit
 (14 6)  (32 454)  (32 454)  routing T_1_28.bnr_op_4 <X> T_1_28.lc_trk_g1_4
 (17 6)  (35 454)  (35 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (40 454)  (40 454)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (42 454)  (42 454)  routing T_1_28.top_op_7 <X> T_1_28.lc_trk_g1_7
 (25 6)  (43 454)  (43 454)  routing T_1_28.sp4_v_t_3 <X> T_1_28.lc_trk_g1_6
 (29 6)  (47 454)  (47 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 454)  (50 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 454)  (52 454)  routing T_1_28.lc_trk_g1_3 <X> T_1_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 454)  (54 454)  LC_3 Logic Functioning bit
 (37 6)  (55 454)  (55 454)  LC_3 Logic Functioning bit
 (38 6)  (56 454)  (56 454)  LC_3 Logic Functioning bit
 (45 6)  (63 454)  (63 454)  LC_3 Logic Functioning bit
 (47 6)  (65 454)  (65 454)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (32 455)  (32 455)  routing T_1_28.bnr_op_4 <X> T_1_28.lc_trk_g1_4
 (17 7)  (35 455)  (35 455)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (36 455)  (36 455)  routing T_1_28.sp4_r_v_b_29 <X> T_1_28.lc_trk_g1_5
 (21 7)  (39 455)  (39 455)  routing T_1_28.top_op_7 <X> T_1_28.lc_trk_g1_7
 (22 7)  (40 455)  (40 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (41 455)  (41 455)  routing T_1_28.sp4_v_t_3 <X> T_1_28.lc_trk_g1_6
 (25 7)  (43 455)  (43 455)  routing T_1_28.sp4_v_t_3 <X> T_1_28.lc_trk_g1_6
 (26 7)  (44 455)  (44 455)  routing T_1_28.lc_trk_g1_2 <X> T_1_28.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 455)  (45 455)  routing T_1_28.lc_trk_g1_2 <X> T_1_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 455)  (47 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 455)  (48 455)  routing T_1_28.lc_trk_g0_2 <X> T_1_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 455)  (49 455)  routing T_1_28.lc_trk_g1_3 <X> T_1_28.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 455)  (50 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (54 455)  (54 455)  LC_3 Logic Functioning bit
 (37 7)  (55 455)  (55 455)  LC_3 Logic Functioning bit
 (38 7)  (56 455)  (56 455)  LC_3 Logic Functioning bit
 (39 7)  (57 455)  (57 455)  LC_3 Logic Functioning bit
 (40 7)  (58 455)  (58 455)  LC_3 Logic Functioning bit
 (51 7)  (69 455)  (69 455)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (30 456)  (30 456)  routing T_1_28.sp4_v_b_8 <X> T_1_28.sp4_h_r_8
 (21 8)  (39 456)  (39 456)  routing T_1_28.sp4_v_t_22 <X> T_1_28.lc_trk_g2_3
 (22 8)  (40 456)  (40 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (41 456)  (41 456)  routing T_1_28.sp4_v_t_22 <X> T_1_28.lc_trk_g2_3
 (26 8)  (44 456)  (44 456)  routing T_1_28.lc_trk_g0_6 <X> T_1_28.wire_logic_cluster/lc_4/in_0
 (29 8)  (47 456)  (47 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 456)  (49 456)  routing T_1_28.lc_trk_g1_4 <X> T_1_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 456)  (50 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 456)  (52 456)  routing T_1_28.lc_trk_g1_4 <X> T_1_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 456)  (54 456)  LC_4 Logic Functioning bit
 (38 8)  (56 456)  (56 456)  LC_4 Logic Functioning bit
 (11 9)  (29 457)  (29 457)  routing T_1_28.sp4_v_b_8 <X> T_1_28.sp4_h_r_8
 (21 9)  (39 457)  (39 457)  routing T_1_28.sp4_v_t_22 <X> T_1_28.lc_trk_g2_3
 (26 9)  (44 457)  (44 457)  routing T_1_28.lc_trk_g0_6 <X> T_1_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 457)  (47 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 457)  (48 457)  routing T_1_28.lc_trk_g0_3 <X> T_1_28.wire_logic_cluster/lc_4/in_1
 (36 9)  (54 457)  (54 457)  LC_4 Logic Functioning bit
 (37 9)  (55 457)  (55 457)  LC_4 Logic Functioning bit
 (38 9)  (56 457)  (56 457)  LC_4 Logic Functioning bit
 (39 9)  (57 457)  (57 457)  LC_4 Logic Functioning bit
 (41 9)  (59 457)  (59 457)  LC_4 Logic Functioning bit
 (43 9)  (61 457)  (61 457)  LC_4 Logic Functioning bit
 (15 10)  (33 458)  (33 458)  routing T_1_28.sp4_h_l_24 <X> T_1_28.lc_trk_g2_5
 (16 10)  (34 458)  (34 458)  routing T_1_28.sp4_h_l_24 <X> T_1_28.lc_trk_g2_5
 (17 10)  (35 458)  (35 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (36 458)  (36 458)  routing T_1_28.sp4_h_l_24 <X> T_1_28.lc_trk_g2_5
 (22 10)  (40 458)  (40 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (41 458)  (41 458)  routing T_1_28.sp4_v_b_47 <X> T_1_28.lc_trk_g2_7
 (24 10)  (42 458)  (42 458)  routing T_1_28.sp4_v_b_47 <X> T_1_28.lc_trk_g2_7
 (26 10)  (44 458)  (44 458)  routing T_1_28.lc_trk_g2_5 <X> T_1_28.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 458)  (45 458)  routing T_1_28.lc_trk_g3_3 <X> T_1_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 458)  (46 458)  routing T_1_28.lc_trk_g3_3 <X> T_1_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 458)  (47 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 458)  (49 458)  routing T_1_28.lc_trk_g1_7 <X> T_1_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 458)  (50 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 458)  (52 458)  routing T_1_28.lc_trk_g1_7 <X> T_1_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 458)  (54 458)  LC_5 Logic Functioning bit
 (38 10)  (56 458)  (56 458)  LC_5 Logic Functioning bit
 (50 10)  (68 458)  (68 458)  Cascade bit: LH_LC05_inmux02_5

 (53 10)  (71 458)  (71 458)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (28 11)  (46 459)  (46 459)  routing T_1_28.lc_trk_g2_5 <X> T_1_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 459)  (47 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 459)  (48 459)  routing T_1_28.lc_trk_g3_3 <X> T_1_28.wire_logic_cluster/lc_5/in_1
 (31 11)  (49 459)  (49 459)  routing T_1_28.lc_trk_g1_7 <X> T_1_28.wire_logic_cluster/lc_5/in_3
 (36 11)  (54 459)  (54 459)  LC_5 Logic Functioning bit
 (37 11)  (55 459)  (55 459)  LC_5 Logic Functioning bit
 (38 11)  (56 459)  (56 459)  LC_5 Logic Functioning bit
 (41 11)  (59 459)  (59 459)  LC_5 Logic Functioning bit
 (42 11)  (60 459)  (60 459)  LC_5 Logic Functioning bit
 (43 11)  (61 459)  (61 459)  LC_5 Logic Functioning bit
 (4 12)  (22 460)  (22 460)  routing T_1_28.sp4_v_t_44 <X> T_1_28.sp4_v_b_9
 (17 12)  (35 460)  (35 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 460)  (36 460)  routing T_1_28.wire_logic_cluster/lc_1/out <X> T_1_28.lc_trk_g3_1
 (22 12)  (40 460)  (40 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (41 460)  (41 460)  routing T_1_28.sp4_h_r_27 <X> T_1_28.lc_trk_g3_3
 (24 12)  (42 460)  (42 460)  routing T_1_28.sp4_h_r_27 <X> T_1_28.lc_trk_g3_3
 (27 12)  (45 460)  (45 460)  routing T_1_28.lc_trk_g1_0 <X> T_1_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 460)  (47 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 460)  (50 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 460)  (51 460)  routing T_1_28.lc_trk_g2_3 <X> T_1_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 460)  (54 460)  LC_6 Logic Functioning bit
 (37 12)  (55 460)  (55 460)  LC_6 Logic Functioning bit
 (38 12)  (56 460)  (56 460)  LC_6 Logic Functioning bit
 (39 12)  (57 460)  (57 460)  LC_6 Logic Functioning bit
 (41 12)  (59 460)  (59 460)  LC_6 Logic Functioning bit
 (43 12)  (61 460)  (61 460)  LC_6 Logic Functioning bit
 (21 13)  (39 461)  (39 461)  routing T_1_28.sp4_h_r_27 <X> T_1_28.lc_trk_g3_3
 (31 13)  (49 461)  (49 461)  routing T_1_28.lc_trk_g2_3 <X> T_1_28.wire_logic_cluster/lc_6/in_3
 (36 13)  (54 461)  (54 461)  LC_6 Logic Functioning bit
 (37 13)  (55 461)  (55 461)  LC_6 Logic Functioning bit
 (38 13)  (56 461)  (56 461)  LC_6 Logic Functioning bit
 (39 13)  (57 461)  (57 461)  LC_6 Logic Functioning bit
 (41 13)  (59 461)  (59 461)  LC_6 Logic Functioning bit
 (43 13)  (61 461)  (61 461)  LC_6 Logic Functioning bit
 (14 14)  (32 462)  (32 462)  routing T_1_28.rgt_op_4 <X> T_1_28.lc_trk_g3_4
 (15 14)  (33 462)  (33 462)  routing T_1_28.sp4_h_l_24 <X> T_1_28.lc_trk_g3_5
 (16 14)  (34 462)  (34 462)  routing T_1_28.sp4_h_l_24 <X> T_1_28.lc_trk_g3_5
 (17 14)  (35 462)  (35 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (36 462)  (36 462)  routing T_1_28.sp4_h_l_24 <X> T_1_28.lc_trk_g3_5
 (26 14)  (44 462)  (44 462)  routing T_1_28.lc_trk_g1_6 <X> T_1_28.wire_logic_cluster/lc_7/in_0
 (29 14)  (47 462)  (47 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (50 462)  (50 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 462)  (52 462)  routing T_1_28.lc_trk_g1_3 <X> T_1_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 462)  (54 462)  LC_7 Logic Functioning bit
 (38 14)  (56 462)  (56 462)  LC_7 Logic Functioning bit
 (15 15)  (33 463)  (33 463)  routing T_1_28.rgt_op_4 <X> T_1_28.lc_trk_g3_4
 (17 15)  (35 463)  (35 463)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (40 463)  (40 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (43 463)  (43 463)  routing T_1_28.sp4_r_v_b_46 <X> T_1_28.lc_trk_g3_6
 (26 15)  (44 463)  (44 463)  routing T_1_28.lc_trk_g1_6 <X> T_1_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 463)  (45 463)  routing T_1_28.lc_trk_g1_6 <X> T_1_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 463)  (47 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 463)  (49 463)  routing T_1_28.lc_trk_g1_3 <X> T_1_28.wire_logic_cluster/lc_7/in_3
 (36 15)  (54 463)  (54 463)  LC_7 Logic Functioning bit
 (37 15)  (55 463)  (55 463)  LC_7 Logic Functioning bit
 (38 15)  (56 463)  (56 463)  LC_7 Logic Functioning bit
 (39 15)  (57 463)  (57 463)  LC_7 Logic Functioning bit
 (41 15)  (59 463)  (59 463)  LC_7 Logic Functioning bit
 (43 15)  (61 463)  (61 463)  LC_7 Logic Functioning bit
 (52 15)  (70 463)  (70 463)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_2_28

 (8 0)  (80 448)  (80 448)  routing T_2_28.sp4_v_b_1 <X> T_2_28.sp4_h_r_1
 (9 0)  (81 448)  (81 448)  routing T_2_28.sp4_v_b_1 <X> T_2_28.sp4_h_r_1
 (21 0)  (93 448)  (93 448)  routing T_2_28.wire_logic_cluster/lc_3/out <X> T_2_28.lc_trk_g0_3
 (22 0)  (94 448)  (94 448)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (97 448)  (97 448)  routing T_2_28.wire_logic_cluster/lc_2/out <X> T_2_28.lc_trk_g0_2
 (29 0)  (101 448)  (101 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 448)  (102 448)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 448)  (104 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 448)  (106 448)  routing T_2_28.lc_trk_g1_2 <X> T_2_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 448)  (108 448)  LC_0 Logic Functioning bit
 (37 0)  (109 448)  (109 448)  LC_0 Logic Functioning bit
 (38 0)  (110 448)  (110 448)  LC_0 Logic Functioning bit
 (13 1)  (85 449)  (85 449)  routing T_2_28.sp4_v_t_44 <X> T_2_28.sp4_h_r_2
 (22 1)  (94 449)  (94 449)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (98 449)  (98 449)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 449)  (99 449)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 449)  (101 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 449)  (102 449)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 449)  (103 449)  routing T_2_28.lc_trk_g1_2 <X> T_2_28.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 449)  (104 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (105 449)  (105 449)  routing T_2_28.lc_trk_g2_2 <X> T_2_28.input_2_0
 (35 1)  (107 449)  (107 449)  routing T_2_28.lc_trk_g2_2 <X> T_2_28.input_2_0
 (36 1)  (108 449)  (108 449)  LC_0 Logic Functioning bit
 (37 1)  (109 449)  (109 449)  LC_0 Logic Functioning bit
 (38 1)  (110 449)  (110 449)  LC_0 Logic Functioning bit
 (40 1)  (112 449)  (112 449)  LC_0 Logic Functioning bit
 (42 1)  (114 449)  (114 449)  LC_0 Logic Functioning bit
 (0 2)  (72 450)  (72 450)  routing T_2_28.glb_netwk_3 <X> T_2_28.wire_logic_cluster/lc_7/clk
 (2 2)  (74 450)  (74 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (93 450)  (93 450)  routing T_2_28.sp4_v_b_7 <X> T_2_28.lc_trk_g0_7
 (22 2)  (94 450)  (94 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (95 450)  (95 450)  routing T_2_28.sp4_v_b_7 <X> T_2_28.lc_trk_g0_7
 (25 2)  (97 450)  (97 450)  routing T_2_28.sp4_h_r_14 <X> T_2_28.lc_trk_g0_6
 (27 2)  (99 450)  (99 450)  routing T_2_28.lc_trk_g3_5 <X> T_2_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 450)  (100 450)  routing T_2_28.lc_trk_g3_5 <X> T_2_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 450)  (101 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 450)  (102 450)  routing T_2_28.lc_trk_g3_5 <X> T_2_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 450)  (104 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 450)  (105 450)  routing T_2_28.lc_trk_g3_1 <X> T_2_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 450)  (106 450)  routing T_2_28.lc_trk_g3_1 <X> T_2_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 450)  (108 450)  LC_1 Logic Functioning bit
 (37 2)  (109 450)  (109 450)  LC_1 Logic Functioning bit
 (39 2)  (111 450)  (111 450)  LC_1 Logic Functioning bit
 (43 2)  (115 450)  (115 450)  LC_1 Logic Functioning bit
 (45 2)  (117 450)  (117 450)  LC_1 Logic Functioning bit
 (48 2)  (120 450)  (120 450)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (122 450)  (122 450)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (72 451)  (72 451)  routing T_2_28.glb_netwk_3 <X> T_2_28.wire_logic_cluster/lc_7/clk
 (4 3)  (76 451)  (76 451)  routing T_2_28.sp4_v_b_7 <X> T_2_28.sp4_h_l_37
 (22 3)  (94 451)  (94 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (95 451)  (95 451)  routing T_2_28.sp4_h_r_14 <X> T_2_28.lc_trk_g0_6
 (24 3)  (96 451)  (96 451)  routing T_2_28.sp4_h_r_14 <X> T_2_28.lc_trk_g0_6
 (36 3)  (108 451)  (108 451)  LC_1 Logic Functioning bit
 (37 3)  (109 451)  (109 451)  LC_1 Logic Functioning bit
 (39 3)  (111 451)  (111 451)  LC_1 Logic Functioning bit
 (43 3)  (115 451)  (115 451)  LC_1 Logic Functioning bit
 (12 4)  (84 452)  (84 452)  routing T_2_28.sp4_v_t_40 <X> T_2_28.sp4_h_r_5
 (21 4)  (93 452)  (93 452)  routing T_2_28.sp4_v_b_11 <X> T_2_28.lc_trk_g1_3
 (22 4)  (94 452)  (94 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (95 452)  (95 452)  routing T_2_28.sp4_v_b_11 <X> T_2_28.lc_trk_g1_3
 (25 4)  (97 452)  (97 452)  routing T_2_28.lft_op_2 <X> T_2_28.lc_trk_g1_2
 (26 4)  (98 452)  (98 452)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 452)  (99 452)  routing T_2_28.lc_trk_g3_0 <X> T_2_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 452)  (100 452)  routing T_2_28.lc_trk_g3_0 <X> T_2_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 452)  (101 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 452)  (103 452)  routing T_2_28.lc_trk_g2_5 <X> T_2_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 452)  (104 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 452)  (105 452)  routing T_2_28.lc_trk_g2_5 <X> T_2_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 452)  (108 452)  LC_2 Logic Functioning bit
 (37 4)  (109 452)  (109 452)  LC_2 Logic Functioning bit
 (43 4)  (115 452)  (115 452)  LC_2 Logic Functioning bit
 (45 4)  (117 452)  (117 452)  LC_2 Logic Functioning bit
 (14 5)  (86 453)  (86 453)  routing T_2_28.sp4_r_v_b_24 <X> T_2_28.lc_trk_g1_0
 (17 5)  (89 453)  (89 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (93 453)  (93 453)  routing T_2_28.sp4_v_b_11 <X> T_2_28.lc_trk_g1_3
 (22 5)  (94 453)  (94 453)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (96 453)  (96 453)  routing T_2_28.lft_op_2 <X> T_2_28.lc_trk_g1_2
 (26 5)  (98 453)  (98 453)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 453)  (100 453)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 453)  (101 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (104 453)  (104 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (107 453)  (107 453)  routing T_2_28.lc_trk_g0_2 <X> T_2_28.input_2_2
 (36 5)  (108 453)  (108 453)  LC_2 Logic Functioning bit
 (37 5)  (109 453)  (109 453)  LC_2 Logic Functioning bit
 (41 5)  (113 453)  (113 453)  LC_2 Logic Functioning bit
 (42 5)  (114 453)  (114 453)  LC_2 Logic Functioning bit
 (43 5)  (115 453)  (115 453)  LC_2 Logic Functioning bit
 (48 5)  (120 453)  (120 453)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (76 454)  (76 454)  routing T_2_28.sp4_v_b_3 <X> T_2_28.sp4_v_t_38
 (17 6)  (89 454)  (89 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 454)  (90 454)  routing T_2_28.wire_logic_cluster/lc_5/out <X> T_2_28.lc_trk_g1_5
 (21 6)  (93 454)  (93 454)  routing T_2_28.wire_logic_cluster/lc_7/out <X> T_2_28.lc_trk_g1_7
 (22 6)  (94 454)  (94 454)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (101 454)  (101 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 454)  (102 454)  routing T_2_28.lc_trk_g0_6 <X> T_2_28.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 454)  (103 454)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 454)  (104 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 454)  (105 454)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 454)  (107 454)  routing T_2_28.lc_trk_g2_5 <X> T_2_28.input_2_3
 (36 6)  (108 454)  (108 454)  LC_3 Logic Functioning bit
 (38 6)  (110 454)  (110 454)  LC_3 Logic Functioning bit
 (41 6)  (113 454)  (113 454)  LC_3 Logic Functioning bit
 (43 6)  (115 454)  (115 454)  LC_3 Logic Functioning bit
 (45 6)  (117 454)  (117 454)  LC_3 Logic Functioning bit
 (53 6)  (125 454)  (125 454)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (86 455)  (86 455)  routing T_2_28.top_op_4 <X> T_2_28.lc_trk_g1_4
 (15 7)  (87 455)  (87 455)  routing T_2_28.top_op_4 <X> T_2_28.lc_trk_g1_4
 (17 7)  (89 455)  (89 455)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (98 455)  (98 455)  routing T_2_28.lc_trk_g0_3 <X> T_2_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 455)  (101 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 455)  (102 455)  routing T_2_28.lc_trk_g0_6 <X> T_2_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 455)  (103 455)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 455)  (104 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (105 455)  (105 455)  routing T_2_28.lc_trk_g2_5 <X> T_2_28.input_2_3
 (37 7)  (109 455)  (109 455)  LC_3 Logic Functioning bit
 (39 7)  (111 455)  (111 455)  LC_3 Logic Functioning bit
 (41 7)  (113 455)  (113 455)  LC_3 Logic Functioning bit
 (42 7)  (114 455)  (114 455)  LC_3 Logic Functioning bit
 (51 7)  (123 455)  (123 455)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (13 8)  (85 456)  (85 456)  routing T_2_28.sp4_v_t_45 <X> T_2_28.sp4_v_b_8
 (25 8)  (97 456)  (97 456)  routing T_2_28.sp4_h_r_34 <X> T_2_28.lc_trk_g2_2
 (27 8)  (99 456)  (99 456)  routing T_2_28.lc_trk_g3_4 <X> T_2_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 456)  (100 456)  routing T_2_28.lc_trk_g3_4 <X> T_2_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 456)  (101 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 456)  (102 456)  routing T_2_28.lc_trk_g3_4 <X> T_2_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 456)  (104 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (108 456)  (108 456)  LC_4 Logic Functioning bit
 (37 8)  (109 456)  (109 456)  LC_4 Logic Functioning bit
 (38 8)  (110 456)  (110 456)  LC_4 Logic Functioning bit
 (39 8)  (111 456)  (111 456)  LC_4 Logic Functioning bit
 (41 8)  (113 456)  (113 456)  LC_4 Logic Functioning bit
 (43 8)  (115 456)  (115 456)  LC_4 Logic Functioning bit
 (4 9)  (76 457)  (76 457)  routing T_2_28.sp4_v_t_36 <X> T_2_28.sp4_h_r_6
 (17 9)  (89 457)  (89 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (94 457)  (94 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (95 457)  (95 457)  routing T_2_28.sp4_h_r_34 <X> T_2_28.lc_trk_g2_2
 (24 9)  (96 457)  (96 457)  routing T_2_28.sp4_h_r_34 <X> T_2_28.lc_trk_g2_2
 (28 9)  (100 457)  (100 457)  routing T_2_28.lc_trk_g2_0 <X> T_2_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 457)  (101 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 457)  (103 457)  routing T_2_28.lc_trk_g0_3 <X> T_2_28.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 457)  (108 457)  LC_4 Logic Functioning bit
 (38 9)  (110 457)  (110 457)  LC_4 Logic Functioning bit
 (17 10)  (89 458)  (89 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (93 458)  (93 458)  routing T_2_28.sp4_h_r_39 <X> T_2_28.lc_trk_g2_7
 (22 10)  (94 458)  (94 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (95 458)  (95 458)  routing T_2_28.sp4_h_r_39 <X> T_2_28.lc_trk_g2_7
 (24 10)  (96 458)  (96 458)  routing T_2_28.sp4_h_r_39 <X> T_2_28.lc_trk_g2_7
 (28 10)  (100 458)  (100 458)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 458)  (101 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 458)  (102 458)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 458)  (103 458)  routing T_2_28.lc_trk_g1_5 <X> T_2_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 458)  (104 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 458)  (106 458)  routing T_2_28.lc_trk_g1_5 <X> T_2_28.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 458)  (107 458)  routing T_2_28.lc_trk_g2_5 <X> T_2_28.input_2_5
 (36 10)  (108 458)  (108 458)  LC_5 Logic Functioning bit
 (37 10)  (109 458)  (109 458)  LC_5 Logic Functioning bit
 (38 10)  (110 458)  (110 458)  LC_5 Logic Functioning bit
 (45 10)  (117 458)  (117 458)  LC_5 Logic Functioning bit
 (52 10)  (124 458)  (124 458)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (94 459)  (94 459)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (95 459)  (95 459)  routing T_2_28.sp12_v_t_21 <X> T_2_28.lc_trk_g2_6
 (25 11)  (97 459)  (97 459)  routing T_2_28.sp12_v_t_21 <X> T_2_28.lc_trk_g2_6
 (27 11)  (99 459)  (99 459)  routing T_2_28.lc_trk_g1_0 <X> T_2_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 459)  (101 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 459)  (102 459)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.wire_logic_cluster/lc_5/in_1
 (32 11)  (104 459)  (104 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (105 459)  (105 459)  routing T_2_28.lc_trk_g2_5 <X> T_2_28.input_2_5
 (36 11)  (108 459)  (108 459)  LC_5 Logic Functioning bit
 (37 11)  (109 459)  (109 459)  LC_5 Logic Functioning bit
 (38 11)  (110 459)  (110 459)  LC_5 Logic Functioning bit
 (39 11)  (111 459)  (111 459)  LC_5 Logic Functioning bit
 (40 11)  (112 459)  (112 459)  LC_5 Logic Functioning bit
 (52 11)  (124 459)  (124 459)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (12 12)  (84 460)  (84 460)  routing T_2_28.sp4_v_t_46 <X> T_2_28.sp4_h_r_11
 (17 12)  (89 460)  (89 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 460)  (90 460)  routing T_2_28.wire_logic_cluster/lc_1/out <X> T_2_28.lc_trk_g3_1
 (27 12)  (99 460)  (99 460)  routing T_2_28.lc_trk_g3_6 <X> T_2_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 460)  (100 460)  routing T_2_28.lc_trk_g3_6 <X> T_2_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 460)  (101 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 460)  (102 460)  routing T_2_28.lc_trk_g3_6 <X> T_2_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 460)  (103 460)  routing T_2_28.lc_trk_g1_4 <X> T_2_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 460)  (104 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 460)  (106 460)  routing T_2_28.lc_trk_g1_4 <X> T_2_28.wire_logic_cluster/lc_6/in_3
 (37 12)  (109 460)  (109 460)  LC_6 Logic Functioning bit
 (39 12)  (111 460)  (111 460)  LC_6 Logic Functioning bit
 (41 12)  (113 460)  (113 460)  LC_6 Logic Functioning bit
 (43 12)  (115 460)  (115 460)  LC_6 Logic Functioning bit
 (14 13)  (86 461)  (86 461)  routing T_2_28.sp4_h_r_24 <X> T_2_28.lc_trk_g3_0
 (15 13)  (87 461)  (87 461)  routing T_2_28.sp4_h_r_24 <X> T_2_28.lc_trk_g3_0
 (16 13)  (88 461)  (88 461)  routing T_2_28.sp4_h_r_24 <X> T_2_28.lc_trk_g3_0
 (17 13)  (89 461)  (89 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (30 13)  (102 461)  (102 461)  routing T_2_28.lc_trk_g3_6 <X> T_2_28.wire_logic_cluster/lc_6/in_1
 (37 13)  (109 461)  (109 461)  LC_6 Logic Functioning bit
 (39 13)  (111 461)  (111 461)  LC_6 Logic Functioning bit
 (41 13)  (113 461)  (113 461)  LC_6 Logic Functioning bit
 (43 13)  (115 461)  (115 461)  LC_6 Logic Functioning bit
 (15 14)  (87 462)  (87 462)  routing T_2_28.sp4_v_t_32 <X> T_2_28.lc_trk_g3_5
 (16 14)  (88 462)  (88 462)  routing T_2_28.sp4_v_t_32 <X> T_2_28.lc_trk_g3_5
 (17 14)  (89 462)  (89 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (98 462)  (98 462)  routing T_2_28.lc_trk_g2_5 <X> T_2_28.wire_logic_cluster/lc_7/in_0
 (28 14)  (100 462)  (100 462)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 462)  (101 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 462)  (102 462)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 462)  (103 462)  routing T_2_28.lc_trk_g1_7 <X> T_2_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 462)  (104 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 462)  (106 462)  routing T_2_28.lc_trk_g1_7 <X> T_2_28.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 462)  (107 462)  routing T_2_28.lc_trk_g2_7 <X> T_2_28.input_2_7
 (36 14)  (108 462)  (108 462)  LC_7 Logic Functioning bit
 (37 14)  (109 462)  (109 462)  LC_7 Logic Functioning bit
 (38 14)  (110 462)  (110 462)  LC_7 Logic Functioning bit
 (42 14)  (114 462)  (114 462)  LC_7 Logic Functioning bit
 (45 14)  (117 462)  (117 462)  LC_7 Logic Functioning bit
 (15 15)  (87 463)  (87 463)  routing T_2_28.tnr_op_4 <X> T_2_28.lc_trk_g3_4
 (17 15)  (89 463)  (89 463)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (94 463)  (94 463)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (96 463)  (96 463)  routing T_2_28.tnl_op_6 <X> T_2_28.lc_trk_g3_6
 (25 15)  (97 463)  (97 463)  routing T_2_28.tnl_op_6 <X> T_2_28.lc_trk_g3_6
 (28 15)  (100 463)  (100 463)  routing T_2_28.lc_trk_g2_5 <X> T_2_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 463)  (101 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 463)  (102 463)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 463)  (103 463)  routing T_2_28.lc_trk_g1_7 <X> T_2_28.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 463)  (104 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (105 463)  (105 463)  routing T_2_28.lc_trk_g2_7 <X> T_2_28.input_2_7
 (35 15)  (107 463)  (107 463)  routing T_2_28.lc_trk_g2_7 <X> T_2_28.input_2_7
 (36 15)  (108 463)  (108 463)  LC_7 Logic Functioning bit
 (37 15)  (109 463)  (109 463)  LC_7 Logic Functioning bit
 (38 15)  (110 463)  (110 463)  LC_7 Logic Functioning bit
 (39 15)  (111 463)  (111 463)  LC_7 Logic Functioning bit
 (51 15)  (123 463)  (123 463)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_3_28

 (5 0)  (131 448)  (131 448)  routing T_3_28.sp4_v_b_6 <X> T_3_28.sp4_h_r_0
 (8 0)  (134 448)  (134 448)  routing T_3_28.sp4_v_b_1 <X> T_3_28.sp4_h_r_1
 (9 0)  (135 448)  (135 448)  routing T_3_28.sp4_v_b_1 <X> T_3_28.sp4_h_r_1
 (11 0)  (137 448)  (137 448)  routing T_3_28.sp4_h_r_9 <X> T_3_28.sp4_v_b_2
 (28 0)  (154 448)  (154 448)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 448)  (155 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 448)  (156 448)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 448)  (158 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 448)  (160 448)  routing T_3_28.lc_trk_g1_2 <X> T_3_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 448)  (162 448)  LC_0 Logic Functioning bit
 (37 0)  (163 448)  (163 448)  LC_0 Logic Functioning bit
 (38 0)  (164 448)  (164 448)  LC_0 Logic Functioning bit
 (39 0)  (165 448)  (165 448)  LC_0 Logic Functioning bit
 (4 1)  (130 449)  (130 449)  routing T_3_28.sp4_v_b_6 <X> T_3_28.sp4_h_r_0
 (6 1)  (132 449)  (132 449)  routing T_3_28.sp4_v_b_6 <X> T_3_28.sp4_h_r_0
 (22 1)  (148 449)  (148 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (151 449)  (151 449)  routing T_3_28.sp4_r_v_b_33 <X> T_3_28.lc_trk_g0_2
 (26 1)  (152 449)  (152 449)  routing T_3_28.lc_trk_g1_3 <X> T_3_28.wire_logic_cluster/lc_0/in_0
 (27 1)  (153 449)  (153 449)  routing T_3_28.lc_trk_g1_3 <X> T_3_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 449)  (155 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 449)  (156 449)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 449)  (157 449)  routing T_3_28.lc_trk_g1_2 <X> T_3_28.wire_logic_cluster/lc_0/in_3
 (40 1)  (166 449)  (166 449)  LC_0 Logic Functioning bit
 (41 1)  (167 449)  (167 449)  LC_0 Logic Functioning bit
 (42 1)  (168 449)  (168 449)  LC_0 Logic Functioning bit
 (43 1)  (169 449)  (169 449)  LC_0 Logic Functioning bit
 (48 1)  (174 449)  (174 449)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (126 450)  (126 450)  routing T_3_28.glb_netwk_3 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (2 2)  (128 450)  (128 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (138 450)  (138 450)  routing T_3_28.sp4_v_t_39 <X> T_3_28.sp4_h_l_39
 (15 2)  (141 450)  (141 450)  routing T_3_28.top_op_5 <X> T_3_28.lc_trk_g0_5
 (17 2)  (143 450)  (143 450)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (153 450)  (153 450)  routing T_3_28.lc_trk_g3_1 <X> T_3_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 450)  (154 450)  routing T_3_28.lc_trk_g3_1 <X> T_3_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 450)  (155 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 450)  (158 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (164 450)  (164 450)  LC_1 Logic Functioning bit
 (39 2)  (165 450)  (165 450)  LC_1 Logic Functioning bit
 (42 2)  (168 450)  (168 450)  LC_1 Logic Functioning bit
 (43 2)  (169 450)  (169 450)  LC_1 Logic Functioning bit
 (50 2)  (176 450)  (176 450)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (126 451)  (126 451)  routing T_3_28.glb_netwk_3 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (11 3)  (137 451)  (137 451)  routing T_3_28.sp4_v_t_39 <X> T_3_28.sp4_h_l_39
 (18 3)  (144 451)  (144 451)  routing T_3_28.top_op_5 <X> T_3_28.lc_trk_g0_5
 (27 3)  (153 451)  (153 451)  routing T_3_28.lc_trk_g1_0 <X> T_3_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 451)  (155 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (157 451)  (157 451)  routing T_3_28.lc_trk_g0_2 <X> T_3_28.wire_logic_cluster/lc_1/in_3
 (36 3)  (162 451)  (162 451)  LC_1 Logic Functioning bit
 (37 3)  (163 451)  (163 451)  LC_1 Logic Functioning bit
 (40 3)  (166 451)  (166 451)  LC_1 Logic Functioning bit
 (41 3)  (167 451)  (167 451)  LC_1 Logic Functioning bit
 (10 4)  (136 452)  (136 452)  routing T_3_28.sp4_v_t_46 <X> T_3_28.sp4_h_r_4
 (12 4)  (138 452)  (138 452)  routing T_3_28.sp4_v_t_40 <X> T_3_28.sp4_h_r_5
 (21 4)  (147 452)  (147 452)  routing T_3_28.lft_op_3 <X> T_3_28.lc_trk_g1_3
 (22 4)  (148 452)  (148 452)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (150 452)  (150 452)  routing T_3_28.lft_op_3 <X> T_3_28.lc_trk_g1_3
 (25 4)  (151 452)  (151 452)  routing T_3_28.lft_op_2 <X> T_3_28.lc_trk_g1_2
 (26 4)  (152 452)  (152 452)  routing T_3_28.lc_trk_g1_7 <X> T_3_28.wire_logic_cluster/lc_2/in_0
 (29 4)  (155 452)  (155 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 452)  (156 452)  routing T_3_28.lc_trk_g0_5 <X> T_3_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 452)  (158 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 452)  (159 452)  routing T_3_28.lc_trk_g3_0 <X> T_3_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 452)  (160 452)  routing T_3_28.lc_trk_g3_0 <X> T_3_28.wire_logic_cluster/lc_2/in_3
 (38 4)  (164 452)  (164 452)  LC_2 Logic Functioning bit
 (39 4)  (165 452)  (165 452)  LC_2 Logic Functioning bit
 (42 4)  (168 452)  (168 452)  LC_2 Logic Functioning bit
 (43 4)  (169 452)  (169 452)  LC_2 Logic Functioning bit
 (50 4)  (176 452)  (176 452)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (140 453)  (140 453)  routing T_3_28.top_op_0 <X> T_3_28.lc_trk_g1_0
 (15 5)  (141 453)  (141 453)  routing T_3_28.top_op_0 <X> T_3_28.lc_trk_g1_0
 (17 5)  (143 453)  (143 453)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (148 453)  (148 453)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (150 453)  (150 453)  routing T_3_28.lft_op_2 <X> T_3_28.lc_trk_g1_2
 (26 5)  (152 453)  (152 453)  routing T_3_28.lc_trk_g1_7 <X> T_3_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 453)  (153 453)  routing T_3_28.lc_trk_g1_7 <X> T_3_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 453)  (155 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (162 453)  (162 453)  LC_2 Logic Functioning bit
 (37 5)  (163 453)  (163 453)  LC_2 Logic Functioning bit
 (40 5)  (166 453)  (166 453)  LC_2 Logic Functioning bit
 (41 5)  (167 453)  (167 453)  LC_2 Logic Functioning bit
 (5 6)  (131 454)  (131 454)  routing T_3_28.sp4_v_b_3 <X> T_3_28.sp4_h_l_38
 (14 6)  (140 454)  (140 454)  routing T_3_28.wire_logic_cluster/lc_4/out <X> T_3_28.lc_trk_g1_4
 (16 6)  (142 454)  (142 454)  routing T_3_28.sp4_v_b_13 <X> T_3_28.lc_trk_g1_5
 (17 6)  (143 454)  (143 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (144 454)  (144 454)  routing T_3_28.sp4_v_b_13 <X> T_3_28.lc_trk_g1_5
 (21 6)  (147 454)  (147 454)  routing T_3_28.lft_op_7 <X> T_3_28.lc_trk_g1_7
 (22 6)  (148 454)  (148 454)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (150 454)  (150 454)  routing T_3_28.lft_op_7 <X> T_3_28.lc_trk_g1_7
 (25 6)  (151 454)  (151 454)  routing T_3_28.lft_op_6 <X> T_3_28.lc_trk_g1_6
 (28 6)  (154 454)  (154 454)  routing T_3_28.lc_trk_g2_4 <X> T_3_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 454)  (155 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 454)  (156 454)  routing T_3_28.lc_trk_g2_4 <X> T_3_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (158 454)  (158 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 454)  (159 454)  routing T_3_28.lc_trk_g2_0 <X> T_3_28.wire_logic_cluster/lc_3/in_3
 (35 6)  (161 454)  (161 454)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.input_2_3
 (38 6)  (164 454)  (164 454)  LC_3 Logic Functioning bit
 (39 6)  (165 454)  (165 454)  LC_3 Logic Functioning bit
 (42 6)  (168 454)  (168 454)  LC_3 Logic Functioning bit
 (43 6)  (169 454)  (169 454)  LC_3 Logic Functioning bit
 (9 7)  (135 455)  (135 455)  routing T_3_28.sp4_v_b_8 <X> T_3_28.sp4_v_t_41
 (10 7)  (136 455)  (136 455)  routing T_3_28.sp4_v_b_8 <X> T_3_28.sp4_v_t_41
 (17 7)  (143 455)  (143 455)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (144 455)  (144 455)  routing T_3_28.sp4_v_b_13 <X> T_3_28.lc_trk_g1_5
 (22 7)  (148 455)  (148 455)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (150 455)  (150 455)  routing T_3_28.lft_op_6 <X> T_3_28.lc_trk_g1_6
 (28 7)  (154 455)  (154 455)  routing T_3_28.lc_trk_g2_1 <X> T_3_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 455)  (155 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (158 455)  (158 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (159 455)  (159 455)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.input_2_3
 (34 7)  (160 455)  (160 455)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.input_2_3
 (36 7)  (162 455)  (162 455)  LC_3 Logic Functioning bit
 (37 7)  (163 455)  (163 455)  LC_3 Logic Functioning bit
 (40 7)  (166 455)  (166 455)  LC_3 Logic Functioning bit
 (41 7)  (167 455)  (167 455)  LC_3 Logic Functioning bit
 (14 8)  (140 456)  (140 456)  routing T_3_28.bnl_op_0 <X> T_3_28.lc_trk_g2_0
 (17 8)  (143 456)  (143 456)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (144 456)  (144 456)  routing T_3_28.wire_logic_cluster/lc_1/out <X> T_3_28.lc_trk_g2_1
 (22 8)  (148 456)  (148 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (149 456)  (149 456)  routing T_3_28.sp4_v_t_30 <X> T_3_28.lc_trk_g2_3
 (24 8)  (150 456)  (150 456)  routing T_3_28.sp4_v_t_30 <X> T_3_28.lc_trk_g2_3
 (28 8)  (154 456)  (154 456)  routing T_3_28.lc_trk_g2_3 <X> T_3_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 456)  (155 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 456)  (157 456)  routing T_3_28.lc_trk_g1_4 <X> T_3_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 456)  (158 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 456)  (160 456)  routing T_3_28.lc_trk_g1_4 <X> T_3_28.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 456)  (161 456)  routing T_3_28.lc_trk_g1_5 <X> T_3_28.input_2_4
 (36 8)  (162 456)  (162 456)  LC_4 Logic Functioning bit
 (37 8)  (163 456)  (163 456)  LC_4 Logic Functioning bit
 (38 8)  (164 456)  (164 456)  LC_4 Logic Functioning bit
 (45 8)  (171 456)  (171 456)  LC_4 Logic Functioning bit
 (9 9)  (135 457)  (135 457)  routing T_3_28.sp4_v_t_46 <X> T_3_28.sp4_v_b_7
 (10 9)  (136 457)  (136 457)  routing T_3_28.sp4_v_t_46 <X> T_3_28.sp4_v_b_7
 (14 9)  (140 457)  (140 457)  routing T_3_28.bnl_op_0 <X> T_3_28.lc_trk_g2_0
 (17 9)  (143 457)  (143 457)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (148 457)  (148 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (152 457)  (152 457)  routing T_3_28.lc_trk_g3_3 <X> T_3_28.wire_logic_cluster/lc_4/in_0
 (27 9)  (153 457)  (153 457)  routing T_3_28.lc_trk_g3_3 <X> T_3_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 457)  (154 457)  routing T_3_28.lc_trk_g3_3 <X> T_3_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 457)  (155 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 457)  (156 457)  routing T_3_28.lc_trk_g2_3 <X> T_3_28.wire_logic_cluster/lc_4/in_1
 (32 9)  (158 457)  (158 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (160 457)  (160 457)  routing T_3_28.lc_trk_g1_5 <X> T_3_28.input_2_4
 (36 9)  (162 457)  (162 457)  LC_4 Logic Functioning bit
 (37 9)  (163 457)  (163 457)  LC_4 Logic Functioning bit
 (38 9)  (164 457)  (164 457)  LC_4 Logic Functioning bit
 (39 9)  (165 457)  (165 457)  LC_4 Logic Functioning bit
 (40 9)  (166 457)  (166 457)  LC_4 Logic Functioning bit
 (46 9)  (172 457)  (172 457)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (52 9)  (178 457)  (178 457)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (140 458)  (140 458)  routing T_3_28.bnl_op_4 <X> T_3_28.lc_trk_g2_4
 (21 10)  (147 458)  (147 458)  routing T_3_28.wire_logic_cluster/lc_7/out <X> T_3_28.lc_trk_g2_7
 (22 10)  (148 458)  (148 458)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (14 11)  (140 459)  (140 459)  routing T_3_28.bnl_op_4 <X> T_3_28.lc_trk_g2_4
 (17 11)  (143 459)  (143 459)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (148 459)  (148 459)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (150 459)  (150 459)  routing T_3_28.tnl_op_6 <X> T_3_28.lc_trk_g2_6
 (25 11)  (151 459)  (151 459)  routing T_3_28.tnl_op_6 <X> T_3_28.lc_trk_g2_6
 (15 12)  (141 460)  (141 460)  routing T_3_28.tnl_op_1 <X> T_3_28.lc_trk_g3_1
 (17 12)  (143 460)  (143 460)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (148 460)  (148 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (152 460)  (152 460)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 460)  (153 460)  routing T_3_28.lc_trk_g1_4 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 460)  (155 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 460)  (156 460)  routing T_3_28.lc_trk_g1_4 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 460)  (157 460)  routing T_3_28.lc_trk_g1_6 <X> T_3_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 460)  (158 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 460)  (160 460)  routing T_3_28.lc_trk_g1_6 <X> T_3_28.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 460)  (161 460)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.input_2_6
 (38 12)  (164 460)  (164 460)  LC_6 Logic Functioning bit
 (39 12)  (165 460)  (165 460)  LC_6 Logic Functioning bit
 (42 12)  (168 460)  (168 460)  LC_6 Logic Functioning bit
 (43 12)  (169 460)  (169 460)  LC_6 Logic Functioning bit
 (53 12)  (179 460)  (179 460)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (17 13)  (143 461)  (143 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (144 461)  (144 461)  routing T_3_28.tnl_op_1 <X> T_3_28.lc_trk_g3_1
 (21 13)  (147 461)  (147 461)  routing T_3_28.sp4_r_v_b_43 <X> T_3_28.lc_trk_g3_3
 (26 13)  (152 461)  (152 461)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (153 461)  (153 461)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 461)  (154 461)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 461)  (155 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (157 461)  (157 461)  routing T_3_28.lc_trk_g1_6 <X> T_3_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (158 461)  (158 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (159 461)  (159 461)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.input_2_6
 (35 13)  (161 461)  (161 461)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.input_2_6
 (36 13)  (162 461)  (162 461)  LC_6 Logic Functioning bit
 (37 13)  (163 461)  (163 461)  LC_6 Logic Functioning bit
 (40 13)  (166 461)  (166 461)  LC_6 Logic Functioning bit
 (41 13)  (167 461)  (167 461)  LC_6 Logic Functioning bit
 (22 14)  (148 462)  (148 462)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (150 462)  (150 462)  routing T_3_28.tnl_op_7 <X> T_3_28.lc_trk_g3_7
 (26 14)  (152 462)  (152 462)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_7/in_0
 (28 14)  (154 462)  (154 462)  routing T_3_28.lc_trk_g2_2 <X> T_3_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 462)  (155 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 462)  (157 462)  routing T_3_28.lc_trk_g1_5 <X> T_3_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 462)  (158 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 462)  (160 462)  routing T_3_28.lc_trk_g1_5 <X> T_3_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 462)  (162 462)  LC_7 Logic Functioning bit
 (38 14)  (164 462)  (164 462)  LC_7 Logic Functioning bit
 (41 14)  (167 462)  (167 462)  LC_7 Logic Functioning bit
 (43 14)  (169 462)  (169 462)  LC_7 Logic Functioning bit
 (45 14)  (171 462)  (171 462)  LC_7 Logic Functioning bit
 (52 14)  (178 462)  (178 462)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (141 463)  (141 463)  routing T_3_28.sp4_v_t_33 <X> T_3_28.lc_trk_g3_4
 (16 15)  (142 463)  (142 463)  routing T_3_28.sp4_v_t_33 <X> T_3_28.lc_trk_g3_4
 (17 15)  (143 463)  (143 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (147 463)  (147 463)  routing T_3_28.tnl_op_7 <X> T_3_28.lc_trk_g3_7
 (26 15)  (152 463)  (152 463)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 463)  (154 463)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 463)  (155 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 463)  (156 463)  routing T_3_28.lc_trk_g2_2 <X> T_3_28.wire_logic_cluster/lc_7/in_1
 (32 15)  (158 463)  (158 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (159 463)  (159 463)  routing T_3_28.lc_trk_g2_3 <X> T_3_28.input_2_7
 (35 15)  (161 463)  (161 463)  routing T_3_28.lc_trk_g2_3 <X> T_3_28.input_2_7
 (37 15)  (163 463)  (163 463)  LC_7 Logic Functioning bit
 (39 15)  (165 463)  (165 463)  LC_7 Logic Functioning bit
 (41 15)  (167 463)  (167 463)  LC_7 Logic Functioning bit
 (42 15)  (168 463)  (168 463)  LC_7 Logic Functioning bit


LogicTile_4_28

 (14 0)  (194 448)  (194 448)  routing T_4_28.lft_op_0 <X> T_4_28.lc_trk_g0_0
 (15 0)  (195 448)  (195 448)  routing T_4_28.sp4_h_l_4 <X> T_4_28.lc_trk_g0_1
 (16 0)  (196 448)  (196 448)  routing T_4_28.sp4_h_l_4 <X> T_4_28.lc_trk_g0_1
 (17 0)  (197 448)  (197 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (198 448)  (198 448)  routing T_4_28.sp4_h_l_4 <X> T_4_28.lc_trk_g0_1
 (21 0)  (201 448)  (201 448)  routing T_4_28.sp4_v_b_3 <X> T_4_28.lc_trk_g0_3
 (22 0)  (202 448)  (202 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (203 448)  (203 448)  routing T_4_28.sp4_v_b_3 <X> T_4_28.lc_trk_g0_3
 (25 0)  (205 448)  (205 448)  routing T_4_28.wire_logic_cluster/lc_2/out <X> T_4_28.lc_trk_g0_2
 (29 0)  (209 448)  (209 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 448)  (212 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (216 448)  (216 448)  LC_0 Logic Functioning bit
 (38 0)  (218 448)  (218 448)  LC_0 Logic Functioning bit
 (41 0)  (221 448)  (221 448)  LC_0 Logic Functioning bit
 (42 0)  (222 448)  (222 448)  LC_0 Logic Functioning bit
 (43 0)  (223 448)  (223 448)  LC_0 Logic Functioning bit
 (45 0)  (225 448)  (225 448)  LC_0 Logic Functioning bit
 (15 1)  (195 449)  (195 449)  routing T_4_28.lft_op_0 <X> T_4_28.lc_trk_g0_0
 (17 1)  (197 449)  (197 449)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (198 449)  (198 449)  routing T_4_28.sp4_h_l_4 <X> T_4_28.lc_trk_g0_1
 (22 1)  (202 449)  (202 449)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (208 449)  (208 449)  routing T_4_28.lc_trk_g2_0 <X> T_4_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 449)  (209 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 449)  (211 449)  routing T_4_28.lc_trk_g0_3 <X> T_4_28.wire_logic_cluster/lc_0/in_3
 (32 1)  (212 449)  (212 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (213 449)  (213 449)  routing T_4_28.lc_trk_g3_3 <X> T_4_28.input_2_0
 (34 1)  (214 449)  (214 449)  routing T_4_28.lc_trk_g3_3 <X> T_4_28.input_2_0
 (35 1)  (215 449)  (215 449)  routing T_4_28.lc_trk_g3_3 <X> T_4_28.input_2_0
 (37 1)  (217 449)  (217 449)  LC_0 Logic Functioning bit
 (39 1)  (219 449)  (219 449)  LC_0 Logic Functioning bit
 (42 1)  (222 449)  (222 449)  LC_0 Logic Functioning bit
 (51 1)  (231 449)  (231 449)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (180 450)  (180 450)  routing T_4_28.glb_netwk_3 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (2 2)  (182 450)  (182 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (185 450)  (185 450)  routing T_4_28.sp4_v_t_43 <X> T_4_28.sp4_h_l_37
 (8 2)  (188 450)  (188 450)  routing T_4_28.sp4_v_t_36 <X> T_4_28.sp4_h_l_36
 (9 2)  (189 450)  (189 450)  routing T_4_28.sp4_v_t_36 <X> T_4_28.sp4_h_l_36
 (27 2)  (207 450)  (207 450)  routing T_4_28.lc_trk_g1_3 <X> T_4_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 450)  (209 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 450)  (212 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 450)  (213 450)  routing T_4_28.lc_trk_g3_1 <X> T_4_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 450)  (214 450)  routing T_4_28.lc_trk_g3_1 <X> T_4_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 450)  (216 450)  LC_1 Logic Functioning bit
 (37 2)  (217 450)  (217 450)  LC_1 Logic Functioning bit
 (38 2)  (218 450)  (218 450)  LC_1 Logic Functioning bit
 (45 2)  (225 450)  (225 450)  LC_1 Logic Functioning bit
 (48 2)  (228 450)  (228 450)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (180 451)  (180 451)  routing T_4_28.glb_netwk_3 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (4 3)  (184 451)  (184 451)  routing T_4_28.sp4_v_t_43 <X> T_4_28.sp4_h_l_37
 (6 3)  (186 451)  (186 451)  routing T_4_28.sp4_v_t_43 <X> T_4_28.sp4_h_l_37
 (29 3)  (209 451)  (209 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 451)  (210 451)  routing T_4_28.lc_trk_g1_3 <X> T_4_28.wire_logic_cluster/lc_1/in_1
 (32 3)  (212 451)  (212 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (215 451)  (215 451)  routing T_4_28.lc_trk_g0_3 <X> T_4_28.input_2_1
 (36 3)  (216 451)  (216 451)  LC_1 Logic Functioning bit
 (37 3)  (217 451)  (217 451)  LC_1 Logic Functioning bit
 (38 3)  (218 451)  (218 451)  LC_1 Logic Functioning bit
 (39 3)  (219 451)  (219 451)  LC_1 Logic Functioning bit
 (41 3)  (221 451)  (221 451)  LC_1 Logic Functioning bit
 (48 3)  (228 451)  (228 451)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (13 4)  (193 452)  (193 452)  routing T_4_28.sp4_v_t_40 <X> T_4_28.sp4_v_b_5
 (22 4)  (202 452)  (202 452)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (204 452)  (204 452)  routing T_4_28.top_op_3 <X> T_4_28.lc_trk_g1_3
 (29 4)  (209 452)  (209 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 452)  (212 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (216 452)  (216 452)  LC_2 Logic Functioning bit
 (38 4)  (218 452)  (218 452)  LC_2 Logic Functioning bit
 (41 4)  (221 452)  (221 452)  LC_2 Logic Functioning bit
 (42 4)  (222 452)  (222 452)  LC_2 Logic Functioning bit
 (43 4)  (223 452)  (223 452)  LC_2 Logic Functioning bit
 (45 4)  (225 452)  (225 452)  LC_2 Logic Functioning bit
 (46 4)  (226 452)  (226 452)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (21 5)  (201 453)  (201 453)  routing T_4_28.top_op_3 <X> T_4_28.lc_trk_g1_3
 (26 5)  (206 453)  (206 453)  routing T_4_28.lc_trk_g0_2 <X> T_4_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 453)  (209 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 453)  (211 453)  routing T_4_28.lc_trk_g0_3 <X> T_4_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (212 453)  (212 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (213 453)  (213 453)  routing T_4_28.lc_trk_g2_2 <X> T_4_28.input_2_2
 (35 5)  (215 453)  (215 453)  routing T_4_28.lc_trk_g2_2 <X> T_4_28.input_2_2
 (37 5)  (217 453)  (217 453)  LC_2 Logic Functioning bit
 (39 5)  (219 453)  (219 453)  LC_2 Logic Functioning bit
 (42 5)  (222 453)  (222 453)  LC_2 Logic Functioning bit
 (48 5)  (228 453)  (228 453)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (6 6)  (186 454)  (186 454)  routing T_4_28.sp4_v_b_0 <X> T_4_28.sp4_v_t_38
 (14 6)  (194 454)  (194 454)  routing T_4_28.bnr_op_4 <X> T_4_28.lc_trk_g1_4
 (22 6)  (202 454)  (202 454)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (204 454)  (204 454)  routing T_4_28.top_op_7 <X> T_4_28.lc_trk_g1_7
 (25 6)  (205 454)  (205 454)  routing T_4_28.bnr_op_6 <X> T_4_28.lc_trk_g1_6
 (28 6)  (208 454)  (208 454)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 454)  (209 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 454)  (210 454)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 454)  (212 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 454)  (213 454)  routing T_4_28.lc_trk_g2_0 <X> T_4_28.wire_logic_cluster/lc_3/in_3
 (37 6)  (217 454)  (217 454)  LC_3 Logic Functioning bit
 (39 6)  (219 454)  (219 454)  LC_3 Logic Functioning bit
 (41 6)  (221 454)  (221 454)  LC_3 Logic Functioning bit
 (43 6)  (223 454)  (223 454)  LC_3 Logic Functioning bit
 (5 7)  (185 455)  (185 455)  routing T_4_28.sp4_v_b_0 <X> T_4_28.sp4_v_t_38
 (14 7)  (194 455)  (194 455)  routing T_4_28.bnr_op_4 <X> T_4_28.lc_trk_g1_4
 (17 7)  (197 455)  (197 455)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (201 455)  (201 455)  routing T_4_28.top_op_7 <X> T_4_28.lc_trk_g1_7
 (22 7)  (202 455)  (202 455)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (205 455)  (205 455)  routing T_4_28.bnr_op_6 <X> T_4_28.lc_trk_g1_6
 (30 7)  (210 455)  (210 455)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_3/in_1
 (37 7)  (217 455)  (217 455)  LC_3 Logic Functioning bit
 (39 7)  (219 455)  (219 455)  LC_3 Logic Functioning bit
 (41 7)  (221 455)  (221 455)  LC_3 Logic Functioning bit
 (43 7)  (223 455)  (223 455)  LC_3 Logic Functioning bit
 (14 8)  (194 456)  (194 456)  routing T_4_28.wire_logic_cluster/lc_0/out <X> T_4_28.lc_trk_g2_0
 (17 8)  (197 456)  (197 456)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (198 456)  (198 456)  routing T_4_28.bnl_op_1 <X> T_4_28.lc_trk_g2_1
 (28 8)  (208 456)  (208 456)  routing T_4_28.lc_trk_g2_5 <X> T_4_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 456)  (209 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 456)  (210 456)  routing T_4_28.lc_trk_g2_5 <X> T_4_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 456)  (212 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 456)  (213 456)  routing T_4_28.lc_trk_g2_1 <X> T_4_28.wire_logic_cluster/lc_4/in_3
 (38 8)  (218 456)  (218 456)  LC_4 Logic Functioning bit
 (39 8)  (219 456)  (219 456)  LC_4 Logic Functioning bit
 (42 8)  (222 456)  (222 456)  LC_4 Logic Functioning bit
 (43 8)  (223 456)  (223 456)  LC_4 Logic Functioning bit
 (50 8)  (230 456)  (230 456)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (197 457)  (197 457)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (198 457)  (198 457)  routing T_4_28.bnl_op_1 <X> T_4_28.lc_trk_g2_1
 (22 9)  (202 457)  (202 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (203 457)  (203 457)  routing T_4_28.sp4_h_l_15 <X> T_4_28.lc_trk_g2_2
 (24 9)  (204 457)  (204 457)  routing T_4_28.sp4_h_l_15 <X> T_4_28.lc_trk_g2_2
 (25 9)  (205 457)  (205 457)  routing T_4_28.sp4_h_l_15 <X> T_4_28.lc_trk_g2_2
 (26 9)  (206 457)  (206 457)  routing T_4_28.lc_trk_g0_2 <X> T_4_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 457)  (209 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (216 457)  (216 457)  LC_4 Logic Functioning bit
 (37 9)  (217 457)  (217 457)  LC_4 Logic Functioning bit
 (40 9)  (220 457)  (220 457)  LC_4 Logic Functioning bit
 (41 9)  (221 457)  (221 457)  LC_4 Logic Functioning bit
 (15 10)  (195 458)  (195 458)  routing T_4_28.tnr_op_5 <X> T_4_28.lc_trk_g2_5
 (17 10)  (197 458)  (197 458)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (25 10)  (205 458)  (205 458)  routing T_4_28.bnl_op_6 <X> T_4_28.lc_trk_g2_6
 (29 10)  (209 458)  (209 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 458)  (211 458)  routing T_4_28.lc_trk_g1_7 <X> T_4_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 458)  (212 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 458)  (214 458)  routing T_4_28.lc_trk_g1_7 <X> T_4_28.wire_logic_cluster/lc_5/in_3
 (38 10)  (218 458)  (218 458)  LC_5 Logic Functioning bit
 (39 10)  (219 458)  (219 458)  LC_5 Logic Functioning bit
 (42 10)  (222 458)  (222 458)  LC_5 Logic Functioning bit
 (43 10)  (223 458)  (223 458)  LC_5 Logic Functioning bit
 (50 10)  (230 458)  (230 458)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (202 459)  (202 459)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (205 459)  (205 459)  routing T_4_28.bnl_op_6 <X> T_4_28.lc_trk_g2_6
 (27 11)  (207 459)  (207 459)  routing T_4_28.lc_trk_g3_0 <X> T_4_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 459)  (208 459)  routing T_4_28.lc_trk_g3_0 <X> T_4_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 459)  (209 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 459)  (211 459)  routing T_4_28.lc_trk_g1_7 <X> T_4_28.wire_logic_cluster/lc_5/in_3
 (36 11)  (216 459)  (216 459)  LC_5 Logic Functioning bit
 (37 11)  (217 459)  (217 459)  LC_5 Logic Functioning bit
 (40 11)  (220 459)  (220 459)  LC_5 Logic Functioning bit
 (41 11)  (221 459)  (221 459)  LC_5 Logic Functioning bit
 (17 12)  (197 460)  (197 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 460)  (198 460)  routing T_4_28.wire_logic_cluster/lc_1/out <X> T_4_28.lc_trk_g3_1
 (21 12)  (201 460)  (201 460)  routing T_4_28.sp4_h_r_35 <X> T_4_28.lc_trk_g3_3
 (22 12)  (202 460)  (202 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (203 460)  (203 460)  routing T_4_28.sp4_h_r_35 <X> T_4_28.lc_trk_g3_3
 (24 12)  (204 460)  (204 460)  routing T_4_28.sp4_h_r_35 <X> T_4_28.lc_trk_g3_3
 (27 12)  (207 460)  (207 460)  routing T_4_28.lc_trk_g1_6 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 460)  (209 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 460)  (210 460)  routing T_4_28.lc_trk_g1_6 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 460)  (211 460)  routing T_4_28.lc_trk_g1_4 <X> T_4_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 460)  (212 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 460)  (214 460)  routing T_4_28.lc_trk_g1_4 <X> T_4_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 460)  (216 460)  LC_6 Logic Functioning bit
 (39 12)  (219 460)  (219 460)  LC_6 Logic Functioning bit
 (41 12)  (221 460)  (221 460)  LC_6 Logic Functioning bit
 (42 12)  (222 460)  (222 460)  LC_6 Logic Functioning bit
 (50 12)  (230 460)  (230 460)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (194 461)  (194 461)  routing T_4_28.tnl_op_0 <X> T_4_28.lc_trk_g3_0
 (15 13)  (195 461)  (195 461)  routing T_4_28.tnl_op_0 <X> T_4_28.lc_trk_g3_0
 (17 13)  (197 461)  (197 461)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (30 13)  (210 461)  (210 461)  routing T_4_28.lc_trk_g1_6 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (36 13)  (216 461)  (216 461)  LC_6 Logic Functioning bit
 (39 13)  (219 461)  (219 461)  LC_6 Logic Functioning bit
 (41 13)  (221 461)  (221 461)  LC_6 Logic Functioning bit
 (42 13)  (222 461)  (222 461)  LC_6 Logic Functioning bit
 (52 13)  (232 461)  (232 461)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (8 14)  (188 462)  (188 462)  routing T_4_28.sp4_v_t_41 <X> T_4_28.sp4_h_l_47
 (9 14)  (189 462)  (189 462)  routing T_4_28.sp4_v_t_41 <X> T_4_28.sp4_h_l_47
 (10 14)  (190 462)  (190 462)  routing T_4_28.sp4_v_t_41 <X> T_4_28.sp4_h_l_47
 (11 14)  (191 462)  (191 462)  routing T_4_28.sp4_v_b_3 <X> T_4_28.sp4_v_t_46
 (13 14)  (193 462)  (193 462)  routing T_4_28.sp4_v_b_3 <X> T_4_28.sp4_v_t_46
 (15 14)  (195 462)  (195 462)  routing T_4_28.sp4_h_r_45 <X> T_4_28.lc_trk_g3_5
 (16 14)  (196 462)  (196 462)  routing T_4_28.sp4_h_r_45 <X> T_4_28.lc_trk_g3_5
 (17 14)  (197 462)  (197 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (198 462)  (198 462)  routing T_4_28.sp4_h_r_45 <X> T_4_28.lc_trk_g3_5
 (21 14)  (201 462)  (201 462)  routing T_4_28.wire_logic_cluster/lc_7/out <X> T_4_28.lc_trk_g3_7
 (22 14)  (202 462)  (202 462)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (207 462)  (207 462)  routing T_4_28.lc_trk_g3_5 <X> T_4_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 462)  (208 462)  routing T_4_28.lc_trk_g3_5 <X> T_4_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 462)  (209 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 462)  (210 462)  routing T_4_28.lc_trk_g3_5 <X> T_4_28.wire_logic_cluster/lc_7/in_1
 (31 14)  (211 462)  (211 462)  routing T_4_28.lc_trk_g3_7 <X> T_4_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 462)  (212 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 462)  (213 462)  routing T_4_28.lc_trk_g3_7 <X> T_4_28.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 462)  (214 462)  routing T_4_28.lc_trk_g3_7 <X> T_4_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 462)  (216 462)  LC_7 Logic Functioning bit
 (37 14)  (217 462)  (217 462)  LC_7 Logic Functioning bit
 (38 14)  (218 462)  (218 462)  LC_7 Logic Functioning bit
 (45 14)  (225 462)  (225 462)  LC_7 Logic Functioning bit
 (18 15)  (198 463)  (198 463)  routing T_4_28.sp4_h_r_45 <X> T_4_28.lc_trk_g3_5
 (29 15)  (209 463)  (209 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 463)  (211 463)  routing T_4_28.lc_trk_g3_7 <X> T_4_28.wire_logic_cluster/lc_7/in_3
 (32 15)  (212 463)  (212 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (215 463)  (215 463)  routing T_4_28.lc_trk_g0_3 <X> T_4_28.input_2_7
 (36 15)  (216 463)  (216 463)  LC_7 Logic Functioning bit
 (37 15)  (217 463)  (217 463)  LC_7 Logic Functioning bit
 (38 15)  (218 463)  (218 463)  LC_7 Logic Functioning bit
 (39 15)  (219 463)  (219 463)  LC_7 Logic Functioning bit
 (41 15)  (221 463)  (221 463)  LC_7 Logic Functioning bit
 (47 15)  (227 463)  (227 463)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_5_28

 (14 0)  (248 448)  (248 448)  routing T_5_28.lft_op_0 <X> T_5_28.lc_trk_g0_0
 (15 0)  (249 448)  (249 448)  routing T_5_28.lft_op_1 <X> T_5_28.lc_trk_g0_1
 (17 0)  (251 448)  (251 448)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (252 448)  (252 448)  routing T_5_28.lft_op_1 <X> T_5_28.lc_trk_g0_1
 (25 0)  (259 448)  (259 448)  routing T_5_28.lft_op_2 <X> T_5_28.lc_trk_g0_2
 (28 0)  (262 448)  (262 448)  routing T_5_28.lc_trk_g2_5 <X> T_5_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 448)  (263 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 448)  (264 448)  routing T_5_28.lc_trk_g2_5 <X> T_5_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 448)  (266 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 448)  (267 448)  routing T_5_28.lc_trk_g2_1 <X> T_5_28.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 448)  (269 448)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.input_2_0
 (38 0)  (272 448)  (272 448)  LC_0 Logic Functioning bit
 (39 0)  (273 448)  (273 448)  LC_0 Logic Functioning bit
 (42 0)  (276 448)  (276 448)  LC_0 Logic Functioning bit
 (43 0)  (277 448)  (277 448)  LC_0 Logic Functioning bit
 (15 1)  (249 449)  (249 449)  routing T_5_28.lft_op_0 <X> T_5_28.lc_trk_g0_0
 (17 1)  (251 449)  (251 449)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (256 449)  (256 449)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (258 449)  (258 449)  routing T_5_28.lft_op_2 <X> T_5_28.lc_trk_g0_2
 (26 1)  (260 449)  (260 449)  routing T_5_28.lc_trk_g3_3 <X> T_5_28.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 449)  (261 449)  routing T_5_28.lc_trk_g3_3 <X> T_5_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 449)  (262 449)  routing T_5_28.lc_trk_g3_3 <X> T_5_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 449)  (263 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 449)  (266 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (267 449)  (267 449)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.input_2_0
 (34 1)  (268 449)  (268 449)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.input_2_0
 (36 1)  (270 449)  (270 449)  LC_0 Logic Functioning bit
 (37 1)  (271 449)  (271 449)  LC_0 Logic Functioning bit
 (40 1)  (274 449)  (274 449)  LC_0 Logic Functioning bit
 (41 1)  (275 449)  (275 449)  LC_0 Logic Functioning bit
 (0 2)  (234 450)  (234 450)  routing T_5_28.glb_netwk_3 <X> T_5_28.wire_logic_cluster/lc_7/clk
 (2 2)  (236 450)  (236 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (242 450)  (242 450)  routing T_5_28.sp4_v_t_36 <X> T_5_28.sp4_h_l_36
 (9 2)  (243 450)  (243 450)  routing T_5_28.sp4_v_t_36 <X> T_5_28.sp4_h_l_36
 (13 2)  (247 450)  (247 450)  routing T_5_28.sp4_v_b_2 <X> T_5_28.sp4_v_t_39
 (21 2)  (255 450)  (255 450)  routing T_5_28.wire_logic_cluster/lc_7/out <X> T_5_28.lc_trk_g0_7
 (22 2)  (256 450)  (256 450)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (260 450)  (260 450)  routing T_5_28.lc_trk_g0_7 <X> T_5_28.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 450)  (261 450)  routing T_5_28.lc_trk_g1_3 <X> T_5_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 450)  (263 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 450)  (266 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (270 450)  (270 450)  LC_1 Logic Functioning bit
 (37 2)  (271 450)  (271 450)  LC_1 Logic Functioning bit
 (38 2)  (272 450)  (272 450)  LC_1 Logic Functioning bit
 (39 2)  (273 450)  (273 450)  LC_1 Logic Functioning bit
 (42 2)  (276 450)  (276 450)  LC_1 Logic Functioning bit
 (43 2)  (277 450)  (277 450)  LC_1 Logic Functioning bit
 (50 2)  (284 450)  (284 450)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (234 451)  (234 451)  routing T_5_28.glb_netwk_3 <X> T_5_28.wire_logic_cluster/lc_7/clk
 (15 3)  (249 451)  (249 451)  routing T_5_28.bot_op_4 <X> T_5_28.lc_trk_g0_4
 (17 3)  (251 451)  (251 451)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (256 451)  (256 451)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (257 451)  (257 451)  routing T_5_28.sp12_h_l_21 <X> T_5_28.lc_trk_g0_6
 (25 3)  (259 451)  (259 451)  routing T_5_28.sp12_h_l_21 <X> T_5_28.lc_trk_g0_6
 (26 3)  (260 451)  (260 451)  routing T_5_28.lc_trk_g0_7 <X> T_5_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 451)  (263 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 451)  (264 451)  routing T_5_28.lc_trk_g1_3 <X> T_5_28.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 451)  (265 451)  routing T_5_28.lc_trk_g0_2 <X> T_5_28.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 451)  (270 451)  LC_1 Logic Functioning bit
 (37 3)  (271 451)  (271 451)  LC_1 Logic Functioning bit
 (40 3)  (274 451)  (274 451)  LC_1 Logic Functioning bit
 (41 3)  (275 451)  (275 451)  LC_1 Logic Functioning bit
 (42 3)  (276 451)  (276 451)  LC_1 Logic Functioning bit
 (43 3)  (277 451)  (277 451)  LC_1 Logic Functioning bit
 (48 3)  (282 451)  (282 451)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (13 4)  (247 452)  (247 452)  routing T_5_28.sp4_v_t_40 <X> T_5_28.sp4_v_b_5
 (21 4)  (255 452)  (255 452)  routing T_5_28.wire_logic_cluster/lc_3/out <X> T_5_28.lc_trk_g1_3
 (22 4)  (256 452)  (256 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (260 452)  (260 452)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_2/in_0
 (28 4)  (262 452)  (262 452)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 452)  (263 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 452)  (265 452)  routing T_5_28.lc_trk_g2_7 <X> T_5_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 452)  (266 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 452)  (267 452)  routing T_5_28.lc_trk_g2_7 <X> T_5_28.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 452)  (269 452)  routing T_5_28.lc_trk_g1_5 <X> T_5_28.input_2_2
 (38 4)  (272 452)  (272 452)  LC_2 Logic Functioning bit
 (39 4)  (273 452)  (273 452)  LC_2 Logic Functioning bit
 (42 4)  (276 452)  (276 452)  LC_2 Logic Functioning bit
 (43 4)  (277 452)  (277 452)  LC_2 Logic Functioning bit
 (26 5)  (260 453)  (260 453)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 453)  (261 453)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 453)  (262 453)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 453)  (263 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 453)  (264 453)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 453)  (265 453)  routing T_5_28.lc_trk_g2_7 <X> T_5_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 453)  (266 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (268 453)  (268 453)  routing T_5_28.lc_trk_g1_5 <X> T_5_28.input_2_2
 (36 5)  (270 453)  (270 453)  LC_2 Logic Functioning bit
 (37 5)  (271 453)  (271 453)  LC_2 Logic Functioning bit
 (40 5)  (274 453)  (274 453)  LC_2 Logic Functioning bit
 (41 5)  (275 453)  (275 453)  LC_2 Logic Functioning bit
 (5 6)  (239 454)  (239 454)  routing T_5_28.sp4_v_t_44 <X> T_5_28.sp4_h_l_38
 (15 6)  (249 454)  (249 454)  routing T_5_28.sp4_v_b_21 <X> T_5_28.lc_trk_g1_5
 (16 6)  (250 454)  (250 454)  routing T_5_28.sp4_v_b_21 <X> T_5_28.lc_trk_g1_5
 (17 6)  (251 454)  (251 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (260 454)  (260 454)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_3/in_0
 (29 6)  (263 454)  (263 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 454)  (265 454)  routing T_5_28.lc_trk_g2_4 <X> T_5_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 454)  (266 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 454)  (267 454)  routing T_5_28.lc_trk_g2_4 <X> T_5_28.wire_logic_cluster/lc_3/in_3
 (38 6)  (272 454)  (272 454)  LC_3 Logic Functioning bit
 (39 6)  (273 454)  (273 454)  LC_3 Logic Functioning bit
 (42 6)  (276 454)  (276 454)  LC_3 Logic Functioning bit
 (43 6)  (277 454)  (277 454)  LC_3 Logic Functioning bit
 (4 7)  (238 455)  (238 455)  routing T_5_28.sp4_v_t_44 <X> T_5_28.sp4_h_l_38
 (6 7)  (240 455)  (240 455)  routing T_5_28.sp4_v_t_44 <X> T_5_28.sp4_h_l_38
 (27 7)  (261 455)  (261 455)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 455)  (262 455)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 455)  (263 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (266 455)  (266 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (267 455)  (267 455)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.input_2_3
 (34 7)  (268 455)  (268 455)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.input_2_3
 (36 7)  (270 455)  (270 455)  LC_3 Logic Functioning bit
 (37 7)  (271 455)  (271 455)  LC_3 Logic Functioning bit
 (40 7)  (274 455)  (274 455)  LC_3 Logic Functioning bit
 (41 7)  (275 455)  (275 455)  LC_3 Logic Functioning bit
 (14 8)  (248 456)  (248 456)  routing T_5_28.sp4_h_r_40 <X> T_5_28.lc_trk_g2_0
 (15 8)  (249 456)  (249 456)  routing T_5_28.sp4_h_r_25 <X> T_5_28.lc_trk_g2_1
 (16 8)  (250 456)  (250 456)  routing T_5_28.sp4_h_r_25 <X> T_5_28.lc_trk_g2_1
 (17 8)  (251 456)  (251 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (255 456)  (255 456)  routing T_5_28.sp4_h_r_43 <X> T_5_28.lc_trk_g2_3
 (22 8)  (256 456)  (256 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (257 456)  (257 456)  routing T_5_28.sp4_h_r_43 <X> T_5_28.lc_trk_g2_3
 (24 8)  (258 456)  (258 456)  routing T_5_28.sp4_h_r_43 <X> T_5_28.lc_trk_g2_3
 (27 8)  (261 456)  (261 456)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 456)  (262 456)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 456)  (263 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 456)  (265 456)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 456)  (266 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 456)  (267 456)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 456)  (268 456)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_4/in_3
 (37 8)  (271 456)  (271 456)  LC_4 Logic Functioning bit
 (39 8)  (273 456)  (273 456)  LC_4 Logic Functioning bit
 (41 8)  (275 456)  (275 456)  LC_4 Logic Functioning bit
 (43 8)  (277 456)  (277 456)  LC_4 Logic Functioning bit
 (14 9)  (248 457)  (248 457)  routing T_5_28.sp4_h_r_40 <X> T_5_28.lc_trk_g2_0
 (15 9)  (249 457)  (249 457)  routing T_5_28.sp4_h_r_40 <X> T_5_28.lc_trk_g2_0
 (16 9)  (250 457)  (250 457)  routing T_5_28.sp4_h_r_40 <X> T_5_28.lc_trk_g2_0
 (17 9)  (251 457)  (251 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (252 457)  (252 457)  routing T_5_28.sp4_h_r_25 <X> T_5_28.lc_trk_g2_1
 (21 9)  (255 457)  (255 457)  routing T_5_28.sp4_h_r_43 <X> T_5_28.lc_trk_g2_3
 (37 9)  (271 457)  (271 457)  LC_4 Logic Functioning bit
 (39 9)  (273 457)  (273 457)  LC_4 Logic Functioning bit
 (41 9)  (275 457)  (275 457)  LC_4 Logic Functioning bit
 (43 9)  (277 457)  (277 457)  LC_4 Logic Functioning bit
 (48 9)  (282 457)  (282 457)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (248 458)  (248 458)  routing T_5_28.sp4_h_r_36 <X> T_5_28.lc_trk_g2_4
 (17 10)  (251 458)  (251 458)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (252 458)  (252 458)  routing T_5_28.wire_logic_cluster/lc_5/out <X> T_5_28.lc_trk_g2_5
 (22 10)  (256 458)  (256 458)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (258 458)  (258 458)  routing T_5_28.tnl_op_7 <X> T_5_28.lc_trk_g2_7
 (29 10)  (263 458)  (263 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 458)  (264 458)  routing T_5_28.lc_trk_g0_4 <X> T_5_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 458)  (265 458)  routing T_5_28.lc_trk_g0_6 <X> T_5_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 458)  (266 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (270 458)  (270 458)  LC_5 Logic Functioning bit
 (37 10)  (271 458)  (271 458)  LC_5 Logic Functioning bit
 (38 10)  (272 458)  (272 458)  LC_5 Logic Functioning bit
 (39 10)  (273 458)  (273 458)  LC_5 Logic Functioning bit
 (15 11)  (249 459)  (249 459)  routing T_5_28.sp4_h_r_36 <X> T_5_28.lc_trk_g2_4
 (16 11)  (250 459)  (250 459)  routing T_5_28.sp4_h_r_36 <X> T_5_28.lc_trk_g2_4
 (17 11)  (251 459)  (251 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (255 459)  (255 459)  routing T_5_28.tnl_op_7 <X> T_5_28.lc_trk_g2_7
 (29 11)  (263 459)  (263 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 459)  (265 459)  routing T_5_28.lc_trk_g0_6 <X> T_5_28.wire_logic_cluster/lc_5/in_3
 (40 11)  (274 459)  (274 459)  LC_5 Logic Functioning bit
 (41 11)  (275 459)  (275 459)  LC_5 Logic Functioning bit
 (42 11)  (276 459)  (276 459)  LC_5 Logic Functioning bit
 (43 11)  (277 459)  (277 459)  LC_5 Logic Functioning bit
 (6 12)  (240 460)  (240 460)  routing T_5_28.sp4_v_t_43 <X> T_5_28.sp4_v_b_9
 (14 12)  (248 460)  (248 460)  routing T_5_28.sp4_h_l_21 <X> T_5_28.lc_trk_g3_0
 (16 12)  (250 460)  (250 460)  routing T_5_28.sp4_v_t_12 <X> T_5_28.lc_trk_g3_1
 (17 12)  (251 460)  (251 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (252 460)  (252 460)  routing T_5_28.sp4_v_t_12 <X> T_5_28.lc_trk_g3_1
 (21 12)  (255 460)  (255 460)  routing T_5_28.sp4_v_t_22 <X> T_5_28.lc_trk_g3_3
 (22 12)  (256 460)  (256 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (257 460)  (257 460)  routing T_5_28.sp4_v_t_22 <X> T_5_28.lc_trk_g3_3
 (5 13)  (239 461)  (239 461)  routing T_5_28.sp4_v_t_43 <X> T_5_28.sp4_v_b_9
 (15 13)  (249 461)  (249 461)  routing T_5_28.sp4_h_l_21 <X> T_5_28.lc_trk_g3_0
 (16 13)  (250 461)  (250 461)  routing T_5_28.sp4_h_l_21 <X> T_5_28.lc_trk_g3_0
 (17 13)  (251 461)  (251 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (255 461)  (255 461)  routing T_5_28.sp4_v_t_22 <X> T_5_28.lc_trk_g3_3
 (15 14)  (249 462)  (249 462)  routing T_5_28.sp4_h_l_16 <X> T_5_28.lc_trk_g3_5
 (16 14)  (250 462)  (250 462)  routing T_5_28.sp4_h_l_16 <X> T_5_28.lc_trk_g3_5
 (17 14)  (251 462)  (251 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (256 462)  (256 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (257 462)  (257 462)  routing T_5_28.sp4_v_b_47 <X> T_5_28.lc_trk_g3_7
 (24 14)  (258 462)  (258 462)  routing T_5_28.sp4_v_b_47 <X> T_5_28.lc_trk_g3_7
 (26 14)  (260 462)  (260 462)  routing T_5_28.lc_trk_g0_7 <X> T_5_28.wire_logic_cluster/lc_7/in_0
 (27 14)  (261 462)  (261 462)  routing T_5_28.lc_trk_g3_1 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 462)  (262 462)  routing T_5_28.lc_trk_g3_1 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 462)  (263 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (266 462)  (266 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 462)  (267 462)  routing T_5_28.lc_trk_g2_0 <X> T_5_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 462)  (270 462)  LC_7 Logic Functioning bit
 (38 14)  (272 462)  (272 462)  LC_7 Logic Functioning bit
 (45 14)  (279 462)  (279 462)  LC_7 Logic Functioning bit
 (14 15)  (248 463)  (248 463)  routing T_5_28.tnl_op_4 <X> T_5_28.lc_trk_g3_4
 (15 15)  (249 463)  (249 463)  routing T_5_28.tnl_op_4 <X> T_5_28.lc_trk_g3_4
 (17 15)  (251 463)  (251 463)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (252 463)  (252 463)  routing T_5_28.sp4_h_l_16 <X> T_5_28.lc_trk_g3_5
 (26 15)  (260 463)  (260 463)  routing T_5_28.lc_trk_g0_7 <X> T_5_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 463)  (263 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (270 463)  (270 463)  LC_7 Logic Functioning bit
 (37 15)  (271 463)  (271 463)  LC_7 Logic Functioning bit
 (38 15)  (272 463)  (272 463)  LC_7 Logic Functioning bit
 (39 15)  (273 463)  (273 463)  LC_7 Logic Functioning bit
 (40 15)  (274 463)  (274 463)  LC_7 Logic Functioning bit
 (42 15)  (276 463)  (276 463)  LC_7 Logic Functioning bit
 (51 15)  (285 463)  (285 463)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_28

 (15 0)  (303 448)  (303 448)  routing T_6_28.sp4_h_r_9 <X> T_6_28.lc_trk_g0_1
 (16 0)  (304 448)  (304 448)  routing T_6_28.sp4_h_r_9 <X> T_6_28.lc_trk_g0_1
 (17 0)  (305 448)  (305 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (306 448)  (306 448)  routing T_6_28.sp4_h_r_9 <X> T_6_28.lc_trk_g0_1
 (21 0)  (309 448)  (309 448)  routing T_6_28.sp4_h_r_11 <X> T_6_28.lc_trk_g0_3
 (22 0)  (310 448)  (310 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (311 448)  (311 448)  routing T_6_28.sp4_h_r_11 <X> T_6_28.lc_trk_g0_3
 (24 0)  (312 448)  (312 448)  routing T_6_28.sp4_h_r_11 <X> T_6_28.lc_trk_g0_3
 (27 0)  (315 448)  (315 448)  routing T_6_28.lc_trk_g1_0 <X> T_6_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 448)  (317 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 448)  (319 448)  routing T_6_28.lc_trk_g2_5 <X> T_6_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 448)  (320 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 448)  (321 448)  routing T_6_28.lc_trk_g2_5 <X> T_6_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 448)  (324 448)  LC_0 Logic Functioning bit
 (38 0)  (326 448)  (326 448)  LC_0 Logic Functioning bit
 (45 0)  (333 448)  (333 448)  LC_0 Logic Functioning bit
 (16 1)  (304 449)  (304 449)  routing T_6_28.sp12_h_r_8 <X> T_6_28.lc_trk_g0_0
 (17 1)  (305 449)  (305 449)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (26 1)  (314 449)  (314 449)  routing T_6_28.lc_trk_g2_2 <X> T_6_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 449)  (316 449)  routing T_6_28.lc_trk_g2_2 <X> T_6_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 449)  (317 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (324 449)  (324 449)  LC_0 Logic Functioning bit
 (37 1)  (325 449)  (325 449)  LC_0 Logic Functioning bit
 (38 1)  (326 449)  (326 449)  LC_0 Logic Functioning bit
 (39 1)  (327 449)  (327 449)  LC_0 Logic Functioning bit
 (41 1)  (329 449)  (329 449)  LC_0 Logic Functioning bit
 (43 1)  (331 449)  (331 449)  LC_0 Logic Functioning bit
 (53 1)  (341 449)  (341 449)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (288 450)  (288 450)  routing T_6_28.glb_netwk_3 <X> T_6_28.wire_logic_cluster/lc_7/clk
 (2 2)  (290 450)  (290 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (313 450)  (313 450)  routing T_6_28.wire_logic_cluster/lc_6/out <X> T_6_28.lc_trk_g0_6
 (0 3)  (288 451)  (288 451)  routing T_6_28.glb_netwk_3 <X> T_6_28.wire_logic_cluster/lc_7/clk
 (22 3)  (310 451)  (310 451)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (3 4)  (291 452)  (291 452)  routing T_6_28.sp12_v_b_0 <X> T_6_28.sp12_h_r_0
 (14 4)  (302 452)  (302 452)  routing T_6_28.wire_logic_cluster/lc_0/out <X> T_6_28.lc_trk_g1_0
 (29 4)  (317 452)  (317 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 452)  (320 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 452)  (321 452)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 452)  (322 452)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 452)  (324 452)  LC_2 Logic Functioning bit
 (38 4)  (326 452)  (326 452)  LC_2 Logic Functioning bit
 (3 5)  (291 453)  (291 453)  routing T_6_28.sp12_v_b_0 <X> T_6_28.sp12_h_r_0
 (17 5)  (305 453)  (305 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (314 453)  (314 453)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (315 453)  (315 453)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 453)  (316 453)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 453)  (317 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 453)  (319 453)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 453)  (324 453)  LC_2 Logic Functioning bit
 (37 5)  (325 453)  (325 453)  LC_2 Logic Functioning bit
 (38 5)  (326 453)  (326 453)  LC_2 Logic Functioning bit
 (39 5)  (327 453)  (327 453)  LC_2 Logic Functioning bit
 (41 5)  (329 453)  (329 453)  LC_2 Logic Functioning bit
 (43 5)  (331 453)  (331 453)  LC_2 Logic Functioning bit
 (17 6)  (305 454)  (305 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 454)  (306 454)  routing T_6_28.wire_logic_cluster/lc_5/out <X> T_6_28.lc_trk_g1_5
 (27 6)  (315 454)  (315 454)  routing T_6_28.lc_trk_g3_7 <X> T_6_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 454)  (316 454)  routing T_6_28.lc_trk_g3_7 <X> T_6_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 454)  (317 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 454)  (318 454)  routing T_6_28.lc_trk_g3_7 <X> T_6_28.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 454)  (319 454)  routing T_6_28.lc_trk_g2_6 <X> T_6_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 454)  (320 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 454)  (321 454)  routing T_6_28.lc_trk_g2_6 <X> T_6_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 454)  (324 454)  LC_3 Logic Functioning bit
 (37 6)  (325 454)  (325 454)  LC_3 Logic Functioning bit
 (39 6)  (327 454)  (327 454)  LC_3 Logic Functioning bit
 (41 6)  (329 454)  (329 454)  LC_3 Logic Functioning bit
 (43 6)  (331 454)  (331 454)  LC_3 Logic Functioning bit
 (50 6)  (338 454)  (338 454)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (310 455)  (310 455)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (311 455)  (311 455)  routing T_6_28.sp12_h_r_14 <X> T_6_28.lc_trk_g1_6
 (26 7)  (314 455)  (314 455)  routing T_6_28.lc_trk_g2_3 <X> T_6_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 455)  (316 455)  routing T_6_28.lc_trk_g2_3 <X> T_6_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 455)  (317 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 455)  (318 455)  routing T_6_28.lc_trk_g3_7 <X> T_6_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 455)  (319 455)  routing T_6_28.lc_trk_g2_6 <X> T_6_28.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 455)  (324 455)  LC_3 Logic Functioning bit
 (37 7)  (325 455)  (325 455)  LC_3 Logic Functioning bit
 (38 7)  (326 455)  (326 455)  LC_3 Logic Functioning bit
 (22 8)  (310 456)  (310 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (313 456)  (313 456)  routing T_6_28.sp4_v_b_26 <X> T_6_28.lc_trk_g2_2
 (26 8)  (314 456)  (314 456)  routing T_6_28.lc_trk_g0_6 <X> T_6_28.wire_logic_cluster/lc_4/in_0
 (29 8)  (317 456)  (317 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 456)  (320 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 456)  (321 456)  routing T_6_28.lc_trk_g2_3 <X> T_6_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 456)  (324 456)  LC_4 Logic Functioning bit
 (37 8)  (325 456)  (325 456)  LC_4 Logic Functioning bit
 (41 8)  (329 456)  (329 456)  LC_4 Logic Functioning bit
 (43 8)  (331 456)  (331 456)  LC_4 Logic Functioning bit
 (50 8)  (338 456)  (338 456)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (309 457)  (309 457)  routing T_6_28.sp4_r_v_b_35 <X> T_6_28.lc_trk_g2_3
 (22 9)  (310 457)  (310 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (311 457)  (311 457)  routing T_6_28.sp4_v_b_26 <X> T_6_28.lc_trk_g2_2
 (26 9)  (314 457)  (314 457)  routing T_6_28.lc_trk_g0_6 <X> T_6_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 457)  (317 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 457)  (318 457)  routing T_6_28.lc_trk_g0_3 <X> T_6_28.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 457)  (319 457)  routing T_6_28.lc_trk_g2_3 <X> T_6_28.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 457)  (324 457)  LC_4 Logic Functioning bit
 (37 9)  (325 457)  (325 457)  LC_4 Logic Functioning bit
 (40 9)  (328 457)  (328 457)  LC_4 Logic Functioning bit
 (43 9)  (331 457)  (331 457)  LC_4 Logic Functioning bit
 (15 10)  (303 458)  (303 458)  routing T_6_28.sp4_h_l_24 <X> T_6_28.lc_trk_g2_5
 (16 10)  (304 458)  (304 458)  routing T_6_28.sp4_h_l_24 <X> T_6_28.lc_trk_g2_5
 (17 10)  (305 458)  (305 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (306 458)  (306 458)  routing T_6_28.sp4_h_l_24 <X> T_6_28.lc_trk_g2_5
 (21 10)  (309 458)  (309 458)  routing T_6_28.sp4_v_t_18 <X> T_6_28.lc_trk_g2_7
 (22 10)  (310 458)  (310 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (311 458)  (311 458)  routing T_6_28.sp4_v_t_18 <X> T_6_28.lc_trk_g2_7
 (29 10)  (317 458)  (317 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 458)  (319 458)  routing T_6_28.lc_trk_g1_5 <X> T_6_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 458)  (320 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 458)  (322 458)  routing T_6_28.lc_trk_g1_5 <X> T_6_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 458)  (324 458)  LC_5 Logic Functioning bit
 (37 10)  (325 458)  (325 458)  LC_5 Logic Functioning bit
 (39 10)  (327 458)  (327 458)  LC_5 Logic Functioning bit
 (43 10)  (331 458)  (331 458)  LC_5 Logic Functioning bit
 (45 10)  (333 458)  (333 458)  LC_5 Logic Functioning bit
 (50 10)  (338 458)  (338 458)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (296 459)  (296 459)  routing T_6_28.sp4_h_r_7 <X> T_6_28.sp4_v_t_42
 (9 11)  (297 459)  (297 459)  routing T_6_28.sp4_h_r_7 <X> T_6_28.sp4_v_t_42
 (22 11)  (310 459)  (310 459)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (311 459)  (311 459)  routing T_6_28.sp12_v_t_21 <X> T_6_28.lc_trk_g2_6
 (25 11)  (313 459)  (313 459)  routing T_6_28.sp12_v_t_21 <X> T_6_28.lc_trk_g2_6
 (36 11)  (324 459)  (324 459)  LC_5 Logic Functioning bit
 (37 11)  (325 459)  (325 459)  LC_5 Logic Functioning bit
 (39 11)  (327 459)  (327 459)  LC_5 Logic Functioning bit
 (43 11)  (331 459)  (331 459)  LC_5 Logic Functioning bit
 (53 11)  (341 459)  (341 459)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (3 12)  (291 460)  (291 460)  routing T_6_28.sp12_v_t_22 <X> T_6_28.sp12_h_r_1
 (22 12)  (310 460)  (310 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (315 460)  (315 460)  routing T_6_28.lc_trk_g1_6 <X> T_6_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 460)  (317 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 460)  (318 460)  routing T_6_28.lc_trk_g1_6 <X> T_6_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 460)  (319 460)  routing T_6_28.lc_trk_g2_7 <X> T_6_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 460)  (320 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 460)  (321 460)  routing T_6_28.lc_trk_g2_7 <X> T_6_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 460)  (324 460)  LC_6 Logic Functioning bit
 (38 12)  (326 460)  (326 460)  LC_6 Logic Functioning bit
 (22 13)  (310 461)  (310 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (311 461)  (311 461)  routing T_6_28.sp4_v_b_42 <X> T_6_28.lc_trk_g3_2
 (24 13)  (312 461)  (312 461)  routing T_6_28.sp4_v_b_42 <X> T_6_28.lc_trk_g3_2
 (26 13)  (314 461)  (314 461)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 461)  (315 461)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 461)  (316 461)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 461)  (317 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 461)  (318 461)  routing T_6_28.lc_trk_g1_6 <X> T_6_28.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 461)  (319 461)  routing T_6_28.lc_trk_g2_7 <X> T_6_28.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 461)  (324 461)  LC_6 Logic Functioning bit
 (37 13)  (325 461)  (325 461)  LC_6 Logic Functioning bit
 (38 13)  (326 461)  (326 461)  LC_6 Logic Functioning bit
 (39 13)  (327 461)  (327 461)  LC_6 Logic Functioning bit
 (41 13)  (329 461)  (329 461)  LC_6 Logic Functioning bit
 (43 13)  (331 461)  (331 461)  LC_6 Logic Functioning bit
 (21 14)  (309 462)  (309 462)  routing T_6_28.sp4_v_t_26 <X> T_6_28.lc_trk_g3_7
 (22 14)  (310 462)  (310 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (311 462)  (311 462)  routing T_6_28.sp4_v_t_26 <X> T_6_28.lc_trk_g3_7
 (21 15)  (309 463)  (309 463)  routing T_6_28.sp4_v_t_26 <X> T_6_28.lc_trk_g3_7


LogicTile_7_28

 (22 0)  (364 448)  (364 448)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (365 448)  (365 448)  routing T_7_28.sp12_h_r_11 <X> T_7_28.lc_trk_g0_3
 (28 0)  (370 448)  (370 448)  routing T_7_28.lc_trk_g2_3 <X> T_7_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 448)  (371 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 448)  (374 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 448)  (376 448)  routing T_7_28.lc_trk_g1_0 <X> T_7_28.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 448)  (377 448)  routing T_7_28.lc_trk_g0_6 <X> T_7_28.input_2_0
 (36 0)  (378 448)  (378 448)  LC_0 Logic Functioning bit
 (37 0)  (379 448)  (379 448)  LC_0 Logic Functioning bit
 (39 0)  (381 448)  (381 448)  LC_0 Logic Functioning bit
 (41 0)  (383 448)  (383 448)  LC_0 Logic Functioning bit
 (43 0)  (385 448)  (385 448)  LC_0 Logic Functioning bit
 (5 1)  (347 449)  (347 449)  routing T_7_28.sp4_h_r_0 <X> T_7_28.sp4_v_b_0
 (8 1)  (350 449)  (350 449)  routing T_7_28.sp4_v_t_47 <X> T_7_28.sp4_v_b_1
 (10 1)  (352 449)  (352 449)  routing T_7_28.sp4_v_t_47 <X> T_7_28.sp4_v_b_1
 (14 1)  (356 449)  (356 449)  routing T_7_28.top_op_0 <X> T_7_28.lc_trk_g0_0
 (15 1)  (357 449)  (357 449)  routing T_7_28.top_op_0 <X> T_7_28.lc_trk_g0_0
 (17 1)  (359 449)  (359 449)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (364 449)  (364 449)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (365 449)  (365 449)  routing T_7_28.sp12_h_r_10 <X> T_7_28.lc_trk_g0_2
 (29 1)  (371 449)  (371 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 449)  (372 449)  routing T_7_28.lc_trk_g2_3 <X> T_7_28.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 449)  (374 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (377 449)  (377 449)  routing T_7_28.lc_trk_g0_6 <X> T_7_28.input_2_0
 (36 1)  (378 449)  (378 449)  LC_0 Logic Functioning bit
 (37 1)  (379 449)  (379 449)  LC_0 Logic Functioning bit
 (39 1)  (381 449)  (381 449)  LC_0 Logic Functioning bit
 (0 2)  (342 450)  (342 450)  routing T_7_28.glb_netwk_3 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (2 2)  (344 450)  (344 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (346 450)  (346 450)  routing T_7_28.sp4_h_r_6 <X> T_7_28.sp4_v_t_37
 (6 2)  (348 450)  (348 450)  routing T_7_28.sp4_h_r_6 <X> T_7_28.sp4_v_t_37
 (16 2)  (358 450)  (358 450)  routing T_7_28.sp4_v_b_13 <X> T_7_28.lc_trk_g0_5
 (17 2)  (359 450)  (359 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (360 450)  (360 450)  routing T_7_28.sp4_v_b_13 <X> T_7_28.lc_trk_g0_5
 (28 2)  (370 450)  (370 450)  routing T_7_28.lc_trk_g2_2 <X> T_7_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 450)  (371 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 450)  (374 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 450)  (378 450)  LC_1 Logic Functioning bit
 (37 2)  (379 450)  (379 450)  LC_1 Logic Functioning bit
 (43 2)  (385 450)  (385 450)  LC_1 Logic Functioning bit
 (50 2)  (392 450)  (392 450)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (342 451)  (342 451)  routing T_7_28.glb_netwk_3 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (5 3)  (347 451)  (347 451)  routing T_7_28.sp4_h_r_6 <X> T_7_28.sp4_v_t_37
 (18 3)  (360 451)  (360 451)  routing T_7_28.sp4_v_b_13 <X> T_7_28.lc_trk_g0_5
 (22 3)  (364 451)  (364 451)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (365 451)  (365 451)  routing T_7_28.sp12_h_r_14 <X> T_7_28.lc_trk_g0_6
 (26 3)  (368 451)  (368 451)  routing T_7_28.lc_trk_g2_3 <X> T_7_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 451)  (370 451)  routing T_7_28.lc_trk_g2_3 <X> T_7_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 451)  (371 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 451)  (372 451)  routing T_7_28.lc_trk_g2_2 <X> T_7_28.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 451)  (373 451)  routing T_7_28.lc_trk_g0_2 <X> T_7_28.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 451)  (378 451)  LC_1 Logic Functioning bit
 (37 3)  (379 451)  (379 451)  LC_1 Logic Functioning bit
 (38 3)  (380 451)  (380 451)  LC_1 Logic Functioning bit
 (41 3)  (383 451)  (383 451)  LC_1 Logic Functioning bit
 (42 3)  (384 451)  (384 451)  LC_1 Logic Functioning bit
 (22 4)  (364 452)  (364 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (365 452)  (365 452)  routing T_7_28.sp4_v_b_19 <X> T_7_28.lc_trk_g1_3
 (24 4)  (366 452)  (366 452)  routing T_7_28.sp4_v_b_19 <X> T_7_28.lc_trk_g1_3
 (29 4)  (371 452)  (371 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 452)  (374 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 452)  (375 452)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 452)  (376 452)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 452)  (378 452)  LC_2 Logic Functioning bit
 (37 4)  (379 452)  (379 452)  LC_2 Logic Functioning bit
 (39 4)  (381 452)  (381 452)  LC_2 Logic Functioning bit
 (43 4)  (385 452)  (385 452)  LC_2 Logic Functioning bit
 (45 4)  (387 452)  (387 452)  LC_2 Logic Functioning bit
 (50 4)  (392 452)  (392 452)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (356 453)  (356 453)  routing T_7_28.sp4_h_r_0 <X> T_7_28.lc_trk_g1_0
 (15 5)  (357 453)  (357 453)  routing T_7_28.sp4_h_r_0 <X> T_7_28.lc_trk_g1_0
 (16 5)  (358 453)  (358 453)  routing T_7_28.sp4_h_r_0 <X> T_7_28.lc_trk_g1_0
 (17 5)  (359 453)  (359 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (30 5)  (372 453)  (372 453)  routing T_7_28.lc_trk_g0_3 <X> T_7_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 453)  (373 453)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 453)  (378 453)  LC_2 Logic Functioning bit
 (37 5)  (379 453)  (379 453)  LC_2 Logic Functioning bit
 (39 5)  (381 453)  (381 453)  LC_2 Logic Functioning bit
 (43 5)  (385 453)  (385 453)  LC_2 Logic Functioning bit
 (51 5)  (393 453)  (393 453)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (359 454)  (359 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (363 454)  (363 454)  routing T_7_28.wire_logic_cluster/lc_7/out <X> T_7_28.lc_trk_g1_7
 (22 6)  (364 454)  (364 454)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (367 454)  (367 454)  routing T_7_28.sp12_h_l_5 <X> T_7_28.lc_trk_g1_6
 (26 6)  (368 454)  (368 454)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 454)  (369 454)  routing T_7_28.lc_trk_g3_1 <X> T_7_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 454)  (370 454)  routing T_7_28.lc_trk_g3_1 <X> T_7_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 454)  (371 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 454)  (374 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 454)  (376 454)  routing T_7_28.lc_trk_g1_3 <X> T_7_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 454)  (378 454)  LC_3 Logic Functioning bit
 (38 6)  (380 454)  (380 454)  LC_3 Logic Functioning bit
 (41 6)  (383 454)  (383 454)  LC_3 Logic Functioning bit
 (43 6)  (385 454)  (385 454)  LC_3 Logic Functioning bit
 (14 7)  (356 455)  (356 455)  routing T_7_28.top_op_4 <X> T_7_28.lc_trk_g1_4
 (15 7)  (357 455)  (357 455)  routing T_7_28.top_op_4 <X> T_7_28.lc_trk_g1_4
 (17 7)  (359 455)  (359 455)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (360 455)  (360 455)  routing T_7_28.sp4_r_v_b_29 <X> T_7_28.lc_trk_g1_5
 (22 7)  (364 455)  (364 455)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (366 455)  (366 455)  routing T_7_28.sp12_h_l_5 <X> T_7_28.lc_trk_g1_6
 (25 7)  (367 455)  (367 455)  routing T_7_28.sp12_h_l_5 <X> T_7_28.lc_trk_g1_6
 (26 7)  (368 455)  (368 455)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 455)  (369 455)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 455)  (371 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 455)  (373 455)  routing T_7_28.lc_trk_g1_3 <X> T_7_28.wire_logic_cluster/lc_3/in_3
 (37 7)  (379 455)  (379 455)  LC_3 Logic Functioning bit
 (39 7)  (381 455)  (381 455)  LC_3 Logic Functioning bit
 (41 7)  (383 455)  (383 455)  LC_3 Logic Functioning bit
 (43 7)  (385 455)  (385 455)  LC_3 Logic Functioning bit
 (21 8)  (363 456)  (363 456)  routing T_7_28.sp4_v_t_22 <X> T_7_28.lc_trk_g2_3
 (22 8)  (364 456)  (364 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (365 456)  (365 456)  routing T_7_28.sp4_v_t_22 <X> T_7_28.lc_trk_g2_3
 (26 8)  (368 456)  (368 456)  routing T_7_28.lc_trk_g3_5 <X> T_7_28.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 456)  (369 456)  routing T_7_28.lc_trk_g1_4 <X> T_7_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 456)  (371 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 456)  (372 456)  routing T_7_28.lc_trk_g1_4 <X> T_7_28.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 456)  (373 456)  routing T_7_28.lc_trk_g2_7 <X> T_7_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 456)  (374 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 456)  (375 456)  routing T_7_28.lc_trk_g2_7 <X> T_7_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 456)  (378 456)  LC_4 Logic Functioning bit
 (37 8)  (379 456)  (379 456)  LC_4 Logic Functioning bit
 (38 8)  (380 456)  (380 456)  LC_4 Logic Functioning bit
 (39 8)  (381 456)  (381 456)  LC_4 Logic Functioning bit
 (41 8)  (383 456)  (383 456)  LC_4 Logic Functioning bit
 (43 8)  (385 456)  (385 456)  LC_4 Logic Functioning bit
 (14 9)  (356 457)  (356 457)  routing T_7_28.sp4_h_r_24 <X> T_7_28.lc_trk_g2_0
 (15 9)  (357 457)  (357 457)  routing T_7_28.sp4_h_r_24 <X> T_7_28.lc_trk_g2_0
 (16 9)  (358 457)  (358 457)  routing T_7_28.sp4_h_r_24 <X> T_7_28.lc_trk_g2_0
 (17 9)  (359 457)  (359 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (363 457)  (363 457)  routing T_7_28.sp4_v_t_22 <X> T_7_28.lc_trk_g2_3
 (22 9)  (364 457)  (364 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (365 457)  (365 457)  routing T_7_28.sp4_h_l_15 <X> T_7_28.lc_trk_g2_2
 (24 9)  (366 457)  (366 457)  routing T_7_28.sp4_h_l_15 <X> T_7_28.lc_trk_g2_2
 (25 9)  (367 457)  (367 457)  routing T_7_28.sp4_h_l_15 <X> T_7_28.lc_trk_g2_2
 (27 9)  (369 457)  (369 457)  routing T_7_28.lc_trk_g3_5 <X> T_7_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 457)  (370 457)  routing T_7_28.lc_trk_g3_5 <X> T_7_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 457)  (371 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 457)  (373 457)  routing T_7_28.lc_trk_g2_7 <X> T_7_28.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 457)  (378 457)  LC_4 Logic Functioning bit
 (38 9)  (380 457)  (380 457)  LC_4 Logic Functioning bit
 (4 10)  (346 458)  (346 458)  routing T_7_28.sp4_h_r_6 <X> T_7_28.sp4_v_t_43
 (11 10)  (353 458)  (353 458)  routing T_7_28.sp4_h_r_2 <X> T_7_28.sp4_v_t_45
 (13 10)  (355 458)  (355 458)  routing T_7_28.sp4_h_r_2 <X> T_7_28.sp4_v_t_45
 (16 10)  (358 458)  (358 458)  routing T_7_28.sp12_v_t_10 <X> T_7_28.lc_trk_g2_5
 (17 10)  (359 458)  (359 458)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (363 458)  (363 458)  routing T_7_28.wire_logic_cluster/lc_7/out <X> T_7_28.lc_trk_g2_7
 (22 10)  (364 458)  (364 458)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (368 458)  (368 458)  routing T_7_28.lc_trk_g0_5 <X> T_7_28.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 458)  (369 458)  routing T_7_28.lc_trk_g1_5 <X> T_7_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 458)  (371 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 458)  (372 458)  routing T_7_28.lc_trk_g1_5 <X> T_7_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 458)  (374 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 458)  (376 458)  routing T_7_28.lc_trk_g1_3 <X> T_7_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 458)  (378 458)  LC_5 Logic Functioning bit
 (38 10)  (380 458)  (380 458)  LC_5 Logic Functioning bit
 (41 10)  (383 458)  (383 458)  LC_5 Logic Functioning bit
 (43 10)  (385 458)  (385 458)  LC_5 Logic Functioning bit
 (46 10)  (388 458)  (388 458)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (347 459)  (347 459)  routing T_7_28.sp4_h_r_6 <X> T_7_28.sp4_v_t_43
 (12 11)  (354 459)  (354 459)  routing T_7_28.sp4_h_r_2 <X> T_7_28.sp4_v_t_45
 (29 11)  (371 459)  (371 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 459)  (373 459)  routing T_7_28.lc_trk_g1_3 <X> T_7_28.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 459)  (378 459)  LC_5 Logic Functioning bit
 (38 11)  (380 459)  (380 459)  LC_5 Logic Functioning bit
 (40 11)  (382 459)  (382 459)  LC_5 Logic Functioning bit
 (42 11)  (384 459)  (384 459)  LC_5 Logic Functioning bit
 (11 12)  (353 460)  (353 460)  routing T_7_28.sp4_h_r_6 <X> T_7_28.sp4_v_b_11
 (15 12)  (357 460)  (357 460)  routing T_7_28.sp4_h_r_25 <X> T_7_28.lc_trk_g3_1
 (16 12)  (358 460)  (358 460)  routing T_7_28.sp4_h_r_25 <X> T_7_28.lc_trk_g3_1
 (17 12)  (359 460)  (359 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (363 460)  (363 460)  routing T_7_28.sp4_v_t_22 <X> T_7_28.lc_trk_g3_3
 (22 12)  (364 460)  (364 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (365 460)  (365 460)  routing T_7_28.sp4_v_t_22 <X> T_7_28.lc_trk_g3_3
 (25 12)  (367 460)  (367 460)  routing T_7_28.wire_logic_cluster/lc_2/out <X> T_7_28.lc_trk_g3_2
 (27 12)  (369 460)  (369 460)  routing T_7_28.lc_trk_g3_4 <X> T_7_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 460)  (370 460)  routing T_7_28.lc_trk_g3_4 <X> T_7_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 460)  (371 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 460)  (372 460)  routing T_7_28.lc_trk_g3_4 <X> T_7_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 460)  (373 460)  routing T_7_28.lc_trk_g2_5 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 460)  (374 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 460)  (375 460)  routing T_7_28.lc_trk_g2_5 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 460)  (378 460)  LC_6 Logic Functioning bit
 (38 12)  (380 460)  (380 460)  LC_6 Logic Functioning bit
 (39 12)  (381 460)  (381 460)  LC_6 Logic Functioning bit
 (41 12)  (383 460)  (383 460)  LC_6 Logic Functioning bit
 (43 12)  (385 460)  (385 460)  LC_6 Logic Functioning bit
 (18 13)  (360 461)  (360 461)  routing T_7_28.sp4_h_r_25 <X> T_7_28.lc_trk_g3_1
 (21 13)  (363 461)  (363 461)  routing T_7_28.sp4_v_t_22 <X> T_7_28.lc_trk_g3_3
 (22 13)  (364 461)  (364 461)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (370 461)  (370 461)  routing T_7_28.lc_trk_g2_0 <X> T_7_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 461)  (371 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (374 461)  (374 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (375 461)  (375 461)  routing T_7_28.lc_trk_g3_3 <X> T_7_28.input_2_6
 (34 13)  (376 461)  (376 461)  routing T_7_28.lc_trk_g3_3 <X> T_7_28.input_2_6
 (35 13)  (377 461)  (377 461)  routing T_7_28.lc_trk_g3_3 <X> T_7_28.input_2_6
 (36 13)  (378 461)  (378 461)  LC_6 Logic Functioning bit
 (39 13)  (381 461)  (381 461)  LC_6 Logic Functioning bit
 (43 13)  (385 461)  (385 461)  LC_6 Logic Functioning bit
 (14 14)  (356 462)  (356 462)  routing T_7_28.bnl_op_4 <X> T_7_28.lc_trk_g3_4
 (17 14)  (359 462)  (359 462)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (360 462)  (360 462)  routing T_7_28.bnl_op_5 <X> T_7_28.lc_trk_g3_5
 (31 14)  (373 462)  (373 462)  routing T_7_28.lc_trk_g1_7 <X> T_7_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 462)  (374 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 462)  (376 462)  routing T_7_28.lc_trk_g1_7 <X> T_7_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 462)  (378 462)  LC_7 Logic Functioning bit
 (37 14)  (379 462)  (379 462)  LC_7 Logic Functioning bit
 (39 14)  (381 462)  (381 462)  LC_7 Logic Functioning bit
 (43 14)  (385 462)  (385 462)  LC_7 Logic Functioning bit
 (45 14)  (387 462)  (387 462)  LC_7 Logic Functioning bit
 (50 14)  (392 462)  (392 462)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (356 463)  (356 463)  routing T_7_28.bnl_op_4 <X> T_7_28.lc_trk_g3_4
 (17 15)  (359 463)  (359 463)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (360 463)  (360 463)  routing T_7_28.bnl_op_5 <X> T_7_28.lc_trk_g3_5
 (26 15)  (368 463)  (368 463)  routing T_7_28.lc_trk_g0_3 <X> T_7_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 463)  (371 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 463)  (373 463)  routing T_7_28.lc_trk_g1_7 <X> T_7_28.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 463)  (378 463)  LC_7 Logic Functioning bit
 (37 15)  (379 463)  (379 463)  LC_7 Logic Functioning bit
 (38 15)  (380 463)  (380 463)  LC_7 Logic Functioning bit
 (42 15)  (384 463)  (384 463)  LC_7 Logic Functioning bit


RAM_Tile_8_28

 (4 6)  (400 454)  (400 454)  routing T_8_28.sp4_h_r_3 <X> T_8_28.sp4_v_t_38
 (5 7)  (401 455)  (401 455)  routing T_8_28.sp4_h_r_3 <X> T_8_28.sp4_v_t_38
 (8 11)  (404 459)  (404 459)  routing T_8_28.sp4_h_r_7 <X> T_8_28.sp4_v_t_42
 (9 11)  (405 459)  (405 459)  routing T_8_28.sp4_h_r_7 <X> T_8_28.sp4_v_t_42


LogicTile_9_28

 (16 0)  (454 448)  (454 448)  routing T_9_28.sp4_v_b_1 <X> T_9_28.lc_trk_g0_1
 (17 0)  (455 448)  (455 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (456 448)  (456 448)  routing T_9_28.sp4_v_b_1 <X> T_9_28.lc_trk_g0_1
 (21 0)  (459 448)  (459 448)  routing T_9_28.bnr_op_3 <X> T_9_28.lc_trk_g0_3
 (22 0)  (460 448)  (460 448)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (464 448)  (464 448)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_0/in_0
 (32 0)  (470 448)  (470 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (474 448)  (474 448)  LC_0 Logic Functioning bit
 (42 0)  (480 448)  (480 448)  LC_0 Logic Functioning bit
 (43 0)  (481 448)  (481 448)  LC_0 Logic Functioning bit
 (45 0)  (483 448)  (483 448)  LC_0 Logic Functioning bit
 (17 1)  (455 449)  (455 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (459 449)  (459 449)  routing T_9_28.bnr_op_3 <X> T_9_28.lc_trk_g0_3
 (22 1)  (460 449)  (460 449)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (461 449)  (461 449)  routing T_9_28.sp12_h_r_10 <X> T_9_28.lc_trk_g0_2
 (26 1)  (464 449)  (464 449)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 449)  (466 449)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 449)  (467 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 449)  (469 449)  routing T_9_28.lc_trk_g0_3 <X> T_9_28.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 449)  (470 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (471 449)  (471 449)  routing T_9_28.lc_trk_g2_0 <X> T_9_28.input_2_0
 (37 1)  (475 449)  (475 449)  LC_0 Logic Functioning bit
 (42 1)  (480 449)  (480 449)  LC_0 Logic Functioning bit
 (43 1)  (481 449)  (481 449)  LC_0 Logic Functioning bit
 (51 1)  (489 449)  (489 449)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (438 450)  (438 450)  routing T_9_28.glb_netwk_3 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (2 2)  (440 450)  (440 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (443 450)  (443 450)  routing T_9_28.sp4_v_t_43 <X> T_9_28.sp4_h_l_37
 (10 2)  (448 450)  (448 450)  routing T_9_28.sp4_v_b_8 <X> T_9_28.sp4_h_l_36
 (14 2)  (452 450)  (452 450)  routing T_9_28.wire_logic_cluster/lc_4/out <X> T_9_28.lc_trk_g0_4
 (21 2)  (459 450)  (459 450)  routing T_9_28.sp12_h_l_4 <X> T_9_28.lc_trk_g0_7
 (22 2)  (460 450)  (460 450)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (462 450)  (462 450)  routing T_9_28.sp12_h_l_4 <X> T_9_28.lc_trk_g0_7
 (29 2)  (467 450)  (467 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 450)  (470 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 450)  (471 450)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 450)  (472 450)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 450)  (474 450)  LC_1 Logic Functioning bit
 (38 2)  (476 450)  (476 450)  LC_1 Logic Functioning bit
 (39 2)  (477 450)  (477 450)  LC_1 Logic Functioning bit
 (41 2)  (479 450)  (479 450)  LC_1 Logic Functioning bit
 (42 2)  (480 450)  (480 450)  LC_1 Logic Functioning bit
 (43 2)  (481 450)  (481 450)  LC_1 Logic Functioning bit
 (45 2)  (483 450)  (483 450)  LC_1 Logic Functioning bit
 (47 2)  (485 450)  (485 450)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (438 451)  (438 451)  routing T_9_28.glb_netwk_3 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (4 3)  (442 451)  (442 451)  routing T_9_28.sp4_v_t_43 <X> T_9_28.sp4_h_l_37
 (6 3)  (444 451)  (444 451)  routing T_9_28.sp4_v_t_43 <X> T_9_28.sp4_h_l_37
 (17 3)  (455 451)  (455 451)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (459 451)  (459 451)  routing T_9_28.sp12_h_l_4 <X> T_9_28.lc_trk_g0_7
 (27 3)  (465 451)  (465 451)  routing T_9_28.lc_trk_g3_0 <X> T_9_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 451)  (466 451)  routing T_9_28.lc_trk_g3_0 <X> T_9_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 451)  (467 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 451)  (468 451)  routing T_9_28.lc_trk_g0_2 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 451)  (470 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (471 451)  (471 451)  routing T_9_28.lc_trk_g2_3 <X> T_9_28.input_2_1
 (35 3)  (473 451)  (473 451)  routing T_9_28.lc_trk_g2_3 <X> T_9_28.input_2_1
 (38 3)  (476 451)  (476 451)  LC_1 Logic Functioning bit
 (43 3)  (481 451)  (481 451)  LC_1 Logic Functioning bit
 (17 4)  (455 452)  (455 452)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (456 452)  (456 452)  routing T_9_28.bnr_op_1 <X> T_9_28.lc_trk_g1_1
 (26 4)  (464 452)  (464 452)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 452)  (465 452)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 452)  (466 452)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 452)  (467 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 452)  (470 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (474 452)  (474 452)  LC_2 Logic Functioning bit
 (38 4)  (476 452)  (476 452)  LC_2 Logic Functioning bit
 (41 4)  (479 452)  (479 452)  LC_2 Logic Functioning bit
 (43 4)  (481 452)  (481 452)  LC_2 Logic Functioning bit
 (45 4)  (483 452)  (483 452)  LC_2 Logic Functioning bit
 (13 5)  (451 453)  (451 453)  routing T_9_28.sp4_v_t_37 <X> T_9_28.sp4_h_r_5
 (15 5)  (453 453)  (453 453)  routing T_9_28.bot_op_0 <X> T_9_28.lc_trk_g1_0
 (17 5)  (455 453)  (455 453)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (456 453)  (456 453)  routing T_9_28.bnr_op_1 <X> T_9_28.lc_trk_g1_1
 (26 5)  (464 453)  (464 453)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 453)  (466 453)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 453)  (467 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 453)  (468 453)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 453)  (469 453)  routing T_9_28.lc_trk_g0_3 <X> T_9_28.wire_logic_cluster/lc_2/in_3
 (41 5)  (479 453)  (479 453)  LC_2 Logic Functioning bit
 (43 5)  (481 453)  (481 453)  LC_2 Logic Functioning bit
 (51 5)  (489 453)  (489 453)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (453 454)  (453 454)  routing T_9_28.sp4_h_r_21 <X> T_9_28.lc_trk_g1_5
 (16 6)  (454 454)  (454 454)  routing T_9_28.sp4_h_r_21 <X> T_9_28.lc_trk_g1_5
 (17 6)  (455 454)  (455 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (456 454)  (456 454)  routing T_9_28.sp4_h_r_21 <X> T_9_28.lc_trk_g1_5
 (22 6)  (460 454)  (460 454)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (462 454)  (462 454)  routing T_9_28.bot_op_7 <X> T_9_28.lc_trk_g1_7
 (27 6)  (465 454)  (465 454)  routing T_9_28.lc_trk_g1_1 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 454)  (467 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 454)  (469 454)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 454)  (470 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 454)  (471 454)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 454)  (472 454)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 454)  (474 454)  LC_3 Logic Functioning bit
 (38 6)  (476 454)  (476 454)  LC_3 Logic Functioning bit
 (41 6)  (479 454)  (479 454)  LC_3 Logic Functioning bit
 (43 6)  (481 454)  (481 454)  LC_3 Logic Functioning bit
 (47 6)  (485 454)  (485 454)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (456 455)  (456 455)  routing T_9_28.sp4_h_r_21 <X> T_9_28.lc_trk_g1_5
 (29 7)  (467 455)  (467 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 455)  (469 455)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_3/in_3
 (37 7)  (475 455)  (475 455)  LC_3 Logic Functioning bit
 (39 7)  (477 455)  (477 455)  LC_3 Logic Functioning bit
 (41 7)  (479 455)  (479 455)  LC_3 Logic Functioning bit
 (43 7)  (481 455)  (481 455)  LC_3 Logic Functioning bit
 (14 8)  (452 456)  (452 456)  routing T_9_28.wire_logic_cluster/lc_0/out <X> T_9_28.lc_trk_g2_0
 (21 8)  (459 456)  (459 456)  routing T_9_28.sp4_h_r_35 <X> T_9_28.lc_trk_g2_3
 (22 8)  (460 456)  (460 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (461 456)  (461 456)  routing T_9_28.sp4_h_r_35 <X> T_9_28.lc_trk_g2_3
 (24 8)  (462 456)  (462 456)  routing T_9_28.sp4_h_r_35 <X> T_9_28.lc_trk_g2_3
 (26 8)  (464 456)  (464 456)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 456)  (467 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 456)  (468 456)  routing T_9_28.lc_trk_g0_7 <X> T_9_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 456)  (470 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (473 456)  (473 456)  routing T_9_28.lc_trk_g0_4 <X> T_9_28.input_2_4
 (36 8)  (474 456)  (474 456)  LC_4 Logic Functioning bit
 (42 8)  (480 456)  (480 456)  LC_4 Logic Functioning bit
 (43 8)  (481 456)  (481 456)  LC_4 Logic Functioning bit
 (45 8)  (483 456)  (483 456)  LC_4 Logic Functioning bit
 (17 9)  (455 457)  (455 457)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (464 457)  (464 457)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 457)  (466 457)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 457)  (467 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 457)  (468 457)  routing T_9_28.lc_trk_g0_7 <X> T_9_28.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 457)  (469 457)  routing T_9_28.lc_trk_g0_3 <X> T_9_28.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 457)  (470 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (474 457)  (474 457)  LC_4 Logic Functioning bit
 (37 9)  (475 457)  (475 457)  LC_4 Logic Functioning bit
 (38 9)  (476 457)  (476 457)  LC_4 Logic Functioning bit
 (42 9)  (480 457)  (480 457)  LC_4 Logic Functioning bit
 (43 9)  (481 457)  (481 457)  LC_4 Logic Functioning bit
 (53 9)  (491 457)  (491 457)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 10)  (455 458)  (455 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (27 10)  (465 458)  (465 458)  routing T_9_28.lc_trk_g3_5 <X> T_9_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 458)  (466 458)  routing T_9_28.lc_trk_g3_5 <X> T_9_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 458)  (467 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 458)  (468 458)  routing T_9_28.lc_trk_g3_5 <X> T_9_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 458)  (469 458)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 458)  (470 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 458)  (471 458)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 458)  (474 458)  LC_5 Logic Functioning bit
 (38 10)  (476 458)  (476 458)  LC_5 Logic Functioning bit
 (41 10)  (479 458)  (479 458)  LC_5 Logic Functioning bit
 (43 10)  (481 458)  (481 458)  LC_5 Logic Functioning bit
 (45 10)  (483 458)  (483 458)  LC_5 Logic Functioning bit
 (22 11)  (460 459)  (460 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (461 459)  (461 459)  routing T_9_28.sp4_h_r_30 <X> T_9_28.lc_trk_g2_6
 (24 11)  (462 459)  (462 459)  routing T_9_28.sp4_h_r_30 <X> T_9_28.lc_trk_g2_6
 (25 11)  (463 459)  (463 459)  routing T_9_28.sp4_h_r_30 <X> T_9_28.lc_trk_g2_6
 (26 11)  (464 459)  (464 459)  routing T_9_28.lc_trk_g0_3 <X> T_9_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 459)  (467 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 459)  (469 459)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 459)  (474 459)  LC_5 Logic Functioning bit
 (38 11)  (476 459)  (476 459)  LC_5 Logic Functioning bit
 (40 11)  (478 459)  (478 459)  LC_5 Logic Functioning bit
 (41 11)  (479 459)  (479 459)  LC_5 Logic Functioning bit
 (42 11)  (480 459)  (480 459)  LC_5 Logic Functioning bit
 (43 11)  (481 459)  (481 459)  LC_5 Logic Functioning bit
 (47 11)  (485 459)  (485 459)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (53 11)  (491 459)  (491 459)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (452 460)  (452 460)  routing T_9_28.rgt_op_0 <X> T_9_28.lc_trk_g3_0
 (15 12)  (453 460)  (453 460)  routing T_9_28.tnr_op_1 <X> T_9_28.lc_trk_g3_1
 (17 12)  (455 460)  (455 460)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (25 12)  (463 460)  (463 460)  routing T_9_28.wire_logic_cluster/lc_2/out <X> T_9_28.lc_trk_g3_2
 (26 12)  (464 460)  (464 460)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 460)  (465 460)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 460)  (466 460)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 460)  (467 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 460)  (468 460)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 460)  (469 460)  routing T_9_28.lc_trk_g2_5 <X> T_9_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 460)  (470 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 460)  (471 460)  routing T_9_28.lc_trk_g2_5 <X> T_9_28.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 460)  (473 460)  routing T_9_28.lc_trk_g1_5 <X> T_9_28.input_2_6
 (36 12)  (474 460)  (474 460)  LC_6 Logic Functioning bit
 (39 12)  (477 460)  (477 460)  LC_6 Logic Functioning bit
 (41 12)  (479 460)  (479 460)  LC_6 Logic Functioning bit
 (43 12)  (481 460)  (481 460)  LC_6 Logic Functioning bit
 (45 12)  (483 460)  (483 460)  LC_6 Logic Functioning bit
 (15 13)  (453 461)  (453 461)  routing T_9_28.rgt_op_0 <X> T_9_28.lc_trk_g3_0
 (17 13)  (455 461)  (455 461)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (460 461)  (460 461)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (464 461)  (464 461)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 461)  (465 461)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 461)  (467 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 461)  (468 461)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 461)  (470 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (472 461)  (472 461)  routing T_9_28.lc_trk_g1_5 <X> T_9_28.input_2_6
 (36 13)  (474 461)  (474 461)  LC_6 Logic Functioning bit
 (38 13)  (476 461)  (476 461)  LC_6 Logic Functioning bit
 (40 13)  (478 461)  (478 461)  LC_6 Logic Functioning bit
 (43 13)  (481 461)  (481 461)  LC_6 Logic Functioning bit
 (47 13)  (485 461)  (485 461)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (17 14)  (455 462)  (455 462)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (456 462)  (456 462)  routing T_9_28.wire_logic_cluster/lc_5/out <X> T_9_28.lc_trk_g3_5
 (21 14)  (459 462)  (459 462)  routing T_9_28.sp4_v_t_26 <X> T_9_28.lc_trk_g3_7
 (22 14)  (460 462)  (460 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (461 462)  (461 462)  routing T_9_28.sp4_v_t_26 <X> T_9_28.lc_trk_g3_7
 (25 14)  (463 462)  (463 462)  routing T_9_28.wire_logic_cluster/lc_6/out <X> T_9_28.lc_trk_g3_6
 (29 14)  (467 462)  (467 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 462)  (469 462)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 462)  (470 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 462)  (471 462)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 462)  (472 462)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 462)  (474 462)  LC_7 Logic Functioning bit
 (38 14)  (476 462)  (476 462)  LC_7 Logic Functioning bit
 (41 14)  (479 462)  (479 462)  LC_7 Logic Functioning bit
 (43 14)  (481 462)  (481 462)  LC_7 Logic Functioning bit
 (21 15)  (459 463)  (459 463)  routing T_9_28.sp4_v_t_26 <X> T_9_28.lc_trk_g3_7
 (22 15)  (460 463)  (460 463)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (465 463)  (465 463)  routing T_9_28.lc_trk_g1_0 <X> T_9_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 463)  (467 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 463)  (469 463)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_7/in_3
 (37 15)  (475 463)  (475 463)  LC_7 Logic Functioning bit
 (39 15)  (477 463)  (477 463)  LC_7 Logic Functioning bit
 (41 15)  (479 463)  (479 463)  LC_7 Logic Functioning bit
 (43 15)  (481 463)  (481 463)  LC_7 Logic Functioning bit
 (47 15)  (485 463)  (485 463)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_10_28

 (12 0)  (504 448)  (504 448)  routing T_10_28.sp4_v_b_8 <X> T_10_28.sp4_h_r_2
 (15 0)  (507 448)  (507 448)  routing T_10_28.sp12_h_r_1 <X> T_10_28.lc_trk_g0_1
 (17 0)  (509 448)  (509 448)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (510 448)  (510 448)  routing T_10_28.sp12_h_r_1 <X> T_10_28.lc_trk_g0_1
 (22 0)  (514 448)  (514 448)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (516 448)  (516 448)  routing T_10_28.bot_op_3 <X> T_10_28.lc_trk_g0_3
 (25 0)  (517 448)  (517 448)  routing T_10_28.wire_logic_cluster/lc_2/out <X> T_10_28.lc_trk_g0_2
 (29 0)  (521 448)  (521 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 448)  (522 448)  routing T_10_28.lc_trk_g0_7 <X> T_10_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 448)  (524 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 448)  (528 448)  LC_0 Logic Functioning bit
 (38 0)  (530 448)  (530 448)  LC_0 Logic Functioning bit
 (40 0)  (532 448)  (532 448)  LC_0 Logic Functioning bit
 (41 0)  (533 448)  (533 448)  LC_0 Logic Functioning bit
 (42 0)  (534 448)  (534 448)  LC_0 Logic Functioning bit
 (43 0)  (535 448)  (535 448)  LC_0 Logic Functioning bit
 (11 1)  (503 449)  (503 449)  routing T_10_28.sp4_v_b_8 <X> T_10_28.sp4_h_r_2
 (13 1)  (505 449)  (505 449)  routing T_10_28.sp4_v_b_8 <X> T_10_28.sp4_h_r_2
 (18 1)  (510 449)  (510 449)  routing T_10_28.sp12_h_r_1 <X> T_10_28.lc_trk_g0_1
 (22 1)  (514 449)  (514 449)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (522 449)  (522 449)  routing T_10_28.lc_trk_g0_7 <X> T_10_28.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 449)  (523 449)  routing T_10_28.lc_trk_g0_3 <X> T_10_28.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 449)  (528 449)  LC_0 Logic Functioning bit
 (38 1)  (530 449)  (530 449)  LC_0 Logic Functioning bit
 (40 1)  (532 449)  (532 449)  LC_0 Logic Functioning bit
 (41 1)  (533 449)  (533 449)  LC_0 Logic Functioning bit
 (42 1)  (534 449)  (534 449)  LC_0 Logic Functioning bit
 (43 1)  (535 449)  (535 449)  LC_0 Logic Functioning bit
 (47 1)  (539 449)  (539 449)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (492 450)  (492 450)  routing T_10_28.glb_netwk_3 <X> T_10_28.wire_logic_cluster/lc_7/clk
 (2 2)  (494 450)  (494 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (513 450)  (513 450)  routing T_10_28.sp4_v_b_7 <X> T_10_28.lc_trk_g0_7
 (22 2)  (514 450)  (514 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (515 450)  (515 450)  routing T_10_28.sp4_v_b_7 <X> T_10_28.lc_trk_g0_7
 (27 2)  (519 450)  (519 450)  routing T_10_28.lc_trk_g3_1 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 450)  (520 450)  routing T_10_28.lc_trk_g3_1 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 450)  (521 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 450)  (524 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 450)  (525 450)  routing T_10_28.lc_trk_g2_2 <X> T_10_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 450)  (528 450)  LC_1 Logic Functioning bit
 (39 2)  (531 450)  (531 450)  LC_1 Logic Functioning bit
 (41 2)  (533 450)  (533 450)  LC_1 Logic Functioning bit
 (43 2)  (535 450)  (535 450)  LC_1 Logic Functioning bit
 (45 2)  (537 450)  (537 450)  LC_1 Logic Functioning bit
 (50 2)  (542 450)  (542 450)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (492 451)  (492 451)  routing T_10_28.glb_netwk_3 <X> T_10_28.wire_logic_cluster/lc_7/clk
 (29 3)  (521 451)  (521 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 451)  (523 451)  routing T_10_28.lc_trk_g2_2 <X> T_10_28.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 451)  (528 451)  LC_1 Logic Functioning bit
 (38 3)  (530 451)  (530 451)  LC_1 Logic Functioning bit
 (40 3)  (532 451)  (532 451)  LC_1 Logic Functioning bit
 (43 3)  (535 451)  (535 451)  LC_1 Logic Functioning bit
 (48 3)  (540 451)  (540 451)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (11 4)  (503 452)  (503 452)  routing T_10_28.sp4_h_r_0 <X> T_10_28.sp4_v_b_5
 (21 4)  (513 452)  (513 452)  routing T_10_28.wire_logic_cluster/lc_3/out <X> T_10_28.lc_trk_g1_3
 (22 4)  (514 452)  (514 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (521 452)  (521 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 452)  (522 452)  routing T_10_28.lc_trk_g0_7 <X> T_10_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 452)  (524 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 452)  (528 452)  LC_2 Logic Functioning bit
 (37 4)  (529 452)  (529 452)  LC_2 Logic Functioning bit
 (38 4)  (530 452)  (530 452)  LC_2 Logic Functioning bit
 (39 4)  (531 452)  (531 452)  LC_2 Logic Functioning bit
 (41 4)  (533 452)  (533 452)  LC_2 Logic Functioning bit
 (43 4)  (535 452)  (535 452)  LC_2 Logic Functioning bit
 (45 4)  (537 452)  (537 452)  LC_2 Logic Functioning bit
 (46 4)  (538 452)  (538 452)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (518 453)  (518 453)  routing T_10_28.lc_trk_g0_2 <X> T_10_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 453)  (521 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 453)  (522 453)  routing T_10_28.lc_trk_g0_7 <X> T_10_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 453)  (523 453)  routing T_10_28.lc_trk_g0_3 <X> T_10_28.wire_logic_cluster/lc_2/in_3
 (37 5)  (529 453)  (529 453)  LC_2 Logic Functioning bit
 (39 5)  (531 453)  (531 453)  LC_2 Logic Functioning bit
 (40 5)  (532 453)  (532 453)  LC_2 Logic Functioning bit
 (42 5)  (534 453)  (534 453)  LC_2 Logic Functioning bit
 (4 6)  (496 454)  (496 454)  routing T_10_28.sp4_v_b_7 <X> T_10_28.sp4_v_t_38
 (6 6)  (498 454)  (498 454)  routing T_10_28.sp4_v_b_7 <X> T_10_28.sp4_v_t_38
 (14 6)  (506 454)  (506 454)  routing T_10_28.wire_logic_cluster/lc_4/out <X> T_10_28.lc_trk_g1_4
 (15 6)  (507 454)  (507 454)  routing T_10_28.sp4_v_b_21 <X> T_10_28.lc_trk_g1_5
 (16 6)  (508 454)  (508 454)  routing T_10_28.sp4_v_b_21 <X> T_10_28.lc_trk_g1_5
 (17 6)  (509 454)  (509 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (513 454)  (513 454)  routing T_10_28.sp4_v_b_7 <X> T_10_28.lc_trk_g1_7
 (22 6)  (514 454)  (514 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (515 454)  (515 454)  routing T_10_28.sp4_v_b_7 <X> T_10_28.lc_trk_g1_7
 (27 6)  (519 454)  (519 454)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 454)  (521 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 454)  (522 454)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 454)  (524 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 454)  (526 454)  routing T_10_28.lc_trk_g1_3 <X> T_10_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 454)  (528 454)  LC_3 Logic Functioning bit
 (37 6)  (529 454)  (529 454)  LC_3 Logic Functioning bit
 (38 6)  (530 454)  (530 454)  LC_3 Logic Functioning bit
 (39 6)  (531 454)  (531 454)  LC_3 Logic Functioning bit
 (45 6)  (537 454)  (537 454)  LC_3 Logic Functioning bit
 (17 7)  (509 455)  (509 455)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (514 455)  (514 455)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (516 455)  (516 455)  routing T_10_28.bot_op_6 <X> T_10_28.lc_trk_g1_6
 (26 7)  (518 455)  (518 455)  routing T_10_28.lc_trk_g0_3 <X> T_10_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 455)  (521 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 455)  (522 455)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 455)  (523 455)  routing T_10_28.lc_trk_g1_3 <X> T_10_28.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 455)  (528 455)  LC_3 Logic Functioning bit
 (38 7)  (530 455)  (530 455)  LC_3 Logic Functioning bit
 (51 7)  (543 455)  (543 455)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (506 456)  (506 456)  routing T_10_28.wire_logic_cluster/lc_0/out <X> T_10_28.lc_trk_g2_0
 (26 8)  (518 456)  (518 456)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 456)  (519 456)  routing T_10_28.lc_trk_g1_4 <X> T_10_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 456)  (521 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 456)  (522 456)  routing T_10_28.lc_trk_g1_4 <X> T_10_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 456)  (524 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 456)  (528 456)  LC_4 Logic Functioning bit
 (38 8)  (530 456)  (530 456)  LC_4 Logic Functioning bit
 (41 8)  (533 456)  (533 456)  LC_4 Logic Functioning bit
 (43 8)  (535 456)  (535 456)  LC_4 Logic Functioning bit
 (45 8)  (537 456)  (537 456)  LC_4 Logic Functioning bit
 (17 9)  (509 457)  (509 457)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (514 457)  (514 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (517 457)  (517 457)  routing T_10_28.sp4_r_v_b_34 <X> T_10_28.lc_trk_g2_2
 (26 9)  (518 457)  (518 457)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 457)  (519 457)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 457)  (521 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 457)  (523 457)  routing T_10_28.lc_trk_g0_3 <X> T_10_28.wire_logic_cluster/lc_4/in_3
 (41 9)  (533 457)  (533 457)  LC_4 Logic Functioning bit
 (43 9)  (535 457)  (535 457)  LC_4 Logic Functioning bit
 (29 10)  (521 458)  (521 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 458)  (523 458)  routing T_10_28.lc_trk_g1_5 <X> T_10_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 458)  (524 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 458)  (526 458)  routing T_10_28.lc_trk_g1_5 <X> T_10_28.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 458)  (529 458)  LC_5 Logic Functioning bit
 (39 10)  (531 458)  (531 458)  LC_5 Logic Functioning bit
 (41 10)  (533 458)  (533 458)  LC_5 Logic Functioning bit
 (43 10)  (535 458)  (535 458)  LC_5 Logic Functioning bit
 (9 11)  (501 459)  (501 459)  routing T_10_28.sp4_v_b_7 <X> T_10_28.sp4_v_t_42
 (30 11)  (522 459)  (522 459)  routing T_10_28.lc_trk_g0_2 <X> T_10_28.wire_logic_cluster/lc_5/in_1
 (37 11)  (529 459)  (529 459)  LC_5 Logic Functioning bit
 (39 11)  (531 459)  (531 459)  LC_5 Logic Functioning bit
 (41 11)  (533 459)  (533 459)  LC_5 Logic Functioning bit
 (43 11)  (535 459)  (535 459)  LC_5 Logic Functioning bit
 (53 11)  (545 459)  (545 459)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (509 460)  (509 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 460)  (510 460)  routing T_10_28.wire_logic_cluster/lc_1/out <X> T_10_28.lc_trk_g3_1
 (26 12)  (518 460)  (518 460)  routing T_10_28.lc_trk_g1_5 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 460)  (519 460)  routing T_10_28.lc_trk_g3_4 <X> T_10_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 460)  (520 460)  routing T_10_28.lc_trk_g3_4 <X> T_10_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 460)  (521 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 460)  (522 460)  routing T_10_28.lc_trk_g3_4 <X> T_10_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 460)  (523 460)  routing T_10_28.lc_trk_g1_4 <X> T_10_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 460)  (524 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 460)  (526 460)  routing T_10_28.lc_trk_g1_4 <X> T_10_28.wire_logic_cluster/lc_6/in_3
 (38 12)  (530 460)  (530 460)  LC_6 Logic Functioning bit
 (39 12)  (531 460)  (531 460)  LC_6 Logic Functioning bit
 (42 12)  (534 460)  (534 460)  LC_6 Logic Functioning bit
 (43 12)  (535 460)  (535 460)  LC_6 Logic Functioning bit
 (4 13)  (496 461)  (496 461)  routing T_10_28.sp4_v_t_41 <X> T_10_28.sp4_h_r_9
 (13 13)  (505 461)  (505 461)  routing T_10_28.sp4_v_t_43 <X> T_10_28.sp4_h_r_11
 (27 13)  (519 461)  (519 461)  routing T_10_28.lc_trk_g1_5 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 461)  (521 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 461)  (524 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (527 461)  (527 461)  routing T_10_28.lc_trk_g0_2 <X> T_10_28.input_2_6
 (36 13)  (528 461)  (528 461)  LC_6 Logic Functioning bit
 (37 13)  (529 461)  (529 461)  LC_6 Logic Functioning bit
 (40 13)  (532 461)  (532 461)  LC_6 Logic Functioning bit
 (41 13)  (533 461)  (533 461)  LC_6 Logic Functioning bit
 (21 14)  (513 462)  (513 462)  routing T_10_28.wire_logic_cluster/lc_7/out <X> T_10_28.lc_trk_g3_7
 (22 14)  (514 462)  (514 462)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (518 462)  (518 462)  routing T_10_28.lc_trk_g1_6 <X> T_10_28.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 462)  (519 462)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 462)  (520 462)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 462)  (521 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 462)  (522 462)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 462)  (524 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 462)  (525 462)  routing T_10_28.lc_trk_g2_0 <X> T_10_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 462)  (528 462)  LC_7 Logic Functioning bit
 (38 14)  (530 462)  (530 462)  LC_7 Logic Functioning bit
 (40 14)  (532 462)  (532 462)  LC_7 Logic Functioning bit
 (43 14)  (535 462)  (535 462)  LC_7 Logic Functioning bit
 (45 14)  (537 462)  (537 462)  LC_7 Logic Functioning bit
 (50 14)  (542 462)  (542 462)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (506 463)  (506 463)  routing T_10_28.sp4_h_l_17 <X> T_10_28.lc_trk_g3_4
 (15 15)  (507 463)  (507 463)  routing T_10_28.sp4_h_l_17 <X> T_10_28.lc_trk_g3_4
 (16 15)  (508 463)  (508 463)  routing T_10_28.sp4_h_l_17 <X> T_10_28.lc_trk_g3_4
 (17 15)  (509 463)  (509 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (518 463)  (518 463)  routing T_10_28.lc_trk_g1_6 <X> T_10_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 463)  (519 463)  routing T_10_28.lc_trk_g1_6 <X> T_10_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 463)  (521 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 463)  (522 463)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 463)  (528 463)  LC_7 Logic Functioning bit
 (38 15)  (530 463)  (530 463)  LC_7 Logic Functioning bit
 (41 15)  (533 463)  (533 463)  LC_7 Logic Functioning bit
 (42 15)  (534 463)  (534 463)  LC_7 Logic Functioning bit
 (48 15)  (540 463)  (540 463)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_28

 (21 0)  (567 448)  (567 448)  routing T_11_28.lft_op_3 <X> T_11_28.lc_trk_g0_3
 (22 0)  (568 448)  (568 448)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (570 448)  (570 448)  routing T_11_28.lft_op_3 <X> T_11_28.lc_trk_g0_3
 (29 0)  (575 448)  (575 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 448)  (577 448)  routing T_11_28.lc_trk_g0_7 <X> T_11_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 448)  (578 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (581 448)  (581 448)  routing T_11_28.lc_trk_g0_4 <X> T_11_28.input_2_0
 (38 0)  (584 448)  (584 448)  LC_0 Logic Functioning bit
 (39 0)  (585 448)  (585 448)  LC_0 Logic Functioning bit
 (42 0)  (588 448)  (588 448)  LC_0 Logic Functioning bit
 (43 0)  (589 448)  (589 448)  LC_0 Logic Functioning bit
 (15 1)  (561 449)  (561 449)  routing T_11_28.bot_op_0 <X> T_11_28.lc_trk_g0_0
 (17 1)  (563 449)  (563 449)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (568 449)  (568 449)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (569 449)  (569 449)  routing T_11_28.sp12_h_r_10 <X> T_11_28.lc_trk_g0_2
 (27 1)  (573 449)  (573 449)  routing T_11_28.lc_trk_g3_1 <X> T_11_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 449)  (574 449)  routing T_11_28.lc_trk_g3_1 <X> T_11_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 449)  (575 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 449)  (576 449)  routing T_11_28.lc_trk_g0_3 <X> T_11_28.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 449)  (577 449)  routing T_11_28.lc_trk_g0_7 <X> T_11_28.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 449)  (578 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (582 449)  (582 449)  LC_0 Logic Functioning bit
 (37 1)  (583 449)  (583 449)  LC_0 Logic Functioning bit
 (40 1)  (586 449)  (586 449)  LC_0 Logic Functioning bit
 (41 1)  (587 449)  (587 449)  LC_0 Logic Functioning bit
 (0 2)  (546 450)  (546 450)  routing T_11_28.glb_netwk_3 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (2 2)  (548 450)  (548 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (560 450)  (560 450)  routing T_11_28.lft_op_4 <X> T_11_28.lc_trk_g0_4
 (21 2)  (567 450)  (567 450)  routing T_11_28.sp4_h_l_2 <X> T_11_28.lc_trk_g0_7
 (22 2)  (568 450)  (568 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (569 450)  (569 450)  routing T_11_28.sp4_h_l_2 <X> T_11_28.lc_trk_g0_7
 (24 2)  (570 450)  (570 450)  routing T_11_28.sp4_h_l_2 <X> T_11_28.lc_trk_g0_7
 (25 2)  (571 450)  (571 450)  routing T_11_28.sp4_v_b_6 <X> T_11_28.lc_trk_g0_6
 (27 2)  (573 450)  (573 450)  routing T_11_28.lc_trk_g3_5 <X> T_11_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 450)  (574 450)  routing T_11_28.lc_trk_g3_5 <X> T_11_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 450)  (575 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 450)  (576 450)  routing T_11_28.lc_trk_g3_5 <X> T_11_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 450)  (578 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 450)  (580 450)  routing T_11_28.lc_trk_g1_1 <X> T_11_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 450)  (582 450)  LC_1 Logic Functioning bit
 (38 2)  (584 450)  (584 450)  LC_1 Logic Functioning bit
 (39 2)  (585 450)  (585 450)  LC_1 Logic Functioning bit
 (40 2)  (586 450)  (586 450)  LC_1 Logic Functioning bit
 (45 2)  (591 450)  (591 450)  LC_1 Logic Functioning bit
 (50 2)  (596 450)  (596 450)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (546 451)  (546 451)  routing T_11_28.glb_netwk_3 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (4 3)  (550 451)  (550 451)  routing T_11_28.sp4_v_b_7 <X> T_11_28.sp4_h_l_37
 (13 3)  (559 451)  (559 451)  routing T_11_28.sp4_v_b_9 <X> T_11_28.sp4_h_l_39
 (15 3)  (561 451)  (561 451)  routing T_11_28.lft_op_4 <X> T_11_28.lc_trk_g0_4
 (17 3)  (563 451)  (563 451)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (568 451)  (568 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (569 451)  (569 451)  routing T_11_28.sp4_v_b_6 <X> T_11_28.lc_trk_g0_6
 (27 3)  (573 451)  (573 451)  routing T_11_28.lc_trk_g1_0 <X> T_11_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 451)  (575 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 451)  (582 451)  LC_1 Logic Functioning bit
 (37 3)  (583 451)  (583 451)  LC_1 Logic Functioning bit
 (39 3)  (585 451)  (585 451)  LC_1 Logic Functioning bit
 (43 3)  (589 451)  (589 451)  LC_1 Logic Functioning bit
 (52 3)  (598 451)  (598 451)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (560 452)  (560 452)  routing T_11_28.lft_op_0 <X> T_11_28.lc_trk_g1_0
 (17 4)  (563 452)  (563 452)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (564 452)  (564 452)  routing T_11_28.wire_logic_cluster/lc_1/out <X> T_11_28.lc_trk_g1_1
 (21 4)  (567 452)  (567 452)  routing T_11_28.wire_logic_cluster/lc_3/out <X> T_11_28.lc_trk_g1_3
 (22 4)  (568 452)  (568 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (572 452)  (572 452)  routing T_11_28.lc_trk_g0_6 <X> T_11_28.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 452)  (573 452)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 452)  (574 452)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 452)  (575 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 452)  (578 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 452)  (579 452)  routing T_11_28.lc_trk_g2_3 <X> T_11_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 452)  (582 452)  LC_2 Logic Functioning bit
 (37 4)  (583 452)  (583 452)  LC_2 Logic Functioning bit
 (38 4)  (584 452)  (584 452)  LC_2 Logic Functioning bit
 (39 4)  (585 452)  (585 452)  LC_2 Logic Functioning bit
 (41 4)  (587 452)  (587 452)  LC_2 Logic Functioning bit
 (43 4)  (589 452)  (589 452)  LC_2 Logic Functioning bit
 (45 4)  (591 452)  (591 452)  LC_2 Logic Functioning bit
 (53 4)  (599 452)  (599 452)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (15 5)  (561 453)  (561 453)  routing T_11_28.lft_op_0 <X> T_11_28.lc_trk_g1_0
 (17 5)  (563 453)  (563 453)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (572 453)  (572 453)  routing T_11_28.lc_trk_g0_6 <X> T_11_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 453)  (575 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 453)  (576 453)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 453)  (577 453)  routing T_11_28.lc_trk_g2_3 <X> T_11_28.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 453)  (582 453)  LC_2 Logic Functioning bit
 (38 5)  (584 453)  (584 453)  LC_2 Logic Functioning bit
 (41 5)  (587 453)  (587 453)  LC_2 Logic Functioning bit
 (43 5)  (589 453)  (589 453)  LC_2 Logic Functioning bit
 (14 6)  (560 454)  (560 454)  routing T_11_28.sp4_v_b_4 <X> T_11_28.lc_trk_g1_4
 (27 6)  (573 454)  (573 454)  routing T_11_28.lc_trk_g1_3 <X> T_11_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 454)  (575 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 454)  (577 454)  routing T_11_28.lc_trk_g0_6 <X> T_11_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 454)  (578 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 454)  (582 454)  LC_3 Logic Functioning bit
 (38 6)  (584 454)  (584 454)  LC_3 Logic Functioning bit
 (45 6)  (591 454)  (591 454)  LC_3 Logic Functioning bit
 (53 6)  (599 454)  (599 454)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (16 7)  (562 455)  (562 455)  routing T_11_28.sp4_v_b_4 <X> T_11_28.lc_trk_g1_4
 (17 7)  (563 455)  (563 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (568 455)  (568 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (569 455)  (569 455)  routing T_11_28.sp4_v_b_22 <X> T_11_28.lc_trk_g1_6
 (24 7)  (570 455)  (570 455)  routing T_11_28.sp4_v_b_22 <X> T_11_28.lc_trk_g1_6
 (26 7)  (572 455)  (572 455)  routing T_11_28.lc_trk_g2_3 <X> T_11_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 455)  (574 455)  routing T_11_28.lc_trk_g2_3 <X> T_11_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 455)  (575 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 455)  (576 455)  routing T_11_28.lc_trk_g1_3 <X> T_11_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 455)  (577 455)  routing T_11_28.lc_trk_g0_6 <X> T_11_28.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 455)  (582 455)  LC_3 Logic Functioning bit
 (38 7)  (584 455)  (584 455)  LC_3 Logic Functioning bit
 (41 7)  (587 455)  (587 455)  LC_3 Logic Functioning bit
 (43 7)  (589 455)  (589 455)  LC_3 Logic Functioning bit
 (47 7)  (593 455)  (593 455)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (21 8)  (567 456)  (567 456)  routing T_11_28.bnl_op_3 <X> T_11_28.lc_trk_g2_3
 (22 8)  (568 456)  (568 456)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (572 456)  (572 456)  routing T_11_28.lc_trk_g2_4 <X> T_11_28.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 456)  (573 456)  routing T_11_28.lc_trk_g1_6 <X> T_11_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 456)  (575 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 456)  (576 456)  routing T_11_28.lc_trk_g1_6 <X> T_11_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 456)  (578 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 456)  (580 456)  routing T_11_28.lc_trk_g1_0 <X> T_11_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 456)  (582 456)  LC_4 Logic Functioning bit
 (38 8)  (584 456)  (584 456)  LC_4 Logic Functioning bit
 (41 8)  (587 456)  (587 456)  LC_4 Logic Functioning bit
 (42 8)  (588 456)  (588 456)  LC_4 Logic Functioning bit
 (45 8)  (591 456)  (591 456)  LC_4 Logic Functioning bit
 (14 9)  (560 457)  (560 457)  routing T_11_28.sp4_h_r_24 <X> T_11_28.lc_trk_g2_0
 (15 9)  (561 457)  (561 457)  routing T_11_28.sp4_h_r_24 <X> T_11_28.lc_trk_g2_0
 (16 9)  (562 457)  (562 457)  routing T_11_28.sp4_h_r_24 <X> T_11_28.lc_trk_g2_0
 (17 9)  (563 457)  (563 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (567 457)  (567 457)  routing T_11_28.bnl_op_3 <X> T_11_28.lc_trk_g2_3
 (28 9)  (574 457)  (574 457)  routing T_11_28.lc_trk_g2_4 <X> T_11_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 457)  (575 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 457)  (576 457)  routing T_11_28.lc_trk_g1_6 <X> T_11_28.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 457)  (578 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (581 457)  (581 457)  routing T_11_28.lc_trk_g0_2 <X> T_11_28.input_2_4
 (37 9)  (583 457)  (583 457)  LC_4 Logic Functioning bit
 (39 9)  (585 457)  (585 457)  LC_4 Logic Functioning bit
 (41 9)  (587 457)  (587 457)  LC_4 Logic Functioning bit
 (42 9)  (588 457)  (588 457)  LC_4 Logic Functioning bit
 (5 10)  (551 458)  (551 458)  routing T_11_28.sp4_v_b_6 <X> T_11_28.sp4_h_l_43
 (14 10)  (560 458)  (560 458)  routing T_11_28.wire_logic_cluster/lc_4/out <X> T_11_28.lc_trk_g2_4
 (22 10)  (568 458)  (568 458)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (570 458)  (570 458)  routing T_11_28.tnl_op_7 <X> T_11_28.lc_trk_g2_7
 (26 10)  (572 458)  (572 458)  routing T_11_28.lc_trk_g3_6 <X> T_11_28.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 458)  (575 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 458)  (577 458)  routing T_11_28.lc_trk_g0_4 <X> T_11_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 458)  (578 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 458)  (582 458)  LC_5 Logic Functioning bit
 (37 10)  (583 458)  (583 458)  LC_5 Logic Functioning bit
 (38 10)  (584 458)  (584 458)  LC_5 Logic Functioning bit
 (39 10)  (585 458)  (585 458)  LC_5 Logic Functioning bit
 (41 10)  (587 458)  (587 458)  LC_5 Logic Functioning bit
 (43 10)  (589 458)  (589 458)  LC_5 Logic Functioning bit
 (3 11)  (549 459)  (549 459)  routing T_11_28.sp12_v_b_1 <X> T_11_28.sp12_h_l_22
 (17 11)  (563 459)  (563 459)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (567 459)  (567 459)  routing T_11_28.tnl_op_7 <X> T_11_28.lc_trk_g2_7
 (26 11)  (572 459)  (572 459)  routing T_11_28.lc_trk_g3_6 <X> T_11_28.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 459)  (573 459)  routing T_11_28.lc_trk_g3_6 <X> T_11_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 459)  (574 459)  routing T_11_28.lc_trk_g3_6 <X> T_11_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 459)  (575 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 459)  (583 459)  LC_5 Logic Functioning bit
 (39 11)  (585 459)  (585 459)  LC_5 Logic Functioning bit
 (47 11)  (593 459)  (593 459)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (15 12)  (561 460)  (561 460)  routing T_11_28.sp4_v_t_28 <X> T_11_28.lc_trk_g3_1
 (16 12)  (562 460)  (562 460)  routing T_11_28.sp4_v_t_28 <X> T_11_28.lc_trk_g3_1
 (17 12)  (563 460)  (563 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (571 460)  (571 460)  routing T_11_28.wire_logic_cluster/lc_2/out <X> T_11_28.lc_trk_g3_2
 (27 12)  (573 460)  (573 460)  routing T_11_28.lc_trk_g1_4 <X> T_11_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 460)  (575 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 460)  (576 460)  routing T_11_28.lc_trk_g1_4 <X> T_11_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 460)  (577 460)  routing T_11_28.lc_trk_g3_6 <X> T_11_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 460)  (578 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 460)  (579 460)  routing T_11_28.lc_trk_g3_6 <X> T_11_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 460)  (580 460)  routing T_11_28.lc_trk_g3_6 <X> T_11_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 460)  (582 460)  LC_6 Logic Functioning bit
 (37 12)  (583 460)  (583 460)  LC_6 Logic Functioning bit
 (38 12)  (584 460)  (584 460)  LC_6 Logic Functioning bit
 (39 12)  (585 460)  (585 460)  LC_6 Logic Functioning bit
 (22 13)  (568 461)  (568 461)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (574 461)  (574 461)  routing T_11_28.lc_trk_g2_0 <X> T_11_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 461)  (575 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 461)  (577 461)  routing T_11_28.lc_trk_g3_6 <X> T_11_28.wire_logic_cluster/lc_6/in_3
 (40 13)  (586 461)  (586 461)  LC_6 Logic Functioning bit
 (41 13)  (587 461)  (587 461)  LC_6 Logic Functioning bit
 (42 13)  (588 461)  (588 461)  LC_6 Logic Functioning bit
 (43 13)  (589 461)  (589 461)  LC_6 Logic Functioning bit
 (51 13)  (597 461)  (597 461)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (12 14)  (558 462)  (558 462)  routing T_11_28.sp4_v_b_11 <X> T_11_28.sp4_h_l_46
 (15 14)  (561 462)  (561 462)  routing T_11_28.sp4_h_l_16 <X> T_11_28.lc_trk_g3_5
 (16 14)  (562 462)  (562 462)  routing T_11_28.sp4_h_l_16 <X> T_11_28.lc_trk_g3_5
 (17 14)  (563 462)  (563 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (571 462)  (571 462)  routing T_11_28.sp4_v_b_30 <X> T_11_28.lc_trk_g3_6
 (26 14)  (572 462)  (572 462)  routing T_11_28.lc_trk_g2_7 <X> T_11_28.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 462)  (575 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 462)  (577 462)  routing T_11_28.lc_trk_g2_4 <X> T_11_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 462)  (578 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 462)  (579 462)  routing T_11_28.lc_trk_g2_4 <X> T_11_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 462)  (582 462)  LC_7 Logic Functioning bit
 (37 14)  (583 462)  (583 462)  LC_7 Logic Functioning bit
 (38 14)  (584 462)  (584 462)  LC_7 Logic Functioning bit
 (39 14)  (585 462)  (585 462)  LC_7 Logic Functioning bit
 (41 14)  (587 462)  (587 462)  LC_7 Logic Functioning bit
 (43 14)  (589 462)  (589 462)  LC_7 Logic Functioning bit
 (48 14)  (594 462)  (594 462)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (18 15)  (564 463)  (564 463)  routing T_11_28.sp4_h_l_16 <X> T_11_28.lc_trk_g3_5
 (22 15)  (568 463)  (568 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (569 463)  (569 463)  routing T_11_28.sp4_v_b_30 <X> T_11_28.lc_trk_g3_6
 (26 15)  (572 463)  (572 463)  routing T_11_28.lc_trk_g2_7 <X> T_11_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 463)  (574 463)  routing T_11_28.lc_trk_g2_7 <X> T_11_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 463)  (575 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (583 463)  (583 463)  LC_7 Logic Functioning bit
 (39 15)  (585 463)  (585 463)  LC_7 Logic Functioning bit


LogicTile_12_28

 (14 0)  (614 448)  (614 448)  routing T_12_28.wire_logic_cluster/lc_0/out <X> T_12_28.lc_trk_g0_0
 (21 0)  (621 448)  (621 448)  routing T_12_28.bnr_op_3 <X> T_12_28.lc_trk_g0_3
 (22 0)  (622 448)  (622 448)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (625 448)  (625 448)  routing T_12_28.lft_op_2 <X> T_12_28.lc_trk_g0_2
 (26 0)  (626 448)  (626 448)  routing T_12_28.lc_trk_g0_4 <X> T_12_28.wire_logic_cluster/lc_0/in_0
 (36 0)  (636 448)  (636 448)  LC_0 Logic Functioning bit
 (38 0)  (638 448)  (638 448)  LC_0 Logic Functioning bit
 (41 0)  (641 448)  (641 448)  LC_0 Logic Functioning bit
 (43 0)  (643 448)  (643 448)  LC_0 Logic Functioning bit
 (45 0)  (645 448)  (645 448)  LC_0 Logic Functioning bit
 (17 1)  (617 449)  (617 449)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (621 449)  (621 449)  routing T_12_28.bnr_op_3 <X> T_12_28.lc_trk_g0_3
 (22 1)  (622 449)  (622 449)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 449)  (624 449)  routing T_12_28.lft_op_2 <X> T_12_28.lc_trk_g0_2
 (29 1)  (629 449)  (629 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (637 449)  (637 449)  LC_0 Logic Functioning bit
 (39 1)  (639 449)  (639 449)  LC_0 Logic Functioning bit
 (40 1)  (640 449)  (640 449)  LC_0 Logic Functioning bit
 (42 1)  (642 449)  (642 449)  LC_0 Logic Functioning bit
 (0 2)  (600 450)  (600 450)  routing T_12_28.glb_netwk_3 <X> T_12_28.wire_logic_cluster/lc_7/clk
 (2 2)  (602 450)  (602 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (614 450)  (614 450)  routing T_12_28.wire_logic_cluster/lc_4/out <X> T_12_28.lc_trk_g0_4
 (29 2)  (629 450)  (629 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 450)  (631 450)  routing T_12_28.lc_trk_g0_4 <X> T_12_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 450)  (632 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (41 2)  (641 450)  (641 450)  LC_1 Logic Functioning bit
 (43 2)  (643 450)  (643 450)  LC_1 Logic Functioning bit
 (0 3)  (600 451)  (600 451)  routing T_12_28.glb_netwk_3 <X> T_12_28.wire_logic_cluster/lc_7/clk
 (17 3)  (617 451)  (617 451)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (41 3)  (641 451)  (641 451)  LC_1 Logic Functioning bit
 (43 3)  (643 451)  (643 451)  LC_1 Logic Functioning bit
 (27 4)  (627 452)  (627 452)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 452)  (628 452)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 452)  (629 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 452)  (630 452)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 452)  (632 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 452)  (636 452)  LC_2 Logic Functioning bit
 (38 4)  (638 452)  (638 452)  LC_2 Logic Functioning bit
 (30 5)  (630 453)  (630 453)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 453)  (631 453)  routing T_12_28.lc_trk_g0_3 <X> T_12_28.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 453)  (636 453)  LC_2 Logic Functioning bit
 (38 5)  (638 453)  (638 453)  LC_2 Logic Functioning bit
 (10 6)  (610 454)  (610 454)  routing T_12_28.sp4_v_b_11 <X> T_12_28.sp4_h_l_41
 (27 6)  (627 454)  (627 454)  routing T_12_28.lc_trk_g3_7 <X> T_12_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 454)  (628 454)  routing T_12_28.lc_trk_g3_7 <X> T_12_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 454)  (629 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 454)  (630 454)  routing T_12_28.lc_trk_g3_7 <X> T_12_28.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 454)  (631 454)  routing T_12_28.lc_trk_g2_4 <X> T_12_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 454)  (632 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 454)  (633 454)  routing T_12_28.lc_trk_g2_4 <X> T_12_28.wire_logic_cluster/lc_3/in_3
 (43 6)  (643 454)  (643 454)  LC_3 Logic Functioning bit
 (50 6)  (650 454)  (650 454)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (615 455)  (615 455)  routing T_12_28.bot_op_4 <X> T_12_28.lc_trk_g1_4
 (17 7)  (617 455)  (617 455)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (627 455)  (627 455)  routing T_12_28.lc_trk_g3_0 <X> T_12_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 455)  (628 455)  routing T_12_28.lc_trk_g3_0 <X> T_12_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 455)  (629 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 455)  (630 455)  routing T_12_28.lc_trk_g3_7 <X> T_12_28.wire_logic_cluster/lc_3/in_1
 (41 7)  (641 455)  (641 455)  LC_3 Logic Functioning bit
 (42 7)  (642 455)  (642 455)  LC_3 Logic Functioning bit
 (43 7)  (643 455)  (643 455)  LC_3 Logic Functioning bit
 (26 8)  (626 456)  (626 456)  routing T_12_28.lc_trk_g0_4 <X> T_12_28.wire_logic_cluster/lc_4/in_0
 (32 8)  (632 456)  (632 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 456)  (633 456)  routing T_12_28.lc_trk_g3_0 <X> T_12_28.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 456)  (634 456)  routing T_12_28.lc_trk_g3_0 <X> T_12_28.wire_logic_cluster/lc_4/in_3
 (38 8)  (638 456)  (638 456)  LC_4 Logic Functioning bit
 (41 8)  (641 456)  (641 456)  LC_4 Logic Functioning bit
 (42 8)  (642 456)  (642 456)  LC_4 Logic Functioning bit
 (43 8)  (643 456)  (643 456)  LC_4 Logic Functioning bit
 (45 8)  (645 456)  (645 456)  LC_4 Logic Functioning bit
 (46 8)  (646 456)  (646 456)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (650 456)  (650 456)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (629 457)  (629 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (39 9)  (639 457)  (639 457)  LC_4 Logic Functioning bit
 (40 9)  (640 457)  (640 457)  LC_4 Logic Functioning bit
 (42 9)  (642 457)  (642 457)  LC_4 Logic Functioning bit
 (43 9)  (643 457)  (643 457)  LC_4 Logic Functioning bit
 (51 9)  (651 457)  (651 457)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (26 10)  (626 458)  (626 458)  routing T_12_28.lc_trk_g1_4 <X> T_12_28.wire_logic_cluster/lc_5/in_0
 (32 10)  (632 458)  (632 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (637 458)  (637 458)  LC_5 Logic Functioning bit
 (39 10)  (639 458)  (639 458)  LC_5 Logic Functioning bit
 (41 10)  (641 458)  (641 458)  LC_5 Logic Functioning bit
 (43 10)  (643 458)  (643 458)  LC_5 Logic Functioning bit
 (17 11)  (617 459)  (617 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (622 459)  (622 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (627 459)  (627 459)  routing T_12_28.lc_trk_g1_4 <X> T_12_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 459)  (629 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 459)  (631 459)  routing T_12_28.lc_trk_g0_2 <X> T_12_28.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 459)  (636 459)  LC_5 Logic Functioning bit
 (38 11)  (638 459)  (638 459)  LC_5 Logic Functioning bit
 (40 11)  (640 459)  (640 459)  LC_5 Logic Functioning bit
 (42 11)  (642 459)  (642 459)  LC_5 Logic Functioning bit
 (48 11)  (648 459)  (648 459)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (26 12)  (626 460)  (626 460)  routing T_12_28.lc_trk_g2_4 <X> T_12_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 460)  (627 460)  routing T_12_28.lc_trk_g3_0 <X> T_12_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 460)  (628 460)  routing T_12_28.lc_trk_g3_0 <X> T_12_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 460)  (629 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 460)  (631 460)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 460)  (632 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 460)  (633 460)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 460)  (634 460)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 460)  (635 460)  routing T_12_28.lc_trk_g2_6 <X> T_12_28.input_2_6
 (42 12)  (642 460)  (642 460)  LC_6 Logic Functioning bit
 (48 12)  (648 460)  (648 460)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (15 13)  (615 461)  (615 461)  routing T_12_28.tnr_op_0 <X> T_12_28.lc_trk_g3_0
 (17 13)  (617 461)  (617 461)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (28 13)  (628 461)  (628 461)  routing T_12_28.lc_trk_g2_4 <X> T_12_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 461)  (629 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 461)  (631 461)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 461)  (632 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (633 461)  (633 461)  routing T_12_28.lc_trk_g2_6 <X> T_12_28.input_2_6
 (35 13)  (635 461)  (635 461)  routing T_12_28.lc_trk_g2_6 <X> T_12_28.input_2_6
 (51 13)  (651 461)  (651 461)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (21 14)  (621 462)  (621 462)  routing T_12_28.wire_logic_cluster/lc_7/out <X> T_12_28.lc_trk_g3_7
 (22 14)  (622 462)  (622 462)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (626 462)  (626 462)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_7/in_0
 (31 14)  (631 462)  (631 462)  routing T_12_28.lc_trk_g2_6 <X> T_12_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 462)  (632 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 462)  (633 462)  routing T_12_28.lc_trk_g2_6 <X> T_12_28.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 462)  (637 462)  LC_7 Logic Functioning bit
 (39 14)  (639 462)  (639 462)  LC_7 Logic Functioning bit
 (22 15)  (622 463)  (622 463)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (624 463)  (624 463)  routing T_12_28.tnr_op_6 <X> T_12_28.lc_trk_g3_6
 (26 15)  (626 463)  (626 463)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 463)  (627 463)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 463)  (628 463)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 463)  (629 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 463)  (631 463)  routing T_12_28.lc_trk_g2_6 <X> T_12_28.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 463)  (636 463)  LC_7 Logic Functioning bit
 (38 15)  (638 463)  (638 463)  LC_7 Logic Functioning bit


LogicTile_13_28

 (22 0)  (676 448)  (676 448)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (678 448)  (678 448)  routing T_13_28.bot_op_3 <X> T_13_28.lc_trk_g0_3
 (15 1)  (669 449)  (669 449)  routing T_13_28.bot_op_0 <X> T_13_28.lc_trk_g0_0
 (17 1)  (671 449)  (671 449)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (654 450)  (654 450)  routing T_13_28.glb_netwk_3 <X> T_13_28.wire_logic_cluster/lc_7/clk
 (2 2)  (656 450)  (656 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (668 450)  (668 450)  routing T_13_28.sp4_v_t_1 <X> T_13_28.lc_trk_g0_4
 (0 3)  (654 451)  (654 451)  routing T_13_28.glb_netwk_3 <X> T_13_28.wire_logic_cluster/lc_7/clk
 (4 3)  (658 451)  (658 451)  routing T_13_28.sp4_v_b_7 <X> T_13_28.sp4_h_l_37
 (14 3)  (668 451)  (668 451)  routing T_13_28.sp4_v_t_1 <X> T_13_28.lc_trk_g0_4
 (16 3)  (670 451)  (670 451)  routing T_13_28.sp4_v_t_1 <X> T_13_28.lc_trk_g0_4
 (17 3)  (671 451)  (671 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (4 4)  (658 452)  (658 452)  routing T_13_28.sp4_h_l_44 <X> T_13_28.sp4_v_b_3
 (6 4)  (660 452)  (660 452)  routing T_13_28.sp4_h_l_44 <X> T_13_28.sp4_v_b_3
 (15 4)  (669 452)  (669 452)  routing T_13_28.top_op_1 <X> T_13_28.lc_trk_g1_1
 (17 4)  (671 452)  (671 452)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (681 452)  (681 452)  routing T_13_28.lc_trk_g1_4 <X> T_13_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 452)  (683 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 452)  (684 452)  routing T_13_28.lc_trk_g1_4 <X> T_13_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 452)  (686 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (691 452)  (691 452)  LC_2 Logic Functioning bit
 (39 4)  (693 452)  (693 452)  LC_2 Logic Functioning bit
 (5 5)  (659 453)  (659 453)  routing T_13_28.sp4_h_l_44 <X> T_13_28.sp4_v_b_3
 (18 5)  (672 453)  (672 453)  routing T_13_28.top_op_1 <X> T_13_28.lc_trk_g1_1
 (31 5)  (685 453)  (685 453)  routing T_13_28.lc_trk_g0_3 <X> T_13_28.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 453)  (691 453)  LC_2 Logic Functioning bit
 (39 5)  (693 453)  (693 453)  LC_2 Logic Functioning bit
 (14 6)  (668 454)  (668 454)  routing T_13_28.sp4_v_t_1 <X> T_13_28.lc_trk_g1_4
 (25 6)  (679 454)  (679 454)  routing T_13_28.sp4_v_b_6 <X> T_13_28.lc_trk_g1_6
 (14 7)  (668 455)  (668 455)  routing T_13_28.sp4_v_t_1 <X> T_13_28.lc_trk_g1_4
 (16 7)  (670 455)  (670 455)  routing T_13_28.sp4_v_t_1 <X> T_13_28.lc_trk_g1_4
 (17 7)  (671 455)  (671 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (676 455)  (676 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (677 455)  (677 455)  routing T_13_28.sp4_v_b_6 <X> T_13_28.lc_trk_g1_6
 (25 10)  (679 458)  (679 458)  routing T_13_28.sp4_h_r_46 <X> T_13_28.lc_trk_g2_6
 (22 11)  (676 459)  (676 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (677 459)  (677 459)  routing T_13_28.sp4_h_r_46 <X> T_13_28.lc_trk_g2_6
 (24 11)  (678 459)  (678 459)  routing T_13_28.sp4_h_r_46 <X> T_13_28.lc_trk_g2_6
 (25 11)  (679 459)  (679 459)  routing T_13_28.sp4_h_r_46 <X> T_13_28.lc_trk_g2_6
 (14 12)  (668 460)  (668 460)  routing T_13_28.rgt_op_0 <X> T_13_28.lc_trk_g3_0
 (26 12)  (680 460)  (680 460)  routing T_13_28.lc_trk_g0_4 <X> T_13_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 460)  (681 460)  routing T_13_28.lc_trk_g3_0 <X> T_13_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 460)  (682 460)  routing T_13_28.lc_trk_g3_0 <X> T_13_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 460)  (683 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 460)  (686 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 460)  (690 460)  LC_6 Logic Functioning bit
 (38 12)  (692 460)  (692 460)  LC_6 Logic Functioning bit
 (41 12)  (695 460)  (695 460)  LC_6 Logic Functioning bit
 (43 12)  (697 460)  (697 460)  LC_6 Logic Functioning bit
 (45 12)  (699 460)  (699 460)  LC_6 Logic Functioning bit
 (53 12)  (707 460)  (707 460)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (15 13)  (669 461)  (669 461)  routing T_13_28.rgt_op_0 <X> T_13_28.lc_trk_g3_0
 (17 13)  (671 461)  (671 461)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (29 13)  (683 461)  (683 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 461)  (685 461)  routing T_13_28.lc_trk_g0_3 <X> T_13_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 461)  (686 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (688 461)  (688 461)  routing T_13_28.lc_trk_g1_1 <X> T_13_28.input_2_6
 (43 13)  (697 461)  (697 461)  LC_6 Logic Functioning bit
 (14 14)  (668 462)  (668 462)  routing T_13_28.sp4_h_r_44 <X> T_13_28.lc_trk_g3_4
 (26 14)  (680 462)  (680 462)  routing T_13_28.lc_trk_g1_6 <X> T_13_28.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 462)  (683 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 462)  (685 462)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 462)  (686 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 462)  (687 462)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 462)  (689 462)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.input_2_7
 (38 14)  (692 462)  (692 462)  LC_7 Logic Functioning bit
 (39 14)  (693 462)  (693 462)  LC_7 Logic Functioning bit
 (42 14)  (696 462)  (696 462)  LC_7 Logic Functioning bit
 (43 14)  (697 462)  (697 462)  LC_7 Logic Functioning bit
 (47 14)  (701 462)  (701 462)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (668 463)  (668 463)  routing T_13_28.sp4_h_r_44 <X> T_13_28.lc_trk_g3_4
 (15 15)  (669 463)  (669 463)  routing T_13_28.sp4_h_r_44 <X> T_13_28.lc_trk_g3_4
 (16 15)  (670 463)  (670 463)  routing T_13_28.sp4_h_r_44 <X> T_13_28.lc_trk_g3_4
 (17 15)  (671 463)  (671 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (680 463)  (680 463)  routing T_13_28.lc_trk_g1_6 <X> T_13_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 463)  (681 463)  routing T_13_28.lc_trk_g1_6 <X> T_13_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 463)  (683 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 463)  (685 463)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 463)  (686 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (687 463)  (687 463)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.input_2_7
 (34 15)  (688 463)  (688 463)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.input_2_7
 (36 15)  (690 463)  (690 463)  LC_7 Logic Functioning bit
 (37 15)  (691 463)  (691 463)  LC_7 Logic Functioning bit
 (40 15)  (694 463)  (694 463)  LC_7 Logic Functioning bit
 (41 15)  (695 463)  (695 463)  LC_7 Logic Functioning bit


LogicTile_14_28

 (26 0)  (734 448)  (734 448)  routing T_14_28.lc_trk_g0_6 <X> T_14_28.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 448)  (735 448)  routing T_14_28.lc_trk_g1_6 <X> T_14_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 448)  (737 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 448)  (738 448)  routing T_14_28.lc_trk_g1_6 <X> T_14_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 448)  (740 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (743 448)  (743 448)  routing T_14_28.lc_trk_g1_5 <X> T_14_28.input_2_0
 (36 0)  (744 448)  (744 448)  LC_0 Logic Functioning bit
 (39 0)  (747 448)  (747 448)  LC_0 Logic Functioning bit
 (41 0)  (749 448)  (749 448)  LC_0 Logic Functioning bit
 (43 0)  (751 448)  (751 448)  LC_0 Logic Functioning bit
 (26 1)  (734 449)  (734 449)  routing T_14_28.lc_trk_g0_6 <X> T_14_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 449)  (737 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 449)  (738 449)  routing T_14_28.lc_trk_g1_6 <X> T_14_28.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 449)  (740 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (742 449)  (742 449)  routing T_14_28.lc_trk_g1_5 <X> T_14_28.input_2_0
 (37 1)  (745 449)  (745 449)  LC_0 Logic Functioning bit
 (39 1)  (747 449)  (747 449)  LC_0 Logic Functioning bit
 (41 1)  (749 449)  (749 449)  LC_0 Logic Functioning bit
 (42 1)  (750 449)  (750 449)  LC_0 Logic Functioning bit
 (49 1)  (757 449)  (757 449)  Carry_In_Mux bit 

 (25 2)  (733 450)  (733 450)  routing T_14_28.lft_op_6 <X> T_14_28.lc_trk_g0_6
 (22 3)  (730 451)  (730 451)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 451)  (732 451)  routing T_14_28.lft_op_6 <X> T_14_28.lc_trk_g0_6
 (16 6)  (724 454)  (724 454)  routing T_14_28.sp4_v_b_13 <X> T_14_28.lc_trk_g1_5
 (17 6)  (725 454)  (725 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (726 454)  (726 454)  routing T_14_28.sp4_v_b_13 <X> T_14_28.lc_trk_g1_5
 (25 6)  (733 454)  (733 454)  routing T_14_28.lft_op_6 <X> T_14_28.lc_trk_g1_6
 (18 7)  (726 455)  (726 455)  routing T_14_28.sp4_v_b_13 <X> T_14_28.lc_trk_g1_5
 (22 7)  (730 455)  (730 455)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 455)  (732 455)  routing T_14_28.lft_op_6 <X> T_14_28.lc_trk_g1_6


LogicTile_1_27

 (27 0)  (45 432)  (45 432)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 432)  (46 432)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 432)  (47 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 432)  (48 432)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_0/in_1
 (31 0)  (49 432)  (49 432)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 432)  (50 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 432)  (51 432)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 432)  (52 432)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 432)  (54 432)  LC_0 Logic Functioning bit
 (38 0)  (56 432)  (56 432)  LC_0 Logic Functioning bit
 (41 0)  (59 432)  (59 432)  LC_0 Logic Functioning bit
 (43 0)  (61 432)  (61 432)  LC_0 Logic Functioning bit
 (45 0)  (63 432)  (63 432)  LC_0 Logic Functioning bit
 (28 1)  (46 433)  (46 433)  routing T_1_27.lc_trk_g2_0 <X> T_1_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 433)  (47 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 433)  (49 433)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_0/in_3
 (36 1)  (54 433)  (54 433)  LC_0 Logic Functioning bit
 (38 1)  (56 433)  (56 433)  LC_0 Logic Functioning bit
 (40 1)  (58 433)  (58 433)  LC_0 Logic Functioning bit
 (42 1)  (60 433)  (60 433)  LC_0 Logic Functioning bit
 (0 2)  (18 434)  (18 434)  routing T_1_27.glb_netwk_3 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (2 2)  (20 434)  (20 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (33 434)  (33 434)  routing T_1_27.sp4_h_r_5 <X> T_1_27.lc_trk_g0_5
 (16 2)  (34 434)  (34 434)  routing T_1_27.sp4_h_r_5 <X> T_1_27.lc_trk_g0_5
 (17 2)  (35 434)  (35 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (40 434)  (40 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (41 434)  (41 434)  routing T_1_27.sp4_h_r_7 <X> T_1_27.lc_trk_g0_7
 (24 2)  (42 434)  (42 434)  routing T_1_27.sp4_h_r_7 <X> T_1_27.lc_trk_g0_7
 (25 2)  (43 434)  (43 434)  routing T_1_27.sp4_h_r_14 <X> T_1_27.lc_trk_g0_6
 (26 2)  (44 434)  (44 434)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 434)  (45 434)  routing T_1_27.lc_trk_g3_1 <X> T_1_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 434)  (46 434)  routing T_1_27.lc_trk_g3_1 <X> T_1_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 434)  (47 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 434)  (49 434)  routing T_1_27.lc_trk_g0_6 <X> T_1_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 434)  (50 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (54 434)  (54 434)  LC_1 Logic Functioning bit
 (38 2)  (56 434)  (56 434)  LC_1 Logic Functioning bit
 (45 2)  (63 434)  (63 434)  LC_1 Logic Functioning bit
 (47 2)  (65 434)  (65 434)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (18 435)  (18 435)  routing T_1_27.glb_netwk_3 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (18 3)  (36 435)  (36 435)  routing T_1_27.sp4_h_r_5 <X> T_1_27.lc_trk_g0_5
 (21 3)  (39 435)  (39 435)  routing T_1_27.sp4_h_r_7 <X> T_1_27.lc_trk_g0_7
 (22 3)  (40 435)  (40 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (41 435)  (41 435)  routing T_1_27.sp4_h_r_14 <X> T_1_27.lc_trk_g0_6
 (24 3)  (42 435)  (42 435)  routing T_1_27.sp4_h_r_14 <X> T_1_27.lc_trk_g0_6
 (26 3)  (44 435)  (44 435)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 435)  (45 435)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 435)  (46 435)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 435)  (47 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 435)  (49 435)  routing T_1_27.lc_trk_g0_6 <X> T_1_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 435)  (54 435)  LC_1 Logic Functioning bit
 (37 3)  (55 435)  (55 435)  LC_1 Logic Functioning bit
 (38 3)  (56 435)  (56 435)  LC_1 Logic Functioning bit
 (39 3)  (57 435)  (57 435)  LC_1 Logic Functioning bit
 (41 3)  (59 435)  (59 435)  LC_1 Logic Functioning bit
 (43 3)  (61 435)  (61 435)  LC_1 Logic Functioning bit
 (47 3)  (65 435)  (65 435)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (5 4)  (23 436)  (23 436)  routing T_1_27.sp4_v_t_38 <X> T_1_27.sp4_h_r_3
 (21 4)  (39 436)  (39 436)  routing T_1_27.wire_logic_cluster/lc_3/out <X> T_1_27.lc_trk_g1_3
 (22 4)  (40 436)  (40 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (17 6)  (35 438)  (35 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 438)  (36 438)  routing T_1_27.wire_logic_cluster/lc_5/out <X> T_1_27.lc_trk_g1_5
 (26 6)  (44 438)  (44 438)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 438)  (45 438)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 438)  (46 438)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 438)  (47 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 438)  (48 438)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 438)  (50 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 438)  (52 438)  routing T_1_27.lc_trk_g1_3 <X> T_1_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 438)  (54 438)  LC_3 Logic Functioning bit
 (37 6)  (55 438)  (55 438)  LC_3 Logic Functioning bit
 (38 6)  (56 438)  (56 438)  LC_3 Logic Functioning bit
 (39 6)  (57 438)  (57 438)  LC_3 Logic Functioning bit
 (41 6)  (59 438)  (59 438)  LC_3 Logic Functioning bit
 (43 6)  (61 438)  (61 438)  LC_3 Logic Functioning bit
 (45 6)  (63 438)  (63 438)  LC_3 Logic Functioning bit
 (46 6)  (64 438)  (64 438)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (44 439)  (44 439)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 439)  (45 439)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 439)  (46 439)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 439)  (47 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 439)  (48 439)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 439)  (49 439)  routing T_1_27.lc_trk_g1_3 <X> T_1_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 439)  (54 439)  LC_3 Logic Functioning bit
 (38 7)  (56 439)  (56 439)  LC_3 Logic Functioning bit
 (51 7)  (69 439)  (69 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (30 440)  (30 440)  routing T_1_27.sp4_v_t_45 <X> T_1_27.sp4_h_r_8
 (14 8)  (32 440)  (32 440)  routing T_1_27.wire_logic_cluster/lc_0/out <X> T_1_27.lc_trk_g2_0
 (15 8)  (33 440)  (33 440)  routing T_1_27.rgt_op_1 <X> T_1_27.lc_trk_g2_1
 (17 8)  (35 440)  (35 440)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (36 440)  (36 440)  routing T_1_27.rgt_op_1 <X> T_1_27.lc_trk_g2_1
 (29 8)  (47 440)  (47 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 440)  (48 440)  routing T_1_27.lc_trk_g0_5 <X> T_1_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 440)  (49 440)  routing T_1_27.lc_trk_g0_7 <X> T_1_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 440)  (50 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (54 440)  (54 440)  LC_4 Logic Functioning bit
 (38 8)  (56 440)  (56 440)  LC_4 Logic Functioning bit
 (17 9)  (35 441)  (35 441)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (44 441)  (44 441)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 441)  (45 441)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 441)  (46 441)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 441)  (47 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 441)  (49 441)  routing T_1_27.lc_trk_g0_7 <X> T_1_27.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 441)  (54 441)  LC_4 Logic Functioning bit
 (37 9)  (55 441)  (55 441)  LC_4 Logic Functioning bit
 (38 9)  (56 441)  (56 441)  LC_4 Logic Functioning bit
 (39 9)  (57 441)  (57 441)  LC_4 Logic Functioning bit
 (41 9)  (59 441)  (59 441)  LC_4 Logic Functioning bit
 (43 9)  (61 441)  (61 441)  LC_4 Logic Functioning bit
 (14 10)  (32 442)  (32 442)  routing T_1_27.sp4_v_t_17 <X> T_1_27.lc_trk_g2_4
 (22 10)  (40 442)  (40 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (43 442)  (43 442)  routing T_1_27.wire_logic_cluster/lc_6/out <X> T_1_27.lc_trk_g2_6
 (26 10)  (44 442)  (44 442)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 442)  (45 442)  routing T_1_27.lc_trk_g1_3 <X> T_1_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 442)  (47 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 442)  (49 442)  routing T_1_27.lc_trk_g1_5 <X> T_1_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 442)  (50 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 442)  (52 442)  routing T_1_27.lc_trk_g1_5 <X> T_1_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 442)  (54 442)  LC_5 Logic Functioning bit
 (37 10)  (55 442)  (55 442)  LC_5 Logic Functioning bit
 (38 10)  (56 442)  (56 442)  LC_5 Logic Functioning bit
 (39 10)  (57 442)  (57 442)  LC_5 Logic Functioning bit
 (41 10)  (59 442)  (59 442)  LC_5 Logic Functioning bit
 (43 10)  (61 442)  (61 442)  LC_5 Logic Functioning bit
 (45 10)  (63 442)  (63 442)  LC_5 Logic Functioning bit
 (51 10)  (69 442)  (69 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (16 11)  (34 443)  (34 443)  routing T_1_27.sp4_v_t_17 <X> T_1_27.lc_trk_g2_4
 (17 11)  (35 443)  (35 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (39 443)  (39 443)  routing T_1_27.sp4_r_v_b_39 <X> T_1_27.lc_trk_g2_7
 (22 11)  (40 443)  (40 443)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (44 443)  (44 443)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 443)  (45 443)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 443)  (46 443)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 443)  (47 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 443)  (48 443)  routing T_1_27.lc_trk_g1_3 <X> T_1_27.wire_logic_cluster/lc_5/in_1
 (36 11)  (54 443)  (54 443)  LC_5 Logic Functioning bit
 (38 11)  (56 443)  (56 443)  LC_5 Logic Functioning bit
 (10 12)  (28 444)  (28 444)  routing T_1_27.sp4_v_t_40 <X> T_1_27.sp4_h_r_10
 (17 12)  (35 444)  (35 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 444)  (36 444)  routing T_1_27.wire_logic_cluster/lc_1/out <X> T_1_27.lc_trk_g3_1
 (21 12)  (39 444)  (39 444)  routing T_1_27.sp4_v_t_14 <X> T_1_27.lc_trk_g3_3
 (22 12)  (40 444)  (40 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (41 444)  (41 444)  routing T_1_27.sp4_v_t_14 <X> T_1_27.lc_trk_g3_3
 (26 12)  (44 444)  (44 444)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_6/in_0
 (28 12)  (46 444)  (46 444)  routing T_1_27.lc_trk_g2_1 <X> T_1_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 444)  (47 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 444)  (49 444)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 444)  (50 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 444)  (51 444)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (53 444)  (53 444)  routing T_1_27.lc_trk_g2_4 <X> T_1_27.input_2_6
 (36 12)  (54 444)  (54 444)  LC_6 Logic Functioning bit
 (38 12)  (56 444)  (56 444)  LC_6 Logic Functioning bit
 (41 12)  (59 444)  (59 444)  LC_6 Logic Functioning bit
 (43 12)  (61 444)  (61 444)  LC_6 Logic Functioning bit
 (45 12)  (63 444)  (63 444)  LC_6 Logic Functioning bit
 (26 13)  (44 445)  (44 445)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 445)  (46 445)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 445)  (47 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 445)  (49 445)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (50 445)  (50 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (51 445)  (51 445)  routing T_1_27.lc_trk_g2_4 <X> T_1_27.input_2_6
 (37 13)  (55 445)  (55 445)  LC_6 Logic Functioning bit
 (39 13)  (57 445)  (57 445)  LC_6 Logic Functioning bit
 (41 13)  (59 445)  (59 445)  LC_6 Logic Functioning bit
 (42 13)  (60 445)  (60 445)  LC_6 Logic Functioning bit
 (52 13)  (70 445)  (70 445)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (22 14)  (40 446)  (40 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (43 446)  (43 446)  routing T_1_27.sp12_v_b_6 <X> T_1_27.lc_trk_g3_6
 (15 15)  (33 447)  (33 447)  routing T_1_27.sp4_v_t_33 <X> T_1_27.lc_trk_g3_4
 (16 15)  (34 447)  (34 447)  routing T_1_27.sp4_v_t_33 <X> T_1_27.lc_trk_g3_4
 (17 15)  (35 447)  (35 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (39 447)  (39 447)  routing T_1_27.sp4_r_v_b_47 <X> T_1_27.lc_trk_g3_7
 (22 15)  (40 447)  (40 447)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (42 447)  (42 447)  routing T_1_27.sp12_v_b_6 <X> T_1_27.lc_trk_g3_6
 (25 15)  (43 447)  (43 447)  routing T_1_27.sp12_v_b_6 <X> T_1_27.lc_trk_g3_6


LogicTile_2_27

 (9 0)  (81 432)  (81 432)  routing T_2_27.sp4_v_t_36 <X> T_2_27.sp4_h_r_1
 (14 0)  (86 432)  (86 432)  routing T_2_27.lft_op_0 <X> T_2_27.lc_trk_g0_0
 (21 0)  (93 432)  (93 432)  routing T_2_27.sp4_h_r_11 <X> T_2_27.lc_trk_g0_3
 (22 0)  (94 432)  (94 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (95 432)  (95 432)  routing T_2_27.sp4_h_r_11 <X> T_2_27.lc_trk_g0_3
 (24 0)  (96 432)  (96 432)  routing T_2_27.sp4_h_r_11 <X> T_2_27.lc_trk_g0_3
 (26 0)  (98 432)  (98 432)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 432)  (99 432)  routing T_2_27.lc_trk_g1_0 <X> T_2_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 432)  (101 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 432)  (104 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 432)  (105 432)  routing T_2_27.lc_trk_g3_0 <X> T_2_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 432)  (106 432)  routing T_2_27.lc_trk_g3_0 <X> T_2_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 432)  (108 432)  LC_0 Logic Functioning bit
 (37 0)  (109 432)  (109 432)  LC_0 Logic Functioning bit
 (38 0)  (110 432)  (110 432)  LC_0 Logic Functioning bit
 (42 0)  (114 432)  (114 432)  LC_0 Logic Functioning bit
 (45 0)  (117 432)  (117 432)  LC_0 Logic Functioning bit
 (15 1)  (87 433)  (87 433)  routing T_2_27.lft_op_0 <X> T_2_27.lc_trk_g0_0
 (17 1)  (89 433)  (89 433)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (98 433)  (98 433)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 433)  (99 433)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 433)  (100 433)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 433)  (101 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 433)  (104 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (108 433)  (108 433)  LC_0 Logic Functioning bit
 (37 1)  (109 433)  (109 433)  LC_0 Logic Functioning bit
 (38 1)  (110 433)  (110 433)  LC_0 Logic Functioning bit
 (39 1)  (111 433)  (111 433)  LC_0 Logic Functioning bit
 (0 2)  (72 434)  (72 434)  routing T_2_27.glb_netwk_3 <X> T_2_27.wire_logic_cluster/lc_7/clk
 (2 2)  (74 434)  (74 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 434)  (86 434)  routing T_2_27.wire_logic_cluster/lc_4/out <X> T_2_27.lc_trk_g0_4
 (15 2)  (87 434)  (87 434)  routing T_2_27.sp4_v_b_21 <X> T_2_27.lc_trk_g0_5
 (16 2)  (88 434)  (88 434)  routing T_2_27.sp4_v_b_21 <X> T_2_27.lc_trk_g0_5
 (17 2)  (89 434)  (89 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (97 434)  (97 434)  routing T_2_27.wire_logic_cluster/lc_6/out <X> T_2_27.lc_trk_g0_6
 (28 2)  (100 434)  (100 434)  routing T_2_27.lc_trk_g2_2 <X> T_2_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 434)  (101 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 434)  (104 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 434)  (105 434)  routing T_2_27.lc_trk_g3_1 <X> T_2_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 434)  (106 434)  routing T_2_27.lc_trk_g3_1 <X> T_2_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 434)  (108 434)  LC_1 Logic Functioning bit
 (37 2)  (109 434)  (109 434)  LC_1 Logic Functioning bit
 (38 2)  (110 434)  (110 434)  LC_1 Logic Functioning bit
 (39 2)  (111 434)  (111 434)  LC_1 Logic Functioning bit
 (41 2)  (113 434)  (113 434)  LC_1 Logic Functioning bit
 (43 2)  (115 434)  (115 434)  LC_1 Logic Functioning bit
 (45 2)  (117 434)  (117 434)  LC_1 Logic Functioning bit
 (53 2)  (125 434)  (125 434)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (72 435)  (72 435)  routing T_2_27.glb_netwk_3 <X> T_2_27.wire_logic_cluster/lc_7/clk
 (17 3)  (89 435)  (89 435)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (94 435)  (94 435)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (98 435)  (98 435)  routing T_2_27.lc_trk_g0_3 <X> T_2_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 435)  (101 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 435)  (102 435)  routing T_2_27.lc_trk_g2_2 <X> T_2_27.wire_logic_cluster/lc_1/in_1
 (36 3)  (108 435)  (108 435)  LC_1 Logic Functioning bit
 (38 3)  (110 435)  (110 435)  LC_1 Logic Functioning bit
 (22 4)  (94 436)  (94 436)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (96 436)  (96 436)  routing T_2_27.bot_op_3 <X> T_2_27.lc_trk_g1_3
 (26 4)  (98 436)  (98 436)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 436)  (99 436)  routing T_2_27.lc_trk_g1_0 <X> T_2_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 436)  (101 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 436)  (104 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 436)  (105 436)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 436)  (106 436)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 436)  (108 436)  LC_2 Logic Functioning bit
 (37 4)  (109 436)  (109 436)  LC_2 Logic Functioning bit
 (38 4)  (110 436)  (110 436)  LC_2 Logic Functioning bit
 (42 4)  (114 436)  (114 436)  LC_2 Logic Functioning bit
 (45 4)  (117 436)  (117 436)  LC_2 Logic Functioning bit
 (46 4)  (118 436)  (118 436)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (86 437)  (86 437)  routing T_2_27.sp4_r_v_b_24 <X> T_2_27.lc_trk_g1_0
 (17 5)  (89 437)  (89 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (94 437)  (94 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (95 437)  (95 437)  routing T_2_27.sp4_v_b_18 <X> T_2_27.lc_trk_g1_2
 (24 5)  (96 437)  (96 437)  routing T_2_27.sp4_v_b_18 <X> T_2_27.lc_trk_g1_2
 (26 5)  (98 437)  (98 437)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 437)  (99 437)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 437)  (100 437)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 437)  (101 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 437)  (103 437)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 437)  (104 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (105 437)  (105 437)  routing T_2_27.lc_trk_g2_0 <X> T_2_27.input_2_2
 (36 5)  (108 437)  (108 437)  LC_2 Logic Functioning bit
 (37 5)  (109 437)  (109 437)  LC_2 Logic Functioning bit
 (38 5)  (110 437)  (110 437)  LC_2 Logic Functioning bit
 (39 5)  (111 437)  (111 437)  LC_2 Logic Functioning bit
 (21 6)  (93 438)  (93 438)  routing T_2_27.sp4_h_l_2 <X> T_2_27.lc_trk_g1_7
 (22 6)  (94 438)  (94 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (95 438)  (95 438)  routing T_2_27.sp4_h_l_2 <X> T_2_27.lc_trk_g1_7
 (24 6)  (96 438)  (96 438)  routing T_2_27.sp4_h_l_2 <X> T_2_27.lc_trk_g1_7
 (27 6)  (99 438)  (99 438)  routing T_2_27.lc_trk_g3_3 <X> T_2_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 438)  (100 438)  routing T_2_27.lc_trk_g3_3 <X> T_2_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 438)  (101 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 438)  (103 438)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 438)  (104 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 438)  (106 438)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 438)  (108 438)  LC_3 Logic Functioning bit
 (38 6)  (110 438)  (110 438)  LC_3 Logic Functioning bit
 (45 6)  (117 438)  (117 438)  LC_3 Logic Functioning bit
 (26 7)  (98 439)  (98 439)  routing T_2_27.lc_trk_g0_3 <X> T_2_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 439)  (101 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 439)  (102 439)  routing T_2_27.lc_trk_g3_3 <X> T_2_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 439)  (103 439)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 439)  (108 439)  LC_3 Logic Functioning bit
 (37 7)  (109 439)  (109 439)  LC_3 Logic Functioning bit
 (38 7)  (110 439)  (110 439)  LC_3 Logic Functioning bit
 (39 7)  (111 439)  (111 439)  LC_3 Logic Functioning bit
 (41 7)  (113 439)  (113 439)  LC_3 Logic Functioning bit
 (43 7)  (115 439)  (115 439)  LC_3 Logic Functioning bit
 (10 8)  (82 440)  (82 440)  routing T_2_27.sp4_v_t_39 <X> T_2_27.sp4_h_r_7
 (15 8)  (87 440)  (87 440)  routing T_2_27.sp4_h_r_25 <X> T_2_27.lc_trk_g2_1
 (16 8)  (88 440)  (88 440)  routing T_2_27.sp4_h_r_25 <X> T_2_27.lc_trk_g2_1
 (17 8)  (89 440)  (89 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (93 440)  (93 440)  routing T_2_27.wire_logic_cluster/lc_3/out <X> T_2_27.lc_trk_g2_3
 (22 8)  (94 440)  (94 440)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (98 440)  (98 440)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_4/in_0
 (28 8)  (100 440)  (100 440)  routing T_2_27.lc_trk_g2_3 <X> T_2_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 440)  (101 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 440)  (104 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 440)  (106 440)  routing T_2_27.lc_trk_g1_0 <X> T_2_27.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 440)  (107 440)  routing T_2_27.lc_trk_g0_4 <X> T_2_27.input_2_4
 (36 8)  (108 440)  (108 440)  LC_4 Logic Functioning bit
 (37 8)  (109 440)  (109 440)  LC_4 Logic Functioning bit
 (43 8)  (115 440)  (115 440)  LC_4 Logic Functioning bit
 (45 8)  (117 440)  (117 440)  LC_4 Logic Functioning bit
 (13 9)  (85 441)  (85 441)  routing T_2_27.sp4_v_t_38 <X> T_2_27.sp4_h_r_8
 (15 9)  (87 441)  (87 441)  routing T_2_27.sp4_v_t_29 <X> T_2_27.lc_trk_g2_0
 (16 9)  (88 441)  (88 441)  routing T_2_27.sp4_v_t_29 <X> T_2_27.lc_trk_g2_0
 (17 9)  (89 441)  (89 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (90 441)  (90 441)  routing T_2_27.sp4_h_r_25 <X> T_2_27.lc_trk_g2_1
 (22 9)  (94 441)  (94 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (95 441)  (95 441)  routing T_2_27.sp4_v_b_42 <X> T_2_27.lc_trk_g2_2
 (24 9)  (96 441)  (96 441)  routing T_2_27.sp4_v_b_42 <X> T_2_27.lc_trk_g2_2
 (26 9)  (98 441)  (98 441)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 441)  (99 441)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 441)  (100 441)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 441)  (101 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 441)  (102 441)  routing T_2_27.lc_trk_g2_3 <X> T_2_27.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 441)  (104 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (108 441)  (108 441)  LC_4 Logic Functioning bit
 (37 9)  (109 441)  (109 441)  LC_4 Logic Functioning bit
 (41 9)  (113 441)  (113 441)  LC_4 Logic Functioning bit
 (42 9)  (114 441)  (114 441)  LC_4 Logic Functioning bit
 (43 9)  (115 441)  (115 441)  LC_4 Logic Functioning bit
 (11 10)  (83 442)  (83 442)  routing T_2_27.sp4_v_b_5 <X> T_2_27.sp4_v_t_45
 (17 10)  (89 442)  (89 442)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 442)  (90 442)  routing T_2_27.wire_logic_cluster/lc_5/out <X> T_2_27.lc_trk_g2_5
 (27 10)  (99 442)  (99 442)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 442)  (100 442)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 442)  (101 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 442)  (102 442)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 442)  (103 442)  routing T_2_27.lc_trk_g2_4 <X> T_2_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 442)  (104 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 442)  (105 442)  routing T_2_27.lc_trk_g2_4 <X> T_2_27.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 442)  (107 442)  routing T_2_27.lc_trk_g2_5 <X> T_2_27.input_2_5
 (36 10)  (108 442)  (108 442)  LC_5 Logic Functioning bit
 (37 10)  (109 442)  (109 442)  LC_5 Logic Functioning bit
 (39 10)  (111 442)  (111 442)  LC_5 Logic Functioning bit
 (43 10)  (115 442)  (115 442)  LC_5 Logic Functioning bit
 (45 10)  (117 442)  (117 442)  LC_5 Logic Functioning bit
 (46 10)  (118 442)  (118 442)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (12 11)  (84 443)  (84 443)  routing T_2_27.sp4_v_b_5 <X> T_2_27.sp4_v_t_45
 (14 11)  (86 443)  (86 443)  routing T_2_27.sp4_h_l_17 <X> T_2_27.lc_trk_g2_4
 (15 11)  (87 443)  (87 443)  routing T_2_27.sp4_h_l_17 <X> T_2_27.lc_trk_g2_4
 (16 11)  (88 443)  (88 443)  routing T_2_27.sp4_h_l_17 <X> T_2_27.lc_trk_g2_4
 (17 11)  (89 443)  (89 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (94 443)  (94 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (99 443)  (99 443)  routing T_2_27.lc_trk_g1_0 <X> T_2_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 443)  (101 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 443)  (102 443)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_5/in_1
 (32 11)  (104 443)  (104 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (105 443)  (105 443)  routing T_2_27.lc_trk_g2_5 <X> T_2_27.input_2_5
 (36 11)  (108 443)  (108 443)  LC_5 Logic Functioning bit
 (37 11)  (109 443)  (109 443)  LC_5 Logic Functioning bit
 (42 11)  (114 443)  (114 443)  LC_5 Logic Functioning bit
 (43 11)  (115 443)  (115 443)  LC_5 Logic Functioning bit
 (46 11)  (118 443)  (118 443)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (12 12)  (84 444)  (84 444)  routing T_2_27.sp4_v_t_46 <X> T_2_27.sp4_h_r_11
 (14 12)  (86 444)  (86 444)  routing T_2_27.wire_logic_cluster/lc_0/out <X> T_2_27.lc_trk_g3_0
 (17 12)  (89 444)  (89 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 444)  (90 444)  routing T_2_27.wire_logic_cluster/lc_1/out <X> T_2_27.lc_trk_g3_1
 (21 12)  (93 444)  (93 444)  routing T_2_27.wire_logic_cluster/lc_3/out <X> T_2_27.lc_trk_g3_3
 (22 12)  (94 444)  (94 444)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (97 444)  (97 444)  routing T_2_27.wire_logic_cluster/lc_2/out <X> T_2_27.lc_trk_g3_2
 (26 12)  (98 444)  (98 444)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_6/in_0
 (29 12)  (101 444)  (101 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 444)  (102 444)  routing T_2_27.lc_trk_g0_5 <X> T_2_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 444)  (104 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 444)  (106 444)  routing T_2_27.lc_trk_g1_0 <X> T_2_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (107 444)  (107 444)  routing T_2_27.lc_trk_g0_6 <X> T_2_27.input_2_6
 (36 12)  (108 444)  (108 444)  LC_6 Logic Functioning bit
 (37 12)  (109 444)  (109 444)  LC_6 Logic Functioning bit
 (43 12)  (115 444)  (115 444)  LC_6 Logic Functioning bit
 (45 12)  (117 444)  (117 444)  LC_6 Logic Functioning bit
 (47 12)  (119 444)  (119 444)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (89 445)  (89 445)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (94 445)  (94 445)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (98 445)  (98 445)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 445)  (99 445)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 445)  (100 445)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 445)  (101 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (104 445)  (104 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (107 445)  (107 445)  routing T_2_27.lc_trk_g0_6 <X> T_2_27.input_2_6
 (36 13)  (108 445)  (108 445)  LC_6 Logic Functioning bit
 (37 13)  (109 445)  (109 445)  LC_6 Logic Functioning bit
 (41 13)  (113 445)  (113 445)  LC_6 Logic Functioning bit
 (42 13)  (114 445)  (114 445)  LC_6 Logic Functioning bit
 (43 13)  (115 445)  (115 445)  LC_6 Logic Functioning bit
 (48 13)  (120 445)  (120 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (21 14)  (93 446)  (93 446)  routing T_2_27.sp4_v_t_26 <X> T_2_27.lc_trk_g3_7
 (22 14)  (94 446)  (94 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (95 446)  (95 446)  routing T_2_27.sp4_v_t_26 <X> T_2_27.lc_trk_g3_7
 (28 14)  (100 446)  (100 446)  routing T_2_27.lc_trk_g2_6 <X> T_2_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 446)  (101 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 446)  (102 446)  routing T_2_27.lc_trk_g2_6 <X> T_2_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 446)  (104 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 446)  (106 446)  routing T_2_27.lc_trk_g1_3 <X> T_2_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 446)  (108 446)  LC_7 Logic Functioning bit
 (37 14)  (109 446)  (109 446)  LC_7 Logic Functioning bit
 (38 14)  (110 446)  (110 446)  LC_7 Logic Functioning bit
 (41 14)  (113 446)  (113 446)  LC_7 Logic Functioning bit
 (43 14)  (115 446)  (115 446)  LC_7 Logic Functioning bit
 (21 15)  (93 447)  (93 447)  routing T_2_27.sp4_v_t_26 <X> T_2_27.lc_trk_g3_7
 (28 15)  (100 447)  (100 447)  routing T_2_27.lc_trk_g2_1 <X> T_2_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 447)  (101 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 447)  (102 447)  routing T_2_27.lc_trk_g2_6 <X> T_2_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 447)  (103 447)  routing T_2_27.lc_trk_g1_3 <X> T_2_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 447)  (104 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (106 447)  (106 447)  routing T_2_27.lc_trk_g1_2 <X> T_2_27.input_2_7
 (35 15)  (107 447)  (107 447)  routing T_2_27.lc_trk_g1_2 <X> T_2_27.input_2_7
 (37 15)  (109 447)  (109 447)  LC_7 Logic Functioning bit
 (38 15)  (110 447)  (110 447)  LC_7 Logic Functioning bit
 (41 15)  (113 447)  (113 447)  LC_7 Logic Functioning bit


LogicTile_3_27

 (9 0)  (135 432)  (135 432)  routing T_3_27.sp4_v_t_36 <X> T_3_27.sp4_h_r_1
 (25 0)  (151 432)  (151 432)  routing T_3_27.sp4_h_l_7 <X> T_3_27.lc_trk_g0_2
 (28 0)  (154 432)  (154 432)  routing T_3_27.lc_trk_g2_5 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 432)  (155 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 432)  (156 432)  routing T_3_27.lc_trk_g2_5 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (31 0)  (157 432)  (157 432)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 432)  (158 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 432)  (159 432)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 432)  (162 432)  LC_0 Logic Functioning bit
 (37 0)  (163 432)  (163 432)  LC_0 Logic Functioning bit
 (38 0)  (164 432)  (164 432)  LC_0 Logic Functioning bit
 (39 0)  (165 432)  (165 432)  LC_0 Logic Functioning bit
 (5 1)  (131 433)  (131 433)  routing T_3_27.sp4_h_r_0 <X> T_3_27.sp4_v_b_0
 (22 1)  (148 433)  (148 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (149 433)  (149 433)  routing T_3_27.sp4_h_l_7 <X> T_3_27.lc_trk_g0_2
 (24 1)  (150 433)  (150 433)  routing T_3_27.sp4_h_l_7 <X> T_3_27.lc_trk_g0_2
 (25 1)  (151 433)  (151 433)  routing T_3_27.sp4_h_l_7 <X> T_3_27.lc_trk_g0_2
 (26 1)  (152 433)  (152 433)  routing T_3_27.lc_trk_g1_3 <X> T_3_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (153 433)  (153 433)  routing T_3_27.lc_trk_g1_3 <X> T_3_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 433)  (155 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 433)  (157 433)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_0/in_3
 (40 1)  (166 433)  (166 433)  LC_0 Logic Functioning bit
 (41 1)  (167 433)  (167 433)  LC_0 Logic Functioning bit
 (42 1)  (168 433)  (168 433)  LC_0 Logic Functioning bit
 (43 1)  (169 433)  (169 433)  LC_0 Logic Functioning bit
 (51 1)  (177 433)  (177 433)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (126 434)  (126 434)  routing T_3_27.glb_netwk_3 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (2 2)  (128 434)  (128 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (140 434)  (140 434)  routing T_3_27.lft_op_4 <X> T_3_27.lc_trk_g0_4
 (17 2)  (143 434)  (143 434)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (144 434)  (144 434)  routing T_3_27.wire_logic_cluster/lc_5/out <X> T_3_27.lc_trk_g0_5
 (21 2)  (147 434)  (147 434)  routing T_3_27.sp4_h_l_2 <X> T_3_27.lc_trk_g0_7
 (22 2)  (148 434)  (148 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (149 434)  (149 434)  routing T_3_27.sp4_h_l_2 <X> T_3_27.lc_trk_g0_7
 (24 2)  (150 434)  (150 434)  routing T_3_27.sp4_h_l_2 <X> T_3_27.lc_trk_g0_7
 (29 2)  (155 434)  (155 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 434)  (156 434)  routing T_3_27.lc_trk_g0_4 <X> T_3_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (158 434)  (158 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 434)  (159 434)  routing T_3_27.lc_trk_g3_3 <X> T_3_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 434)  (160 434)  routing T_3_27.lc_trk_g3_3 <X> T_3_27.wire_logic_cluster/lc_1/in_3
 (38 2)  (164 434)  (164 434)  LC_1 Logic Functioning bit
 (39 2)  (165 434)  (165 434)  LC_1 Logic Functioning bit
 (42 2)  (168 434)  (168 434)  LC_1 Logic Functioning bit
 (43 2)  (169 434)  (169 434)  LC_1 Logic Functioning bit
 (50 2)  (176 434)  (176 434)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (126 435)  (126 435)  routing T_3_27.glb_netwk_3 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (15 3)  (141 435)  (141 435)  routing T_3_27.lft_op_4 <X> T_3_27.lc_trk_g0_4
 (17 3)  (143 435)  (143 435)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (148 435)  (148 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (149 435)  (149 435)  routing T_3_27.sp4_h_r_6 <X> T_3_27.lc_trk_g0_6
 (24 3)  (150 435)  (150 435)  routing T_3_27.sp4_h_r_6 <X> T_3_27.lc_trk_g0_6
 (25 3)  (151 435)  (151 435)  routing T_3_27.sp4_h_r_6 <X> T_3_27.lc_trk_g0_6
 (26 3)  (152 435)  (152 435)  routing T_3_27.lc_trk_g1_2 <X> T_3_27.wire_logic_cluster/lc_1/in_0
 (27 3)  (153 435)  (153 435)  routing T_3_27.lc_trk_g1_2 <X> T_3_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 435)  (155 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (157 435)  (157 435)  routing T_3_27.lc_trk_g3_3 <X> T_3_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (162 435)  (162 435)  LC_1 Logic Functioning bit
 (37 3)  (163 435)  (163 435)  LC_1 Logic Functioning bit
 (40 3)  (166 435)  (166 435)  LC_1 Logic Functioning bit
 (41 3)  (167 435)  (167 435)  LC_1 Logic Functioning bit
 (14 4)  (140 436)  (140 436)  routing T_3_27.lft_op_0 <X> T_3_27.lc_trk_g1_0
 (22 4)  (148 436)  (148 436)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (150 436)  (150 436)  routing T_3_27.bot_op_3 <X> T_3_27.lc_trk_g1_3
 (25 4)  (151 436)  (151 436)  routing T_3_27.lft_op_2 <X> T_3_27.lc_trk_g1_2
 (28 4)  (154 436)  (154 436)  routing T_3_27.lc_trk_g2_3 <X> T_3_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 436)  (155 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 436)  (157 436)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 436)  (158 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 436)  (159 436)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 436)  (160 436)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_2/in_3
 (38 4)  (164 436)  (164 436)  LC_2 Logic Functioning bit
 (39 4)  (165 436)  (165 436)  LC_2 Logic Functioning bit
 (42 4)  (168 436)  (168 436)  LC_2 Logic Functioning bit
 (43 4)  (169 436)  (169 436)  LC_2 Logic Functioning bit
 (15 5)  (141 437)  (141 437)  routing T_3_27.lft_op_0 <X> T_3_27.lc_trk_g1_0
 (17 5)  (143 437)  (143 437)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (148 437)  (148 437)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (150 437)  (150 437)  routing T_3_27.lft_op_2 <X> T_3_27.lc_trk_g1_2
 (26 5)  (152 437)  (152 437)  routing T_3_27.lc_trk_g0_2 <X> T_3_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 437)  (155 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 437)  (156 437)  routing T_3_27.lc_trk_g2_3 <X> T_3_27.wire_logic_cluster/lc_2/in_1
 (32 5)  (158 437)  (158 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (159 437)  (159 437)  routing T_3_27.lc_trk_g3_1 <X> T_3_27.input_2_2
 (34 5)  (160 437)  (160 437)  routing T_3_27.lc_trk_g3_1 <X> T_3_27.input_2_2
 (36 5)  (162 437)  (162 437)  LC_2 Logic Functioning bit
 (37 5)  (163 437)  (163 437)  LC_2 Logic Functioning bit
 (40 5)  (166 437)  (166 437)  LC_2 Logic Functioning bit
 (41 5)  (167 437)  (167 437)  LC_2 Logic Functioning bit
 (6 6)  (132 438)  (132 438)  routing T_3_27.sp4_h_l_47 <X> T_3_27.sp4_v_t_38
 (17 6)  (143 438)  (143 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 438)  (144 438)  routing T_3_27.wire_logic_cluster/lc_5/out <X> T_3_27.lc_trk_g1_5
 (21 6)  (147 438)  (147 438)  routing T_3_27.wire_logic_cluster/lc_7/out <X> T_3_27.lc_trk_g1_7
 (22 6)  (148 438)  (148 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (153 438)  (153 438)  routing T_3_27.lc_trk_g1_5 <X> T_3_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 438)  (155 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 438)  (156 438)  routing T_3_27.lc_trk_g1_5 <X> T_3_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 438)  (157 438)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 438)  (158 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 438)  (160 438)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_3/in_3
 (35 6)  (161 438)  (161 438)  routing T_3_27.lc_trk_g0_7 <X> T_3_27.input_2_3
 (38 6)  (164 438)  (164 438)  LC_3 Logic Functioning bit
 (39 6)  (165 438)  (165 438)  LC_3 Logic Functioning bit
 (42 6)  (168 438)  (168 438)  LC_3 Logic Functioning bit
 (43 6)  (169 438)  (169 438)  LC_3 Logic Functioning bit
 (22 7)  (148 439)  (148 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (149 439)  (149 439)  routing T_3_27.sp4_h_r_6 <X> T_3_27.lc_trk_g1_6
 (24 7)  (150 439)  (150 439)  routing T_3_27.sp4_h_r_6 <X> T_3_27.lc_trk_g1_6
 (25 7)  (151 439)  (151 439)  routing T_3_27.sp4_h_r_6 <X> T_3_27.lc_trk_g1_6
 (27 7)  (153 439)  (153 439)  routing T_3_27.lc_trk_g1_0 <X> T_3_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 439)  (155 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 439)  (157 439)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 439)  (158 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (161 439)  (161 439)  routing T_3_27.lc_trk_g0_7 <X> T_3_27.input_2_3
 (36 7)  (162 439)  (162 439)  LC_3 Logic Functioning bit
 (37 7)  (163 439)  (163 439)  LC_3 Logic Functioning bit
 (40 7)  (166 439)  (166 439)  LC_3 Logic Functioning bit
 (41 7)  (167 439)  (167 439)  LC_3 Logic Functioning bit
 (5 8)  (131 440)  (131 440)  routing T_3_27.sp4_v_t_43 <X> T_3_27.sp4_h_r_6
 (14 8)  (140 440)  (140 440)  routing T_3_27.sp4_v_b_24 <X> T_3_27.lc_trk_g2_0
 (22 8)  (148 440)  (148 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (149 440)  (149 440)  routing T_3_27.sp4_h_r_27 <X> T_3_27.lc_trk_g2_3
 (24 8)  (150 440)  (150 440)  routing T_3_27.sp4_h_r_27 <X> T_3_27.lc_trk_g2_3
 (9 9)  (135 441)  (135 441)  routing T_3_27.sp4_v_t_46 <X> T_3_27.sp4_v_b_7
 (10 9)  (136 441)  (136 441)  routing T_3_27.sp4_v_t_46 <X> T_3_27.sp4_v_b_7
 (16 9)  (142 441)  (142 441)  routing T_3_27.sp4_v_b_24 <X> T_3_27.lc_trk_g2_0
 (17 9)  (143 441)  (143 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (147 441)  (147 441)  routing T_3_27.sp4_h_r_27 <X> T_3_27.lc_trk_g2_3
 (15 10)  (141 442)  (141 442)  routing T_3_27.tnl_op_5 <X> T_3_27.lc_trk_g2_5
 (17 10)  (143 442)  (143 442)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (147 442)  (147 442)  routing T_3_27.bnl_op_7 <X> T_3_27.lc_trk_g2_7
 (22 10)  (148 442)  (148 442)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (151 442)  (151 442)  routing T_3_27.sp4_h_r_46 <X> T_3_27.lc_trk_g2_6
 (29 10)  (155 442)  (155 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 442)  (156 442)  routing T_3_27.lc_trk_g0_6 <X> T_3_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 442)  (158 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 442)  (159 442)  routing T_3_27.lc_trk_g2_0 <X> T_3_27.wire_logic_cluster/lc_5/in_3
 (35 10)  (161 442)  (161 442)  routing T_3_27.lc_trk_g0_5 <X> T_3_27.input_2_5
 (36 10)  (162 442)  (162 442)  LC_5 Logic Functioning bit
 (37 10)  (163 442)  (163 442)  LC_5 Logic Functioning bit
 (43 10)  (169 442)  (169 442)  LC_5 Logic Functioning bit
 (45 10)  (171 442)  (171 442)  LC_5 Logic Functioning bit
 (52 10)  (178 442)  (178 442)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (144 443)  (144 443)  routing T_3_27.tnl_op_5 <X> T_3_27.lc_trk_g2_5
 (21 11)  (147 443)  (147 443)  routing T_3_27.bnl_op_7 <X> T_3_27.lc_trk_g2_7
 (22 11)  (148 443)  (148 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (149 443)  (149 443)  routing T_3_27.sp4_h_r_46 <X> T_3_27.lc_trk_g2_6
 (24 11)  (150 443)  (150 443)  routing T_3_27.sp4_h_r_46 <X> T_3_27.lc_trk_g2_6
 (25 11)  (151 443)  (151 443)  routing T_3_27.sp4_h_r_46 <X> T_3_27.lc_trk_g2_6
 (26 11)  (152 443)  (152 443)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 443)  (153 443)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 443)  (154 443)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 443)  (155 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 443)  (156 443)  routing T_3_27.lc_trk_g0_6 <X> T_3_27.wire_logic_cluster/lc_5/in_1
 (32 11)  (158 443)  (158 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (162 443)  (162 443)  LC_5 Logic Functioning bit
 (37 11)  (163 443)  (163 443)  LC_5 Logic Functioning bit
 (40 11)  (166 443)  (166 443)  LC_5 Logic Functioning bit
 (42 11)  (168 443)  (168 443)  LC_5 Logic Functioning bit
 (43 11)  (169 443)  (169 443)  LC_5 Logic Functioning bit
 (9 12)  (135 444)  (135 444)  routing T_3_27.sp4_v_t_47 <X> T_3_27.sp4_h_r_10
 (12 12)  (138 444)  (138 444)  routing T_3_27.sp4_v_t_46 <X> T_3_27.sp4_h_r_11
 (14 12)  (140 444)  (140 444)  routing T_3_27.sp4_h_l_21 <X> T_3_27.lc_trk_g3_0
 (15 12)  (141 444)  (141 444)  routing T_3_27.sp4_h_r_25 <X> T_3_27.lc_trk_g3_1
 (16 12)  (142 444)  (142 444)  routing T_3_27.sp4_h_r_25 <X> T_3_27.lc_trk_g3_1
 (17 12)  (143 444)  (143 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (147 444)  (147 444)  routing T_3_27.wire_logic_cluster/lc_3/out <X> T_3_27.lc_trk_g3_3
 (22 12)  (148 444)  (148 444)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (151 444)  (151 444)  routing T_3_27.sp4_h_r_34 <X> T_3_27.lc_trk_g3_2
 (27 12)  (153 444)  (153 444)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 444)  (155 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 444)  (156 444)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 444)  (157 444)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 444)  (158 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 444)  (159 444)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 444)  (160 444)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 444)  (161 444)  routing T_3_27.lc_trk_g2_6 <X> T_3_27.input_2_6
 (36 12)  (162 444)  (162 444)  LC_6 Logic Functioning bit
 (37 12)  (163 444)  (163 444)  LC_6 Logic Functioning bit
 (38 12)  (164 444)  (164 444)  LC_6 Logic Functioning bit
 (42 12)  (168 444)  (168 444)  LC_6 Logic Functioning bit
 (45 12)  (171 444)  (171 444)  LC_6 Logic Functioning bit
 (15 13)  (141 445)  (141 445)  routing T_3_27.sp4_h_l_21 <X> T_3_27.lc_trk_g3_0
 (16 13)  (142 445)  (142 445)  routing T_3_27.sp4_h_l_21 <X> T_3_27.lc_trk_g3_0
 (17 13)  (143 445)  (143 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (144 445)  (144 445)  routing T_3_27.sp4_h_r_25 <X> T_3_27.lc_trk_g3_1
 (22 13)  (148 445)  (148 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (149 445)  (149 445)  routing T_3_27.sp4_h_r_34 <X> T_3_27.lc_trk_g3_2
 (24 13)  (150 445)  (150 445)  routing T_3_27.sp4_h_r_34 <X> T_3_27.lc_trk_g3_2
 (28 13)  (154 445)  (154 445)  routing T_3_27.lc_trk_g2_0 <X> T_3_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 445)  (155 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 445)  (156 445)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 445)  (157 445)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (158 445)  (158 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (159 445)  (159 445)  routing T_3_27.lc_trk_g2_6 <X> T_3_27.input_2_6
 (35 13)  (161 445)  (161 445)  routing T_3_27.lc_trk_g2_6 <X> T_3_27.input_2_6
 (36 13)  (162 445)  (162 445)  LC_6 Logic Functioning bit
 (37 13)  (163 445)  (163 445)  LC_6 Logic Functioning bit
 (38 13)  (164 445)  (164 445)  LC_6 Logic Functioning bit
 (39 13)  (165 445)  (165 445)  LC_6 Logic Functioning bit
 (48 13)  (174 445)  (174 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (25 14)  (151 446)  (151 446)  routing T_3_27.wire_logic_cluster/lc_6/out <X> T_3_27.lc_trk_g3_6
 (27 14)  (153 446)  (153 446)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 446)  (155 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 446)  (156 446)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 446)  (158 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 446)  (159 446)  routing T_3_27.lc_trk_g2_0 <X> T_3_27.wire_logic_cluster/lc_7/in_3
 (35 14)  (161 446)  (161 446)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.input_2_7
 (36 14)  (162 446)  (162 446)  LC_7 Logic Functioning bit
 (38 14)  (164 446)  (164 446)  LC_7 Logic Functioning bit
 (41 14)  (167 446)  (167 446)  LC_7 Logic Functioning bit
 (43 14)  (169 446)  (169 446)  LC_7 Logic Functioning bit
 (45 14)  (171 446)  (171 446)  LC_7 Logic Functioning bit
 (15 15)  (141 447)  (141 447)  routing T_3_27.tnr_op_4 <X> T_3_27.lc_trk_g3_4
 (17 15)  (143 447)  (143 447)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (148 447)  (148 447)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (153 447)  (153 447)  routing T_3_27.lc_trk_g3_0 <X> T_3_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 447)  (154 447)  routing T_3_27.lc_trk_g3_0 <X> T_3_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 447)  (155 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 447)  (156 447)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_7/in_1
 (32 15)  (158 447)  (158 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (160 447)  (160 447)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.input_2_7
 (35 15)  (161 447)  (161 447)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.input_2_7
 (36 15)  (162 447)  (162 447)  LC_7 Logic Functioning bit
 (38 15)  (164 447)  (164 447)  LC_7 Logic Functioning bit
 (40 15)  (166 447)  (166 447)  LC_7 Logic Functioning bit
 (43 15)  (169 447)  (169 447)  LC_7 Logic Functioning bit
 (51 15)  (177 447)  (177 447)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (179 447)  (179 447)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_4_27

 (13 0)  (193 432)  (193 432)  routing T_4_27.sp4_h_l_39 <X> T_4_27.sp4_v_b_2
 (21 0)  (201 432)  (201 432)  routing T_4_27.sp4_h_r_19 <X> T_4_27.lc_trk_g0_3
 (22 0)  (202 432)  (202 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (203 432)  (203 432)  routing T_4_27.sp4_h_r_19 <X> T_4_27.lc_trk_g0_3
 (24 0)  (204 432)  (204 432)  routing T_4_27.sp4_h_r_19 <X> T_4_27.lc_trk_g0_3
 (25 0)  (205 432)  (205 432)  routing T_4_27.sp4_v_b_10 <X> T_4_27.lc_trk_g0_2
 (28 0)  (208 432)  (208 432)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 432)  (209 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 432)  (212 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 432)  (214 432)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (215 432)  (215 432)  routing T_4_27.lc_trk_g2_4 <X> T_4_27.input_2_0
 (36 0)  (216 432)  (216 432)  LC_0 Logic Functioning bit
 (37 0)  (217 432)  (217 432)  LC_0 Logic Functioning bit
 (39 0)  (219 432)  (219 432)  LC_0 Logic Functioning bit
 (40 0)  (220 432)  (220 432)  LC_0 Logic Functioning bit
 (41 0)  (221 432)  (221 432)  LC_0 Logic Functioning bit
 (42 0)  (222 432)  (222 432)  LC_0 Logic Functioning bit
 (12 1)  (192 433)  (192 433)  routing T_4_27.sp4_h_l_39 <X> T_4_27.sp4_v_b_2
 (21 1)  (201 433)  (201 433)  routing T_4_27.sp4_h_r_19 <X> T_4_27.lc_trk_g0_3
 (22 1)  (202 433)  (202 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (203 433)  (203 433)  routing T_4_27.sp4_v_b_10 <X> T_4_27.lc_trk_g0_2
 (25 1)  (205 433)  (205 433)  routing T_4_27.sp4_v_b_10 <X> T_4_27.lc_trk_g0_2
 (26 1)  (206 433)  (206 433)  routing T_4_27.lc_trk_g2_2 <X> T_4_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 433)  (208 433)  routing T_4_27.lc_trk_g2_2 <X> T_4_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 433)  (209 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 433)  (210 433)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (211 433)  (211 433)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (212 433)  (212 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (213 433)  (213 433)  routing T_4_27.lc_trk_g2_4 <X> T_4_27.input_2_0
 (37 1)  (217 433)  (217 433)  LC_0 Logic Functioning bit
 (38 1)  (218 433)  (218 433)  LC_0 Logic Functioning bit
 (39 1)  (219 433)  (219 433)  LC_0 Logic Functioning bit
 (40 1)  (220 433)  (220 433)  LC_0 Logic Functioning bit
 (42 1)  (222 433)  (222 433)  LC_0 Logic Functioning bit
 (43 1)  (223 433)  (223 433)  LC_0 Logic Functioning bit
 (0 2)  (180 434)  (180 434)  routing T_4_27.glb_netwk_3 <X> T_4_27.wire_logic_cluster/lc_7/clk
 (2 2)  (182 434)  (182 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (188 434)  (188 434)  routing T_4_27.sp4_v_t_42 <X> T_4_27.sp4_h_l_36
 (9 2)  (189 434)  (189 434)  routing T_4_27.sp4_v_t_42 <X> T_4_27.sp4_h_l_36
 (10 2)  (190 434)  (190 434)  routing T_4_27.sp4_v_t_42 <X> T_4_27.sp4_h_l_36
 (17 2)  (197 434)  (197 434)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (198 434)  (198 434)  routing T_4_27.wire_logic_cluster/lc_5/out <X> T_4_27.lc_trk_g0_5
 (21 2)  (201 434)  (201 434)  routing T_4_27.sp4_h_l_10 <X> T_4_27.lc_trk_g0_7
 (22 2)  (202 434)  (202 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (203 434)  (203 434)  routing T_4_27.sp4_h_l_10 <X> T_4_27.lc_trk_g0_7
 (24 2)  (204 434)  (204 434)  routing T_4_27.sp4_h_l_10 <X> T_4_27.lc_trk_g0_7
 (25 2)  (205 434)  (205 434)  routing T_4_27.sp4_v_t_3 <X> T_4_27.lc_trk_g0_6
 (27 2)  (207 434)  (207 434)  routing T_4_27.lc_trk_g1_7 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 434)  (209 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 434)  (210 434)  routing T_4_27.lc_trk_g1_7 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 434)  (211 434)  routing T_4_27.lc_trk_g3_5 <X> T_4_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 434)  (212 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 434)  (213 434)  routing T_4_27.lc_trk_g3_5 <X> T_4_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 434)  (214 434)  routing T_4_27.lc_trk_g3_5 <X> T_4_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 434)  (216 434)  LC_1 Logic Functioning bit
 (37 2)  (217 434)  (217 434)  LC_1 Logic Functioning bit
 (39 2)  (219 434)  (219 434)  LC_1 Logic Functioning bit
 (40 2)  (220 434)  (220 434)  LC_1 Logic Functioning bit
 (41 2)  (221 434)  (221 434)  LC_1 Logic Functioning bit
 (42 2)  (222 434)  (222 434)  LC_1 Logic Functioning bit
 (43 2)  (223 434)  (223 434)  LC_1 Logic Functioning bit
 (50 2)  (230 434)  (230 434)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 435)  (180 435)  routing T_4_27.glb_netwk_3 <X> T_4_27.wire_logic_cluster/lc_7/clk
 (21 3)  (201 435)  (201 435)  routing T_4_27.sp4_h_l_10 <X> T_4_27.lc_trk_g0_7
 (22 3)  (202 435)  (202 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (203 435)  (203 435)  routing T_4_27.sp4_v_t_3 <X> T_4_27.lc_trk_g0_6
 (25 3)  (205 435)  (205 435)  routing T_4_27.sp4_v_t_3 <X> T_4_27.lc_trk_g0_6
 (26 3)  (206 435)  (206 435)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 435)  (207 435)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 435)  (208 435)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 435)  (209 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 435)  (210 435)  routing T_4_27.lc_trk_g1_7 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (36 3)  (216 435)  (216 435)  LC_1 Logic Functioning bit
 (37 3)  (217 435)  (217 435)  LC_1 Logic Functioning bit
 (38 3)  (218 435)  (218 435)  LC_1 Logic Functioning bit
 (39 3)  (219 435)  (219 435)  LC_1 Logic Functioning bit
 (41 3)  (221 435)  (221 435)  LC_1 Logic Functioning bit
 (42 3)  (222 435)  (222 435)  LC_1 Logic Functioning bit
 (43 3)  (223 435)  (223 435)  LC_1 Logic Functioning bit
 (11 4)  (191 436)  (191 436)  routing T_4_27.sp4_v_t_44 <X> T_4_27.sp4_v_b_5
 (13 4)  (193 436)  (193 436)  routing T_4_27.sp4_v_t_44 <X> T_4_27.sp4_v_b_5
 (16 4)  (196 436)  (196 436)  routing T_4_27.sp12_h_l_14 <X> T_4_27.lc_trk_g1_1
 (17 4)  (197 436)  (197 436)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (25 4)  (205 436)  (205 436)  routing T_4_27.lft_op_2 <X> T_4_27.lc_trk_g1_2
 (31 4)  (211 436)  (211 436)  routing T_4_27.lc_trk_g1_4 <X> T_4_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 436)  (212 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 436)  (214 436)  routing T_4_27.lc_trk_g1_4 <X> T_4_27.wire_logic_cluster/lc_2/in_3
 (37 4)  (217 436)  (217 436)  LC_2 Logic Functioning bit
 (39 4)  (219 436)  (219 436)  LC_2 Logic Functioning bit
 (41 4)  (221 436)  (221 436)  LC_2 Logic Functioning bit
 (43 4)  (223 436)  (223 436)  LC_2 Logic Functioning bit
 (18 5)  (198 437)  (198 437)  routing T_4_27.sp12_h_l_14 <X> T_4_27.lc_trk_g1_1
 (22 5)  (202 437)  (202 437)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (204 437)  (204 437)  routing T_4_27.lft_op_2 <X> T_4_27.lc_trk_g1_2
 (26 5)  (206 437)  (206 437)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (207 437)  (207 437)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 437)  (208 437)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 437)  (209 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (216 437)  (216 437)  LC_2 Logic Functioning bit
 (38 5)  (218 437)  (218 437)  LC_2 Logic Functioning bit
 (40 5)  (220 437)  (220 437)  LC_2 Logic Functioning bit
 (42 5)  (222 437)  (222 437)  LC_2 Logic Functioning bit
 (3 6)  (183 438)  (183 438)  routing T_4_27.sp12_v_b_0 <X> T_4_27.sp12_v_t_23
 (8 6)  (188 438)  (188 438)  routing T_4_27.sp4_v_t_41 <X> T_4_27.sp4_h_l_41
 (9 6)  (189 438)  (189 438)  routing T_4_27.sp4_v_t_41 <X> T_4_27.sp4_h_l_41
 (14 6)  (194 438)  (194 438)  routing T_4_27.wire_logic_cluster/lc_4/out <X> T_4_27.lc_trk_g1_4
 (21 6)  (201 438)  (201 438)  routing T_4_27.wire_logic_cluster/lc_7/out <X> T_4_27.lc_trk_g1_7
 (22 6)  (202 438)  (202 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (206 438)  (206 438)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (207 438)  (207 438)  routing T_4_27.lc_trk_g3_7 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 438)  (208 438)  routing T_4_27.lc_trk_g3_7 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 438)  (209 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 438)  (210 438)  routing T_4_27.lc_trk_g3_7 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (211 438)  (211 438)  routing T_4_27.lc_trk_g2_6 <X> T_4_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 438)  (212 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 438)  (213 438)  routing T_4_27.lc_trk_g2_6 <X> T_4_27.wire_logic_cluster/lc_3/in_3
 (38 6)  (218 438)  (218 438)  LC_3 Logic Functioning bit
 (39 6)  (219 438)  (219 438)  LC_3 Logic Functioning bit
 (42 6)  (222 438)  (222 438)  LC_3 Logic Functioning bit
 (43 6)  (223 438)  (223 438)  LC_3 Logic Functioning bit
 (50 6)  (230 438)  (230 438)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (184 439)  (184 439)  routing T_4_27.sp4_v_b_10 <X> T_4_27.sp4_h_l_38
 (17 7)  (197 439)  (197 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (207 439)  (207 439)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 439)  (208 439)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 439)  (209 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 439)  (210 439)  routing T_4_27.lc_trk_g3_7 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 439)  (211 439)  routing T_4_27.lc_trk_g2_6 <X> T_4_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (216 439)  (216 439)  LC_3 Logic Functioning bit
 (37 7)  (217 439)  (217 439)  LC_3 Logic Functioning bit
 (40 7)  (220 439)  (220 439)  LC_3 Logic Functioning bit
 (41 7)  (221 439)  (221 439)  LC_3 Logic Functioning bit
 (14 8)  (194 440)  (194 440)  routing T_4_27.sp4_v_t_21 <X> T_4_27.lc_trk_g2_0
 (22 8)  (202 440)  (202 440)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (204 440)  (204 440)  routing T_4_27.tnl_op_3 <X> T_4_27.lc_trk_g2_3
 (26 8)  (206 440)  (206 440)  routing T_4_27.lc_trk_g0_6 <X> T_4_27.wire_logic_cluster/lc_4/in_0
 (29 8)  (209 440)  (209 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 440)  (211 440)  routing T_4_27.lc_trk_g1_4 <X> T_4_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 440)  (212 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 440)  (214 440)  routing T_4_27.lc_trk_g1_4 <X> T_4_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 440)  (216 440)  LC_4 Logic Functioning bit
 (37 8)  (217 440)  (217 440)  LC_4 Logic Functioning bit
 (38 8)  (218 440)  (218 440)  LC_4 Logic Functioning bit
 (42 8)  (222 440)  (222 440)  LC_4 Logic Functioning bit
 (45 8)  (225 440)  (225 440)  LC_4 Logic Functioning bit
 (9 9)  (189 441)  (189 441)  routing T_4_27.sp4_v_t_46 <X> T_4_27.sp4_v_b_7
 (10 9)  (190 441)  (190 441)  routing T_4_27.sp4_v_t_46 <X> T_4_27.sp4_v_b_7
 (14 9)  (194 441)  (194 441)  routing T_4_27.sp4_v_t_21 <X> T_4_27.lc_trk_g2_0
 (16 9)  (196 441)  (196 441)  routing T_4_27.sp4_v_t_21 <X> T_4_27.lc_trk_g2_0
 (17 9)  (197 441)  (197 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (201 441)  (201 441)  routing T_4_27.tnl_op_3 <X> T_4_27.lc_trk_g2_3
 (22 9)  (202 441)  (202 441)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (204 441)  (204 441)  routing T_4_27.tnl_op_2 <X> T_4_27.lc_trk_g2_2
 (25 9)  (205 441)  (205 441)  routing T_4_27.tnl_op_2 <X> T_4_27.lc_trk_g2_2
 (26 9)  (206 441)  (206 441)  routing T_4_27.lc_trk_g0_6 <X> T_4_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 441)  (209 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 441)  (210 441)  routing T_4_27.lc_trk_g0_3 <X> T_4_27.wire_logic_cluster/lc_4/in_1
 (32 9)  (212 441)  (212 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (214 441)  (214 441)  routing T_4_27.lc_trk_g1_1 <X> T_4_27.input_2_4
 (36 9)  (216 441)  (216 441)  LC_4 Logic Functioning bit
 (37 9)  (217 441)  (217 441)  LC_4 Logic Functioning bit
 (38 9)  (218 441)  (218 441)  LC_4 Logic Functioning bit
 (39 9)  (219 441)  (219 441)  LC_4 Logic Functioning bit
 (47 9)  (227 441)  (227 441)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (228 441)  (228 441)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (233 441)  (233 441)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (194 442)  (194 442)  routing T_4_27.bnl_op_4 <X> T_4_27.lc_trk_g2_4
 (29 10)  (209 442)  (209 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 442)  (210 442)  routing T_4_27.lc_trk_g0_6 <X> T_4_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 442)  (212 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (215 442)  (215 442)  routing T_4_27.lc_trk_g0_5 <X> T_4_27.input_2_5
 (36 10)  (216 442)  (216 442)  LC_5 Logic Functioning bit
 (37 10)  (217 442)  (217 442)  LC_5 Logic Functioning bit
 (39 10)  (219 442)  (219 442)  LC_5 Logic Functioning bit
 (43 10)  (223 442)  (223 442)  LC_5 Logic Functioning bit
 (45 10)  (225 442)  (225 442)  LC_5 Logic Functioning bit
 (46 10)  (226 442)  (226 442)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (194 443)  (194 443)  routing T_4_27.bnl_op_4 <X> T_4_27.lc_trk_g2_4
 (17 11)  (197 443)  (197 443)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (202 443)  (202 443)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (204 443)  (204 443)  routing T_4_27.tnl_op_6 <X> T_4_27.lc_trk_g2_6
 (25 11)  (205 443)  (205 443)  routing T_4_27.tnl_op_6 <X> T_4_27.lc_trk_g2_6
 (26 11)  (206 443)  (206 443)  routing T_4_27.lc_trk_g0_3 <X> T_4_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 443)  (209 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 443)  (210 443)  routing T_4_27.lc_trk_g0_6 <X> T_4_27.wire_logic_cluster/lc_5/in_1
 (31 11)  (211 443)  (211 443)  routing T_4_27.lc_trk_g0_2 <X> T_4_27.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 443)  (212 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (216 443)  (216 443)  LC_5 Logic Functioning bit
 (37 11)  (217 443)  (217 443)  LC_5 Logic Functioning bit
 (42 11)  (222 443)  (222 443)  LC_5 Logic Functioning bit
 (43 11)  (223 443)  (223 443)  LC_5 Logic Functioning bit
 (47 11)  (227 443)  (227 443)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (22 12)  (202 444)  (202 444)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (203 444)  (203 444)  routing T_4_27.sp12_v_b_19 <X> T_4_27.lc_trk_g3_3
 (14 13)  (194 445)  (194 445)  routing T_4_27.sp4_r_v_b_40 <X> T_4_27.lc_trk_g3_0
 (17 13)  (197 445)  (197 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (201 445)  (201 445)  routing T_4_27.sp12_v_b_19 <X> T_4_27.lc_trk_g3_3
 (22 13)  (202 445)  (202 445)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (204 445)  (204 445)  routing T_4_27.tnr_op_2 <X> T_4_27.lc_trk_g3_2
 (14 14)  (194 446)  (194 446)  routing T_4_27.rgt_op_4 <X> T_4_27.lc_trk_g3_4
 (15 14)  (195 446)  (195 446)  routing T_4_27.rgt_op_5 <X> T_4_27.lc_trk_g3_5
 (17 14)  (197 446)  (197 446)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (198 446)  (198 446)  routing T_4_27.rgt_op_5 <X> T_4_27.lc_trk_g3_5
 (21 14)  (201 446)  (201 446)  routing T_4_27.sp4_v_t_26 <X> T_4_27.lc_trk_g3_7
 (22 14)  (202 446)  (202 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (203 446)  (203 446)  routing T_4_27.sp4_v_t_26 <X> T_4_27.lc_trk_g3_7
 (26 14)  (206 446)  (206 446)  routing T_4_27.lc_trk_g0_7 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (28 14)  (208 446)  (208 446)  routing T_4_27.lc_trk_g2_0 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 446)  (209 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 446)  (211 446)  routing T_4_27.lc_trk_g2_6 <X> T_4_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 446)  (212 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 446)  (213 446)  routing T_4_27.lc_trk_g2_6 <X> T_4_27.wire_logic_cluster/lc_7/in_3
 (38 14)  (218 446)  (218 446)  LC_7 Logic Functioning bit
 (39 14)  (219 446)  (219 446)  LC_7 Logic Functioning bit
 (42 14)  (222 446)  (222 446)  LC_7 Logic Functioning bit
 (43 14)  (223 446)  (223 446)  LC_7 Logic Functioning bit
 (15 15)  (195 447)  (195 447)  routing T_4_27.rgt_op_4 <X> T_4_27.lc_trk_g3_4
 (17 15)  (197 447)  (197 447)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (201 447)  (201 447)  routing T_4_27.sp4_v_t_26 <X> T_4_27.lc_trk_g3_7
 (26 15)  (206 447)  (206 447)  routing T_4_27.lc_trk_g0_7 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 447)  (209 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 447)  (211 447)  routing T_4_27.lc_trk_g2_6 <X> T_4_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (212 447)  (212 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (213 447)  (213 447)  routing T_4_27.lc_trk_g3_0 <X> T_4_27.input_2_7
 (34 15)  (214 447)  (214 447)  routing T_4_27.lc_trk_g3_0 <X> T_4_27.input_2_7
 (36 15)  (216 447)  (216 447)  LC_7 Logic Functioning bit
 (37 15)  (217 447)  (217 447)  LC_7 Logic Functioning bit
 (40 15)  (220 447)  (220 447)  LC_7 Logic Functioning bit
 (41 15)  (221 447)  (221 447)  LC_7 Logic Functioning bit


LogicTile_5_27

 (5 0)  (239 432)  (239 432)  routing T_5_27.sp4_v_b_0 <X> T_5_27.sp4_h_r_0
 (12 0)  (246 432)  (246 432)  routing T_5_27.sp4_v_b_2 <X> T_5_27.sp4_h_r_2
 (26 0)  (260 432)  (260 432)  routing T_5_27.lc_trk_g2_6 <X> T_5_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 432)  (261 432)  routing T_5_27.lc_trk_g1_0 <X> T_5_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 432)  (263 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 432)  (265 432)  routing T_5_27.lc_trk_g0_7 <X> T_5_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 432)  (266 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (270 432)  (270 432)  LC_0 Logic Functioning bit
 (38 0)  (272 432)  (272 432)  LC_0 Logic Functioning bit
 (41 0)  (275 432)  (275 432)  LC_0 Logic Functioning bit
 (42 0)  (276 432)  (276 432)  LC_0 Logic Functioning bit
 (43 0)  (277 432)  (277 432)  LC_0 Logic Functioning bit
 (45 0)  (279 432)  (279 432)  LC_0 Logic Functioning bit
 (53 0)  (287 432)  (287 432)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (6 1)  (240 433)  (240 433)  routing T_5_27.sp4_v_b_0 <X> T_5_27.sp4_h_r_0
 (11 1)  (245 433)  (245 433)  routing T_5_27.sp4_v_b_2 <X> T_5_27.sp4_h_r_2
 (22 1)  (256 433)  (256 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (259 433)  (259 433)  routing T_5_27.sp4_r_v_b_33 <X> T_5_27.lc_trk_g0_2
 (26 1)  (260 433)  (260 433)  routing T_5_27.lc_trk_g2_6 <X> T_5_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 433)  (262 433)  routing T_5_27.lc_trk_g2_6 <X> T_5_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 433)  (263 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 433)  (265 433)  routing T_5_27.lc_trk_g0_7 <X> T_5_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 433)  (266 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (267 433)  (267 433)  routing T_5_27.lc_trk_g2_0 <X> T_5_27.input_2_0
 (36 1)  (270 433)  (270 433)  LC_0 Logic Functioning bit
 (38 1)  (272 433)  (272 433)  LC_0 Logic Functioning bit
 (43 1)  (277 433)  (277 433)  LC_0 Logic Functioning bit
 (0 2)  (234 434)  (234 434)  routing T_5_27.glb_netwk_3 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (2 2)  (236 434)  (236 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (242 434)  (242 434)  routing T_5_27.sp4_v_t_42 <X> T_5_27.sp4_h_l_36
 (9 2)  (243 434)  (243 434)  routing T_5_27.sp4_v_t_42 <X> T_5_27.sp4_h_l_36
 (10 2)  (244 434)  (244 434)  routing T_5_27.sp4_v_t_42 <X> T_5_27.sp4_h_l_36
 (11 2)  (245 434)  (245 434)  routing T_5_27.sp4_h_l_44 <X> T_5_27.sp4_v_t_39
 (12 2)  (246 434)  (246 434)  routing T_5_27.sp4_v_t_45 <X> T_5_27.sp4_h_l_39
 (15 2)  (249 434)  (249 434)  routing T_5_27.top_op_5 <X> T_5_27.lc_trk_g0_5
 (17 2)  (251 434)  (251 434)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (255 434)  (255 434)  routing T_5_27.sp4_v_b_15 <X> T_5_27.lc_trk_g0_7
 (22 2)  (256 434)  (256 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (257 434)  (257 434)  routing T_5_27.sp4_v_b_15 <X> T_5_27.lc_trk_g0_7
 (26 2)  (260 434)  (260 434)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_1/in_0
 (29 2)  (263 434)  (263 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 434)  (265 434)  routing T_5_27.lc_trk_g1_5 <X> T_5_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 434)  (266 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 434)  (268 434)  routing T_5_27.lc_trk_g1_5 <X> T_5_27.wire_logic_cluster/lc_1/in_3
 (38 2)  (272 434)  (272 434)  LC_1 Logic Functioning bit
 (39 2)  (273 434)  (273 434)  LC_1 Logic Functioning bit
 (42 2)  (276 434)  (276 434)  LC_1 Logic Functioning bit
 (43 2)  (277 434)  (277 434)  LC_1 Logic Functioning bit
 (0 3)  (234 435)  (234 435)  routing T_5_27.glb_netwk_3 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (11 3)  (245 435)  (245 435)  routing T_5_27.sp4_v_t_45 <X> T_5_27.sp4_h_l_39
 (13 3)  (247 435)  (247 435)  routing T_5_27.sp4_v_t_45 <X> T_5_27.sp4_h_l_39
 (15 3)  (249 435)  (249 435)  routing T_5_27.sp4_v_t_9 <X> T_5_27.lc_trk_g0_4
 (16 3)  (250 435)  (250 435)  routing T_5_27.sp4_v_t_9 <X> T_5_27.lc_trk_g0_4
 (17 3)  (251 435)  (251 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (252 435)  (252 435)  routing T_5_27.top_op_5 <X> T_5_27.lc_trk_g0_5
 (21 3)  (255 435)  (255 435)  routing T_5_27.sp4_v_b_15 <X> T_5_27.lc_trk_g0_7
 (27 3)  (261 435)  (261 435)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 435)  (262 435)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 435)  (263 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 435)  (264 435)  routing T_5_27.lc_trk_g0_2 <X> T_5_27.wire_logic_cluster/lc_1/in_1
 (32 3)  (266 435)  (266 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (267 435)  (267 435)  routing T_5_27.lc_trk_g2_1 <X> T_5_27.input_2_1
 (36 3)  (270 435)  (270 435)  LC_1 Logic Functioning bit
 (37 3)  (271 435)  (271 435)  LC_1 Logic Functioning bit
 (40 3)  (274 435)  (274 435)  LC_1 Logic Functioning bit
 (41 3)  (275 435)  (275 435)  LC_1 Logic Functioning bit
 (14 4)  (248 436)  (248 436)  routing T_5_27.wire_logic_cluster/lc_0/out <X> T_5_27.lc_trk_g1_0
 (22 4)  (256 436)  (256 436)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (257 436)  (257 436)  routing T_5_27.sp12_h_r_11 <X> T_5_27.lc_trk_g1_3
 (17 5)  (251 437)  (251 437)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 6)  (248 438)  (248 438)  routing T_5_27.wire_logic_cluster/lc_4/out <X> T_5_27.lc_trk_g1_4
 (15 6)  (249 438)  (249 438)  routing T_5_27.lft_op_5 <X> T_5_27.lc_trk_g1_5
 (17 6)  (251 438)  (251 438)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (252 438)  (252 438)  routing T_5_27.lft_op_5 <X> T_5_27.lc_trk_g1_5
 (25 6)  (259 438)  (259 438)  routing T_5_27.wire_logic_cluster/lc_6/out <X> T_5_27.lc_trk_g1_6
 (17 7)  (251 439)  (251 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (256 439)  (256 439)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (15 8)  (249 440)  (249 440)  routing T_5_27.sp4_h_r_25 <X> T_5_27.lc_trk_g2_1
 (16 8)  (250 440)  (250 440)  routing T_5_27.sp4_h_r_25 <X> T_5_27.lc_trk_g2_1
 (17 8)  (251 440)  (251 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (260 440)  (260 440)  routing T_5_27.lc_trk_g2_6 <X> T_5_27.wire_logic_cluster/lc_4/in_0
 (29 8)  (263 440)  (263 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 440)  (264 440)  routing T_5_27.lc_trk_g0_7 <X> T_5_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 440)  (265 440)  routing T_5_27.lc_trk_g1_4 <X> T_5_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 440)  (266 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 440)  (268 440)  routing T_5_27.lc_trk_g1_4 <X> T_5_27.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 440)  (269 440)  routing T_5_27.lc_trk_g0_4 <X> T_5_27.input_2_4
 (36 8)  (270 440)  (270 440)  LC_4 Logic Functioning bit
 (37 8)  (271 440)  (271 440)  LC_4 Logic Functioning bit
 (38 8)  (272 440)  (272 440)  LC_4 Logic Functioning bit
 (42 8)  (276 440)  (276 440)  LC_4 Logic Functioning bit
 (45 8)  (279 440)  (279 440)  LC_4 Logic Functioning bit
 (46 8)  (280 440)  (280 440)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (249 441)  (249 441)  routing T_5_27.tnr_op_0 <X> T_5_27.lc_trk_g2_0
 (17 9)  (251 441)  (251 441)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (252 441)  (252 441)  routing T_5_27.sp4_h_r_25 <X> T_5_27.lc_trk_g2_1
 (26 9)  (260 441)  (260 441)  routing T_5_27.lc_trk_g2_6 <X> T_5_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 441)  (262 441)  routing T_5_27.lc_trk_g2_6 <X> T_5_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 441)  (263 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 441)  (264 441)  routing T_5_27.lc_trk_g0_7 <X> T_5_27.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 441)  (266 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (270 441)  (270 441)  LC_4 Logic Functioning bit
 (37 9)  (271 441)  (271 441)  LC_4 Logic Functioning bit
 (38 9)  (272 441)  (272 441)  LC_4 Logic Functioning bit
 (39 9)  (273 441)  (273 441)  LC_4 Logic Functioning bit
 (15 10)  (249 442)  (249 442)  routing T_5_27.sp4_h_r_45 <X> T_5_27.lc_trk_g2_5
 (16 10)  (250 442)  (250 442)  routing T_5_27.sp4_h_r_45 <X> T_5_27.lc_trk_g2_5
 (17 10)  (251 442)  (251 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (252 442)  (252 442)  routing T_5_27.sp4_h_r_45 <X> T_5_27.lc_trk_g2_5
 (22 10)  (256 442)  (256 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (260 442)  (260 442)  routing T_5_27.lc_trk_g0_5 <X> T_5_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 442)  (261 442)  routing T_5_27.lc_trk_g3_3 <X> T_5_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 442)  (262 442)  routing T_5_27.lc_trk_g3_3 <X> T_5_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 442)  (263 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 442)  (265 442)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 442)  (266 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 442)  (267 442)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 442)  (268 442)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 442)  (269 442)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_5
 (38 10)  (272 442)  (272 442)  LC_5 Logic Functioning bit
 (39 10)  (273 442)  (273 442)  LC_5 Logic Functioning bit
 (42 10)  (276 442)  (276 442)  LC_5 Logic Functioning bit
 (43 10)  (277 442)  (277 442)  LC_5 Logic Functioning bit
 (15 11)  (249 443)  (249 443)  routing T_5_27.sp4_v_t_33 <X> T_5_27.lc_trk_g2_4
 (16 11)  (250 443)  (250 443)  routing T_5_27.sp4_v_t_33 <X> T_5_27.lc_trk_g2_4
 (17 11)  (251 443)  (251 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (252 443)  (252 443)  routing T_5_27.sp4_h_r_45 <X> T_5_27.lc_trk_g2_5
 (21 11)  (255 443)  (255 443)  routing T_5_27.sp4_r_v_b_39 <X> T_5_27.lc_trk_g2_7
 (22 11)  (256 443)  (256 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (257 443)  (257 443)  routing T_5_27.sp4_h_r_30 <X> T_5_27.lc_trk_g2_6
 (24 11)  (258 443)  (258 443)  routing T_5_27.sp4_h_r_30 <X> T_5_27.lc_trk_g2_6
 (25 11)  (259 443)  (259 443)  routing T_5_27.sp4_h_r_30 <X> T_5_27.lc_trk_g2_6
 (29 11)  (263 443)  (263 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 443)  (264 443)  routing T_5_27.lc_trk_g3_3 <X> T_5_27.wire_logic_cluster/lc_5/in_1
 (32 11)  (266 443)  (266 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (267 443)  (267 443)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_5
 (34 11)  (268 443)  (268 443)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_5
 (35 11)  (269 443)  (269 443)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_5
 (36 11)  (270 443)  (270 443)  LC_5 Logic Functioning bit
 (37 11)  (271 443)  (271 443)  LC_5 Logic Functioning bit
 (40 11)  (274 443)  (274 443)  LC_5 Logic Functioning bit
 (41 11)  (275 443)  (275 443)  LC_5 Logic Functioning bit
 (21 12)  (255 444)  (255 444)  routing T_5_27.sp4_h_r_35 <X> T_5_27.lc_trk_g3_3
 (22 12)  (256 444)  (256 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (257 444)  (257 444)  routing T_5_27.sp4_h_r_35 <X> T_5_27.lc_trk_g3_3
 (24 12)  (258 444)  (258 444)  routing T_5_27.sp4_h_r_35 <X> T_5_27.lc_trk_g3_3
 (26 12)  (260 444)  (260 444)  routing T_5_27.lc_trk_g2_4 <X> T_5_27.wire_logic_cluster/lc_6/in_0
 (28 12)  (262 444)  (262 444)  routing T_5_27.lc_trk_g2_7 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 444)  (263 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 444)  (264 444)  routing T_5_27.lc_trk_g2_7 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 444)  (265 444)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 444)  (266 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 444)  (268 444)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 444)  (270 444)  LC_6 Logic Functioning bit
 (37 12)  (271 444)  (271 444)  LC_6 Logic Functioning bit
 (38 12)  (272 444)  (272 444)  LC_6 Logic Functioning bit
 (39 12)  (273 444)  (273 444)  LC_6 Logic Functioning bit
 (41 12)  (275 444)  (275 444)  LC_6 Logic Functioning bit
 (43 12)  (277 444)  (277 444)  LC_6 Logic Functioning bit
 (45 12)  (279 444)  (279 444)  LC_6 Logic Functioning bit
 (14 13)  (248 445)  (248 445)  routing T_5_27.tnl_op_0 <X> T_5_27.lc_trk_g3_0
 (15 13)  (249 445)  (249 445)  routing T_5_27.tnl_op_0 <X> T_5_27.lc_trk_g3_0
 (17 13)  (251 445)  (251 445)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (28 13)  (262 445)  (262 445)  routing T_5_27.lc_trk_g2_4 <X> T_5_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 445)  (263 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 445)  (264 445)  routing T_5_27.lc_trk_g2_7 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 445)  (265 445)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_6/in_3
 (37 13)  (271 445)  (271 445)  LC_6 Logic Functioning bit
 (39 13)  (273 445)  (273 445)  LC_6 Logic Functioning bit
 (48 13)  (282 445)  (282 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (285 445)  (285 445)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (248 446)  (248 446)  routing T_5_27.sp4_h_r_36 <X> T_5_27.lc_trk_g3_4
 (15 14)  (249 446)  (249 446)  routing T_5_27.tnl_op_5 <X> T_5_27.lc_trk_g3_5
 (17 14)  (251 446)  (251 446)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (255 446)  (255 446)  routing T_5_27.sp4_h_l_34 <X> T_5_27.lc_trk_g3_7
 (22 14)  (256 446)  (256 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (257 446)  (257 446)  routing T_5_27.sp4_h_l_34 <X> T_5_27.lc_trk_g3_7
 (24 14)  (258 446)  (258 446)  routing T_5_27.sp4_h_l_34 <X> T_5_27.lc_trk_g3_7
 (25 14)  (259 446)  (259 446)  routing T_5_27.sp12_v_b_6 <X> T_5_27.lc_trk_g3_6
 (27 14)  (261 446)  (261 446)  routing T_5_27.lc_trk_g1_3 <X> T_5_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 446)  (263 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 446)  (265 446)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 446)  (266 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 446)  (267 446)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 446)  (268 446)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_7/in_3
 (35 14)  (269 446)  (269 446)  routing T_5_27.lc_trk_g2_5 <X> T_5_27.input_2_7
 (38 14)  (272 446)  (272 446)  LC_7 Logic Functioning bit
 (39 14)  (273 446)  (273 446)  LC_7 Logic Functioning bit
 (42 14)  (276 446)  (276 446)  LC_7 Logic Functioning bit
 (43 14)  (277 446)  (277 446)  LC_7 Logic Functioning bit
 (15 15)  (249 447)  (249 447)  routing T_5_27.sp4_h_r_36 <X> T_5_27.lc_trk_g3_4
 (16 15)  (250 447)  (250 447)  routing T_5_27.sp4_h_r_36 <X> T_5_27.lc_trk_g3_4
 (17 15)  (251 447)  (251 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (252 447)  (252 447)  routing T_5_27.tnl_op_5 <X> T_5_27.lc_trk_g3_5
 (21 15)  (255 447)  (255 447)  routing T_5_27.sp4_h_l_34 <X> T_5_27.lc_trk_g3_7
 (22 15)  (256 447)  (256 447)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (258 447)  (258 447)  routing T_5_27.sp12_v_b_6 <X> T_5_27.lc_trk_g3_6
 (25 15)  (259 447)  (259 447)  routing T_5_27.sp12_v_b_6 <X> T_5_27.lc_trk_g3_6
 (27 15)  (261 447)  (261 447)  routing T_5_27.lc_trk_g3_0 <X> T_5_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 447)  (262 447)  routing T_5_27.lc_trk_g3_0 <X> T_5_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 447)  (263 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 447)  (264 447)  routing T_5_27.lc_trk_g1_3 <X> T_5_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 447)  (265 447)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 447)  (266 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (267 447)  (267 447)  routing T_5_27.lc_trk_g2_5 <X> T_5_27.input_2_7
 (36 15)  (270 447)  (270 447)  LC_7 Logic Functioning bit
 (37 15)  (271 447)  (271 447)  LC_7 Logic Functioning bit
 (40 15)  (274 447)  (274 447)  LC_7 Logic Functioning bit
 (41 15)  (275 447)  (275 447)  LC_7 Logic Functioning bit


LogicTile_6_27

 (15 0)  (303 432)  (303 432)  routing T_6_27.sp12_h_r_1 <X> T_6_27.lc_trk_g0_1
 (17 0)  (305 432)  (305 432)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (306 432)  (306 432)  routing T_6_27.sp12_h_r_1 <X> T_6_27.lc_trk_g0_1
 (21 0)  (309 432)  (309 432)  routing T_6_27.sp12_h_r_3 <X> T_6_27.lc_trk_g0_3
 (22 0)  (310 432)  (310 432)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (312 432)  (312 432)  routing T_6_27.sp12_h_r_3 <X> T_6_27.lc_trk_g0_3
 (25 0)  (313 432)  (313 432)  routing T_6_27.sp4_h_r_10 <X> T_6_27.lc_trk_g0_2
 (18 1)  (306 433)  (306 433)  routing T_6_27.sp12_h_r_1 <X> T_6_27.lc_trk_g0_1
 (21 1)  (309 433)  (309 433)  routing T_6_27.sp12_h_r_3 <X> T_6_27.lc_trk_g0_3
 (22 1)  (310 433)  (310 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (311 433)  (311 433)  routing T_6_27.sp4_h_r_10 <X> T_6_27.lc_trk_g0_2
 (24 1)  (312 433)  (312 433)  routing T_6_27.sp4_h_r_10 <X> T_6_27.lc_trk_g0_2
 (0 2)  (288 434)  (288 434)  routing T_6_27.glb_netwk_3 <X> T_6_27.wire_logic_cluster/lc_7/clk
 (2 2)  (290 434)  (290 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (305 434)  (305 434)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (306 434)  (306 434)  routing T_6_27.wire_logic_cluster/lc_5/out <X> T_6_27.lc_trk_g0_5
 (26 2)  (314 434)  (314 434)  routing T_6_27.lc_trk_g1_6 <X> T_6_27.wire_logic_cluster/lc_1/in_0
 (28 2)  (316 434)  (316 434)  routing T_6_27.lc_trk_g2_6 <X> T_6_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 434)  (317 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 434)  (318 434)  routing T_6_27.lc_trk_g2_6 <X> T_6_27.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 434)  (319 434)  routing T_6_27.lc_trk_g3_5 <X> T_6_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 434)  (320 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 434)  (321 434)  routing T_6_27.lc_trk_g3_5 <X> T_6_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 434)  (322 434)  routing T_6_27.lc_trk_g3_5 <X> T_6_27.wire_logic_cluster/lc_1/in_3
 (37 2)  (325 434)  (325 434)  LC_1 Logic Functioning bit
 (39 2)  (327 434)  (327 434)  LC_1 Logic Functioning bit
 (40 2)  (328 434)  (328 434)  LC_1 Logic Functioning bit
 (41 2)  (329 434)  (329 434)  LC_1 Logic Functioning bit
 (42 2)  (330 434)  (330 434)  LC_1 Logic Functioning bit
 (43 2)  (331 434)  (331 434)  LC_1 Logic Functioning bit
 (48 2)  (336 434)  (336 434)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (288 435)  (288 435)  routing T_6_27.glb_netwk_3 <X> T_6_27.wire_logic_cluster/lc_7/clk
 (14 3)  (302 435)  (302 435)  routing T_6_27.sp4_r_v_b_28 <X> T_6_27.lc_trk_g0_4
 (17 3)  (305 435)  (305 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (310 435)  (310 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (313 435)  (313 435)  routing T_6_27.sp4_r_v_b_30 <X> T_6_27.lc_trk_g0_6
 (26 3)  (314 435)  (314 435)  routing T_6_27.lc_trk_g1_6 <X> T_6_27.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 435)  (315 435)  routing T_6_27.lc_trk_g1_6 <X> T_6_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 435)  (317 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 435)  (318 435)  routing T_6_27.lc_trk_g2_6 <X> T_6_27.wire_logic_cluster/lc_1/in_1
 (36 3)  (324 435)  (324 435)  LC_1 Logic Functioning bit
 (37 3)  (325 435)  (325 435)  LC_1 Logic Functioning bit
 (38 3)  (326 435)  (326 435)  LC_1 Logic Functioning bit
 (39 3)  (327 435)  (327 435)  LC_1 Logic Functioning bit
 (40 3)  (328 435)  (328 435)  LC_1 Logic Functioning bit
 (41 3)  (329 435)  (329 435)  LC_1 Logic Functioning bit
 (42 3)  (330 435)  (330 435)  LC_1 Logic Functioning bit
 (43 3)  (331 435)  (331 435)  LC_1 Logic Functioning bit
 (51 3)  (339 435)  (339 435)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (12 4)  (300 436)  (300 436)  routing T_6_27.sp4_v_b_5 <X> T_6_27.sp4_h_r_5
 (15 4)  (303 436)  (303 436)  routing T_6_27.bot_op_1 <X> T_6_27.lc_trk_g1_1
 (17 4)  (305 436)  (305 436)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (309 436)  (309 436)  routing T_6_27.sp4_h_r_11 <X> T_6_27.lc_trk_g1_3
 (22 4)  (310 436)  (310 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (311 436)  (311 436)  routing T_6_27.sp4_h_r_11 <X> T_6_27.lc_trk_g1_3
 (24 4)  (312 436)  (312 436)  routing T_6_27.sp4_h_r_11 <X> T_6_27.lc_trk_g1_3
 (25 4)  (313 436)  (313 436)  routing T_6_27.sp4_h_l_7 <X> T_6_27.lc_trk_g1_2
 (27 4)  (315 436)  (315 436)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 436)  (316 436)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 436)  (317 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 436)  (318 436)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 436)  (320 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 436)  (322 436)  routing T_6_27.lc_trk_g1_2 <X> T_6_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 436)  (324 436)  LC_2 Logic Functioning bit
 (37 4)  (325 436)  (325 436)  LC_2 Logic Functioning bit
 (38 4)  (326 436)  (326 436)  LC_2 Logic Functioning bit
 (41 4)  (329 436)  (329 436)  LC_2 Logic Functioning bit
 (43 4)  (331 436)  (331 436)  LC_2 Logic Functioning bit
 (45 4)  (333 436)  (333 436)  LC_2 Logic Functioning bit
 (11 5)  (299 437)  (299 437)  routing T_6_27.sp4_v_b_5 <X> T_6_27.sp4_h_r_5
 (14 5)  (302 437)  (302 437)  routing T_6_27.sp4_h_r_0 <X> T_6_27.lc_trk_g1_0
 (15 5)  (303 437)  (303 437)  routing T_6_27.sp4_h_r_0 <X> T_6_27.lc_trk_g1_0
 (16 5)  (304 437)  (304 437)  routing T_6_27.sp4_h_r_0 <X> T_6_27.lc_trk_g1_0
 (17 5)  (305 437)  (305 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (310 437)  (310 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (311 437)  (311 437)  routing T_6_27.sp4_h_l_7 <X> T_6_27.lc_trk_g1_2
 (24 5)  (312 437)  (312 437)  routing T_6_27.sp4_h_l_7 <X> T_6_27.lc_trk_g1_2
 (25 5)  (313 437)  (313 437)  routing T_6_27.sp4_h_l_7 <X> T_6_27.lc_trk_g1_2
 (26 5)  (314 437)  (314 437)  routing T_6_27.lc_trk_g2_2 <X> T_6_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 437)  (316 437)  routing T_6_27.lc_trk_g2_2 <X> T_6_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 437)  (317 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 437)  (318 437)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 437)  (319 437)  routing T_6_27.lc_trk_g1_2 <X> T_6_27.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 437)  (320 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (322 437)  (322 437)  routing T_6_27.lc_trk_g1_1 <X> T_6_27.input_2_2
 (37 5)  (325 437)  (325 437)  LC_2 Logic Functioning bit
 (40 5)  (328 437)  (328 437)  LC_2 Logic Functioning bit
 (42 5)  (330 437)  (330 437)  LC_2 Logic Functioning bit
 (51 5)  (339 437)  (339 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (310 438)  (310 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (315 438)  (315 438)  routing T_6_27.lc_trk_g3_1 <X> T_6_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 438)  (316 438)  routing T_6_27.lc_trk_g3_1 <X> T_6_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 438)  (317 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 438)  (319 438)  routing T_6_27.lc_trk_g0_6 <X> T_6_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 438)  (320 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 438)  (324 438)  LC_3 Logic Functioning bit
 (38 6)  (326 438)  (326 438)  LC_3 Logic Functioning bit
 (41 6)  (329 438)  (329 438)  LC_3 Logic Functioning bit
 (43 6)  (331 438)  (331 438)  LC_3 Logic Functioning bit
 (21 7)  (309 439)  (309 439)  routing T_6_27.sp4_r_v_b_31 <X> T_6_27.lc_trk_g1_7
 (22 7)  (310 439)  (310 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (311 439)  (311 439)  routing T_6_27.sp4_h_r_6 <X> T_6_27.lc_trk_g1_6
 (24 7)  (312 439)  (312 439)  routing T_6_27.sp4_h_r_6 <X> T_6_27.lc_trk_g1_6
 (25 7)  (313 439)  (313 439)  routing T_6_27.sp4_h_r_6 <X> T_6_27.lc_trk_g1_6
 (27 7)  (315 439)  (315 439)  routing T_6_27.lc_trk_g3_0 <X> T_6_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 439)  (316 439)  routing T_6_27.lc_trk_g3_0 <X> T_6_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 439)  (317 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 439)  (319 439)  routing T_6_27.lc_trk_g0_6 <X> T_6_27.wire_logic_cluster/lc_3/in_3
 (37 7)  (325 439)  (325 439)  LC_3 Logic Functioning bit
 (39 7)  (327 439)  (327 439)  LC_3 Logic Functioning bit
 (41 7)  (329 439)  (329 439)  LC_3 Logic Functioning bit
 (43 7)  (331 439)  (331 439)  LC_3 Logic Functioning bit
 (5 8)  (293 440)  (293 440)  routing T_6_27.sp4_v_b_0 <X> T_6_27.sp4_h_r_6
 (16 8)  (304 440)  (304 440)  routing T_6_27.sp4_v_t_12 <X> T_6_27.lc_trk_g2_1
 (17 8)  (305 440)  (305 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (306 440)  (306 440)  routing T_6_27.sp4_v_t_12 <X> T_6_27.lc_trk_g2_1
 (22 8)  (310 440)  (310 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (313 440)  (313 440)  routing T_6_27.wire_logic_cluster/lc_2/out <X> T_6_27.lc_trk_g2_2
 (29 8)  (317 440)  (317 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 440)  (320 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (324 440)  (324 440)  LC_4 Logic Functioning bit
 (41 8)  (329 440)  (329 440)  LC_4 Logic Functioning bit
 (43 8)  (331 440)  (331 440)  LC_4 Logic Functioning bit
 (50 8)  (338 440)  (338 440)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (292 441)  (292 441)  routing T_6_27.sp4_v_b_0 <X> T_6_27.sp4_h_r_6
 (6 9)  (294 441)  (294 441)  routing T_6_27.sp4_v_b_0 <X> T_6_27.sp4_h_r_6
 (22 9)  (310 441)  (310 441)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (314 441)  (314 441)  routing T_6_27.lc_trk_g3_3 <X> T_6_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 441)  (315 441)  routing T_6_27.lc_trk_g3_3 <X> T_6_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 441)  (316 441)  routing T_6_27.lc_trk_g3_3 <X> T_6_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 441)  (317 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 441)  (319 441)  routing T_6_27.lc_trk_g0_3 <X> T_6_27.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 441)  (324 441)  LC_4 Logic Functioning bit
 (37 9)  (325 441)  (325 441)  LC_4 Logic Functioning bit
 (39 9)  (327 441)  (327 441)  LC_4 Logic Functioning bit
 (41 9)  (329 441)  (329 441)  LC_4 Logic Functioning bit
 (43 9)  (331 441)  (331 441)  LC_4 Logic Functioning bit
 (27 10)  (315 442)  (315 442)  routing T_6_27.lc_trk_g1_3 <X> T_6_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 442)  (317 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 442)  (319 442)  routing T_6_27.lc_trk_g0_4 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 442)  (320 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (323 442)  (323 442)  routing T_6_27.lc_trk_g0_5 <X> T_6_27.input_2_5
 (37 10)  (325 442)  (325 442)  LC_5 Logic Functioning bit
 (42 10)  (330 442)  (330 442)  LC_5 Logic Functioning bit
 (45 10)  (333 442)  (333 442)  LC_5 Logic Functioning bit
 (8 11)  (296 443)  (296 443)  routing T_6_27.sp4_h_r_7 <X> T_6_27.sp4_v_t_42
 (9 11)  (297 443)  (297 443)  routing T_6_27.sp4_h_r_7 <X> T_6_27.sp4_v_t_42
 (22 11)  (310 443)  (310 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (316 443)  (316 443)  routing T_6_27.lc_trk_g2_1 <X> T_6_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 443)  (317 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 443)  (318 443)  routing T_6_27.lc_trk_g1_3 <X> T_6_27.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 443)  (320 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (325 443)  (325 443)  LC_5 Logic Functioning bit
 (38 11)  (326 443)  (326 443)  LC_5 Logic Functioning bit
 (42 11)  (330 443)  (330 443)  LC_5 Logic Functioning bit
 (53 11)  (341 443)  (341 443)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (302 444)  (302 444)  routing T_6_27.sp4_v_t_21 <X> T_6_27.lc_trk_g3_0
 (15 12)  (303 444)  (303 444)  routing T_6_27.sp4_h_r_41 <X> T_6_27.lc_trk_g3_1
 (16 12)  (304 444)  (304 444)  routing T_6_27.sp4_h_r_41 <X> T_6_27.lc_trk_g3_1
 (17 12)  (305 444)  (305 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (306 444)  (306 444)  routing T_6_27.sp4_h_r_41 <X> T_6_27.lc_trk_g3_1
 (22 12)  (310 444)  (310 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (311 444)  (311 444)  routing T_6_27.sp4_h_r_27 <X> T_6_27.lc_trk_g3_3
 (24 12)  (312 444)  (312 444)  routing T_6_27.sp4_h_r_27 <X> T_6_27.lc_trk_g3_3
 (25 12)  (313 444)  (313 444)  routing T_6_27.wire_logic_cluster/lc_2/out <X> T_6_27.lc_trk_g3_2
 (27 12)  (315 444)  (315 444)  routing T_6_27.lc_trk_g1_0 <X> T_6_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 444)  (317 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 444)  (320 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 444)  (321 444)  routing T_6_27.lc_trk_g3_2 <X> T_6_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 444)  (322 444)  routing T_6_27.lc_trk_g3_2 <X> T_6_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 444)  (324 444)  LC_6 Logic Functioning bit
 (37 12)  (325 444)  (325 444)  LC_6 Logic Functioning bit
 (38 12)  (326 444)  (326 444)  LC_6 Logic Functioning bit
 (39 12)  (327 444)  (327 444)  LC_6 Logic Functioning bit
 (47 12)  (335 444)  (335 444)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (339 444)  (339 444)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (302 445)  (302 445)  routing T_6_27.sp4_v_t_21 <X> T_6_27.lc_trk_g3_0
 (16 13)  (304 445)  (304 445)  routing T_6_27.sp4_v_t_21 <X> T_6_27.lc_trk_g3_0
 (17 13)  (305 445)  (305 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (306 445)  (306 445)  routing T_6_27.sp4_h_r_41 <X> T_6_27.lc_trk_g3_1
 (21 13)  (309 445)  (309 445)  routing T_6_27.sp4_h_r_27 <X> T_6_27.lc_trk_g3_3
 (22 13)  (310 445)  (310 445)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (314 445)  (314 445)  routing T_6_27.lc_trk_g0_2 <X> T_6_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 445)  (317 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 445)  (319 445)  routing T_6_27.lc_trk_g3_2 <X> T_6_27.wire_logic_cluster/lc_6/in_3
 (40 13)  (328 445)  (328 445)  LC_6 Logic Functioning bit
 (41 13)  (329 445)  (329 445)  LC_6 Logic Functioning bit
 (42 13)  (330 445)  (330 445)  LC_6 Logic Functioning bit
 (43 13)  (331 445)  (331 445)  LC_6 Logic Functioning bit
 (3 14)  (291 446)  (291 446)  routing T_6_27.sp12_h_r_1 <X> T_6_27.sp12_v_t_22
 (17 14)  (305 446)  (305 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (309 446)  (309 446)  routing T_6_27.wire_logic_cluster/lc_7/out <X> T_6_27.lc_trk_g3_7
 (22 14)  (310 446)  (310 446)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (315 446)  (315 446)  routing T_6_27.lc_trk_g3_7 <X> T_6_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 446)  (316 446)  routing T_6_27.lc_trk_g3_7 <X> T_6_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 446)  (317 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 446)  (318 446)  routing T_6_27.lc_trk_g3_7 <X> T_6_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 446)  (319 446)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 446)  (320 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 446)  (322 446)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 446)  (324 446)  LC_7 Logic Functioning bit
 (38 14)  (326 446)  (326 446)  LC_7 Logic Functioning bit
 (43 14)  (331 446)  (331 446)  LC_7 Logic Functioning bit
 (45 14)  (333 446)  (333 446)  LC_7 Logic Functioning bit
 (3 15)  (291 447)  (291 447)  routing T_6_27.sp12_h_r_1 <X> T_6_27.sp12_v_t_22
 (8 15)  (296 447)  (296 447)  routing T_6_27.sp4_h_r_10 <X> T_6_27.sp4_v_t_47
 (9 15)  (297 447)  (297 447)  routing T_6_27.sp4_h_r_10 <X> T_6_27.sp4_v_t_47
 (22 15)  (310 447)  (310 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (314 447)  (314 447)  routing T_6_27.lc_trk_g1_2 <X> T_6_27.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 447)  (315 447)  routing T_6_27.lc_trk_g1_2 <X> T_6_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 447)  (317 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 447)  (318 447)  routing T_6_27.lc_trk_g3_7 <X> T_6_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 447)  (319 447)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 447)  (320 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (321 447)  (321 447)  routing T_6_27.lc_trk_g2_3 <X> T_6_27.input_2_7
 (35 15)  (323 447)  (323 447)  routing T_6_27.lc_trk_g2_3 <X> T_6_27.input_2_7
 (36 15)  (324 447)  (324 447)  LC_7 Logic Functioning bit
 (38 15)  (326 447)  (326 447)  LC_7 Logic Functioning bit
 (41 15)  (329 447)  (329 447)  LC_7 Logic Functioning bit
 (42 15)  (330 447)  (330 447)  LC_7 Logic Functioning bit
 (43 15)  (331 447)  (331 447)  LC_7 Logic Functioning bit
 (51 15)  (339 447)  (339 447)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_7_27

 (22 0)  (364 432)  (364 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (367 432)  (367 432)  routing T_7_27.lft_op_2 <X> T_7_27.lc_trk_g0_2
 (26 0)  (368 432)  (368 432)  routing T_7_27.lc_trk_g0_4 <X> T_7_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 432)  (369 432)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 432)  (371 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 432)  (372 432)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 432)  (374 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 432)  (376 432)  routing T_7_27.lc_trk_g1_2 <X> T_7_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 432)  (378 432)  LC_0 Logic Functioning bit
 (37 0)  (379 432)  (379 432)  LC_0 Logic Functioning bit
 (39 0)  (381 432)  (381 432)  LC_0 Logic Functioning bit
 (41 0)  (383 432)  (383 432)  LC_0 Logic Functioning bit
 (43 0)  (385 432)  (385 432)  LC_0 Logic Functioning bit
 (22 1)  (364 433)  (364 433)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (366 433)  (366 433)  routing T_7_27.lft_op_2 <X> T_7_27.lc_trk_g0_2
 (29 1)  (371 433)  (371 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 433)  (373 433)  routing T_7_27.lc_trk_g1_2 <X> T_7_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 433)  (374 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (376 433)  (376 433)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.input_2_0
 (35 1)  (377 433)  (377 433)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.input_2_0
 (36 1)  (378 433)  (378 433)  LC_0 Logic Functioning bit
 (37 1)  (379 433)  (379 433)  LC_0 Logic Functioning bit
 (39 1)  (381 433)  (381 433)  LC_0 Logic Functioning bit
 (0 2)  (342 434)  (342 434)  routing T_7_27.glb_netwk_3 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (2 2)  (344 434)  (344 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (356 434)  (356 434)  routing T_7_27.wire_logic_cluster/lc_4/out <X> T_7_27.lc_trk_g0_4
 (15 2)  (357 434)  (357 434)  routing T_7_27.lft_op_5 <X> T_7_27.lc_trk_g0_5
 (17 2)  (359 434)  (359 434)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (360 434)  (360 434)  routing T_7_27.lft_op_5 <X> T_7_27.lc_trk_g0_5
 (21 2)  (363 434)  (363 434)  routing T_7_27.lft_op_7 <X> T_7_27.lc_trk_g0_7
 (22 2)  (364 434)  (364 434)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (366 434)  (366 434)  routing T_7_27.lft_op_7 <X> T_7_27.lc_trk_g0_7
 (26 2)  (368 434)  (368 434)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 434)  (369 434)  routing T_7_27.lc_trk_g1_1 <X> T_7_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 434)  (371 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 434)  (374 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 434)  (375 434)  routing T_7_27.lc_trk_g3_3 <X> T_7_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 434)  (376 434)  routing T_7_27.lc_trk_g3_3 <X> T_7_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 434)  (378 434)  LC_1 Logic Functioning bit
 (37 2)  (379 434)  (379 434)  LC_1 Logic Functioning bit
 (43 2)  (385 434)  (385 434)  LC_1 Logic Functioning bit
 (50 2)  (392 434)  (392 434)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (342 435)  (342 435)  routing T_7_27.glb_netwk_3 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (17 3)  (359 435)  (359 435)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (364 435)  (364 435)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (366 435)  (366 435)  routing T_7_27.bot_op_6 <X> T_7_27.lc_trk_g0_6
 (27 3)  (369 435)  (369 435)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 435)  (371 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 435)  (373 435)  routing T_7_27.lc_trk_g3_3 <X> T_7_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 435)  (378 435)  LC_1 Logic Functioning bit
 (37 3)  (379 435)  (379 435)  LC_1 Logic Functioning bit
 (38 3)  (380 435)  (380 435)  LC_1 Logic Functioning bit
 (41 3)  (383 435)  (383 435)  LC_1 Logic Functioning bit
 (42 3)  (384 435)  (384 435)  LC_1 Logic Functioning bit
 (5 4)  (347 436)  (347 436)  routing T_7_27.sp4_v_b_3 <X> T_7_27.sp4_h_r_3
 (15 4)  (357 436)  (357 436)  routing T_7_27.sp4_v_b_17 <X> T_7_27.lc_trk_g1_1
 (16 4)  (358 436)  (358 436)  routing T_7_27.sp4_v_b_17 <X> T_7_27.lc_trk_g1_1
 (17 4)  (359 436)  (359 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (364 436)  (364 436)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (366 436)  (366 436)  routing T_7_27.top_op_3 <X> T_7_27.lc_trk_g1_3
 (25 4)  (367 436)  (367 436)  routing T_7_27.sp12_h_r_2 <X> T_7_27.lc_trk_g1_2
 (27 4)  (369 436)  (369 436)  routing T_7_27.lc_trk_g3_4 <X> T_7_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 436)  (370 436)  routing T_7_27.lc_trk_g3_4 <X> T_7_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 436)  (371 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 436)  (372 436)  routing T_7_27.lc_trk_g3_4 <X> T_7_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 436)  (374 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 436)  (375 436)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 436)  (376 436)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 436)  (378 436)  LC_2 Logic Functioning bit
 (37 4)  (379 436)  (379 436)  LC_2 Logic Functioning bit
 (39 4)  (381 436)  (381 436)  LC_2 Logic Functioning bit
 (43 4)  (385 436)  (385 436)  LC_2 Logic Functioning bit
 (45 4)  (387 436)  (387 436)  LC_2 Logic Functioning bit
 (50 4)  (392 436)  (392 436)  Cascade bit: LH_LC02_inmux02_5

 (6 5)  (348 437)  (348 437)  routing T_7_27.sp4_v_b_3 <X> T_7_27.sp4_h_r_3
 (21 5)  (363 437)  (363 437)  routing T_7_27.top_op_3 <X> T_7_27.lc_trk_g1_3
 (22 5)  (364 437)  (364 437)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (366 437)  (366 437)  routing T_7_27.sp12_h_r_2 <X> T_7_27.lc_trk_g1_2
 (25 5)  (367 437)  (367 437)  routing T_7_27.sp12_h_r_2 <X> T_7_27.lc_trk_g1_2
 (31 5)  (373 437)  (373 437)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 437)  (378 437)  LC_2 Logic Functioning bit
 (37 5)  (379 437)  (379 437)  LC_2 Logic Functioning bit
 (39 5)  (381 437)  (381 437)  LC_2 Logic Functioning bit
 (43 5)  (385 437)  (385 437)  LC_2 Logic Functioning bit
 (51 5)  (393 437)  (393 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (350 438)  (350 438)  routing T_7_27.sp4_h_r_8 <X> T_7_27.sp4_h_l_41
 (10 6)  (352 438)  (352 438)  routing T_7_27.sp4_h_r_8 <X> T_7_27.sp4_h_l_41
 (14 6)  (356 438)  (356 438)  routing T_7_27.sp12_h_l_3 <X> T_7_27.lc_trk_g1_4
 (25 6)  (367 438)  (367 438)  routing T_7_27.sp4_h_r_14 <X> T_7_27.lc_trk_g1_6
 (26 6)  (368 438)  (368 438)  routing T_7_27.lc_trk_g0_5 <X> T_7_27.wire_logic_cluster/lc_3/in_0
 (29 6)  (371 438)  (371 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 438)  (372 438)  routing T_7_27.lc_trk_g0_6 <X> T_7_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 438)  (373 438)  routing T_7_27.lc_trk_g2_6 <X> T_7_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 438)  (374 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 438)  (375 438)  routing T_7_27.lc_trk_g2_6 <X> T_7_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 438)  (378 438)  LC_3 Logic Functioning bit
 (37 6)  (379 438)  (379 438)  LC_3 Logic Functioning bit
 (38 6)  (380 438)  (380 438)  LC_3 Logic Functioning bit
 (39 6)  (381 438)  (381 438)  LC_3 Logic Functioning bit
 (41 6)  (383 438)  (383 438)  LC_3 Logic Functioning bit
 (43 6)  (385 438)  (385 438)  LC_3 Logic Functioning bit
 (14 7)  (356 439)  (356 439)  routing T_7_27.sp12_h_l_3 <X> T_7_27.lc_trk_g1_4
 (15 7)  (357 439)  (357 439)  routing T_7_27.sp12_h_l_3 <X> T_7_27.lc_trk_g1_4
 (17 7)  (359 439)  (359 439)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (364 439)  (364 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (365 439)  (365 439)  routing T_7_27.sp4_h_r_14 <X> T_7_27.lc_trk_g1_6
 (24 7)  (366 439)  (366 439)  routing T_7_27.sp4_h_r_14 <X> T_7_27.lc_trk_g1_6
 (29 7)  (371 439)  (371 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 439)  (372 439)  routing T_7_27.lc_trk_g0_6 <X> T_7_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 439)  (373 439)  routing T_7_27.lc_trk_g2_6 <X> T_7_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 439)  (378 439)  LC_3 Logic Functioning bit
 (38 7)  (380 439)  (380 439)  LC_3 Logic Functioning bit
 (51 7)  (393 439)  (393 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (29 8)  (371 440)  (371 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 440)  (372 440)  routing T_7_27.lc_trk_g0_7 <X> T_7_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 440)  (373 440)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 440)  (374 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 440)  (375 440)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 440)  (376 440)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 440)  (378 440)  LC_4 Logic Functioning bit
 (38 8)  (380 440)  (380 440)  LC_4 Logic Functioning bit
 (41 8)  (383 440)  (383 440)  LC_4 Logic Functioning bit
 (43 8)  (385 440)  (385 440)  LC_4 Logic Functioning bit
 (22 9)  (364 441)  (364 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (367 441)  (367 441)  routing T_7_27.sp4_r_v_b_34 <X> T_7_27.lc_trk_g2_2
 (26 9)  (368 441)  (368 441)  routing T_7_27.lc_trk_g0_2 <X> T_7_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 441)  (371 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 441)  (372 441)  routing T_7_27.lc_trk_g0_7 <X> T_7_27.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 441)  (373 441)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 441)  (378 441)  LC_4 Logic Functioning bit
 (38 9)  (380 441)  (380 441)  LC_4 Logic Functioning bit
 (40 9)  (382 441)  (382 441)  LC_4 Logic Functioning bit
 (42 9)  (384 441)  (384 441)  LC_4 Logic Functioning bit
 (25 10)  (367 442)  (367 442)  routing T_7_27.wire_logic_cluster/lc_6/out <X> T_7_27.lc_trk_g2_6
 (26 10)  (368 442)  (368 442)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_5/in_0
 (32 10)  (374 442)  (374 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 442)  (375 442)  routing T_7_27.lc_trk_g2_2 <X> T_7_27.wire_logic_cluster/lc_5/in_3
 (37 10)  (379 442)  (379 442)  LC_5 Logic Functioning bit
 (39 10)  (381 442)  (381 442)  LC_5 Logic Functioning bit
 (52 10)  (394 442)  (394 442)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (364 443)  (364 443)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (368 443)  (368 443)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 443)  (369 443)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 443)  (371 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 443)  (373 443)  routing T_7_27.lc_trk_g2_2 <X> T_7_27.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 443)  (378 443)  LC_5 Logic Functioning bit
 (38 11)  (380 443)  (380 443)  LC_5 Logic Functioning bit
 (21 12)  (363 444)  (363 444)  routing T_7_27.sp4_h_r_35 <X> T_7_27.lc_trk_g3_3
 (22 12)  (364 444)  (364 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (365 444)  (365 444)  routing T_7_27.sp4_h_r_35 <X> T_7_27.lc_trk_g3_3
 (24 12)  (366 444)  (366 444)  routing T_7_27.sp4_h_r_35 <X> T_7_27.lc_trk_g3_3
 (25 12)  (367 444)  (367 444)  routing T_7_27.wire_logic_cluster/lc_2/out <X> T_7_27.lc_trk_g3_2
 (26 12)  (368 444)  (368 444)  routing T_7_27.lc_trk_g2_6 <X> T_7_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 444)  (369 444)  routing T_7_27.lc_trk_g3_4 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 444)  (370 444)  routing T_7_27.lc_trk_g3_4 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 444)  (371 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 444)  (372 444)  routing T_7_27.lc_trk_g3_4 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 444)  (374 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (378 444)  (378 444)  LC_6 Logic Functioning bit
 (38 12)  (380 444)  (380 444)  LC_6 Logic Functioning bit
 (45 12)  (387 444)  (387 444)  LC_6 Logic Functioning bit
 (8 13)  (350 445)  (350 445)  routing T_7_27.sp4_h_r_10 <X> T_7_27.sp4_v_b_10
 (22 13)  (364 445)  (364 445)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (368 445)  (368 445)  routing T_7_27.lc_trk_g2_6 <X> T_7_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 445)  (370 445)  routing T_7_27.lc_trk_g2_6 <X> T_7_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 445)  (371 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 445)  (373 445)  routing T_7_27.lc_trk_g0_3 <X> T_7_27.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 445)  (378 445)  LC_6 Logic Functioning bit
 (37 13)  (379 445)  (379 445)  LC_6 Logic Functioning bit
 (38 13)  (380 445)  (380 445)  LC_6 Logic Functioning bit
 (39 13)  (381 445)  (381 445)  LC_6 Logic Functioning bit
 (40 13)  (382 445)  (382 445)  LC_6 Logic Functioning bit
 (42 13)  (384 445)  (384 445)  LC_6 Logic Functioning bit
 (25 14)  (367 446)  (367 446)  routing T_7_27.sp4_v_b_30 <X> T_7_27.lc_trk_g3_6
 (14 15)  (356 447)  (356 447)  routing T_7_27.sp4_r_v_b_44 <X> T_7_27.lc_trk_g3_4
 (17 15)  (359 447)  (359 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (364 447)  (364 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (365 447)  (365 447)  routing T_7_27.sp4_v_b_30 <X> T_7_27.lc_trk_g3_6


RAM_Tile_8_27

 (11 6)  (407 438)  (407 438)  routing T_8_27.sp4_h_r_11 <X> T_8_27.sp4_v_t_40
 (13 6)  (409 438)  (409 438)  routing T_8_27.sp4_h_r_11 <X> T_8_27.sp4_v_t_40
 (4 7)  (400 439)  (400 439)  routing T_8_27.sp4_h_r_7 <X> T_8_27.sp4_h_l_38
 (6 7)  (402 439)  (402 439)  routing T_8_27.sp4_h_r_7 <X> T_8_27.sp4_h_l_38
 (12 7)  (408 439)  (408 439)  routing T_8_27.sp4_h_r_11 <X> T_8_27.sp4_v_t_40
 (8 11)  (404 443)  (404 443)  routing T_8_27.sp4_h_r_1 <X> T_8_27.sp4_v_t_42
 (9 11)  (405 443)  (405 443)  routing T_8_27.sp4_h_r_1 <X> T_8_27.sp4_v_t_42
 (10 11)  (406 443)  (406 443)  routing T_8_27.sp4_h_r_1 <X> T_8_27.sp4_v_t_42


LogicTile_9_27

 (8 0)  (446 432)  (446 432)  routing T_9_27.sp4_v_b_7 <X> T_9_27.sp4_h_r_1
 (9 0)  (447 432)  (447 432)  routing T_9_27.sp4_v_b_7 <X> T_9_27.sp4_h_r_1
 (10 0)  (448 432)  (448 432)  routing T_9_27.sp4_v_b_7 <X> T_9_27.sp4_h_r_1
 (15 0)  (453 432)  (453 432)  routing T_9_27.sp12_h_r_1 <X> T_9_27.lc_trk_g0_1
 (17 0)  (455 432)  (455 432)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (456 432)  (456 432)  routing T_9_27.sp12_h_r_1 <X> T_9_27.lc_trk_g0_1
 (26 0)  (464 432)  (464 432)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 432)  (465 432)  routing T_9_27.lc_trk_g1_0 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 432)  (467 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 432)  (470 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 432)  (471 432)  routing T_9_27.lc_trk_g2_3 <X> T_9_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 432)  (474 432)  LC_0 Logic Functioning bit
 (38 0)  (476 432)  (476 432)  LC_0 Logic Functioning bit
 (41 0)  (479 432)  (479 432)  LC_0 Logic Functioning bit
 (43 0)  (481 432)  (481 432)  LC_0 Logic Functioning bit
 (45 0)  (483 432)  (483 432)  LC_0 Logic Functioning bit
 (46 0)  (484 432)  (484 432)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (490 432)  (490 432)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (11 1)  (449 433)  (449 433)  routing T_9_27.sp4_h_l_39 <X> T_9_27.sp4_h_r_2
 (14 1)  (452 433)  (452 433)  routing T_9_27.top_op_0 <X> T_9_27.lc_trk_g0_0
 (15 1)  (453 433)  (453 433)  routing T_9_27.top_op_0 <X> T_9_27.lc_trk_g0_0
 (17 1)  (455 433)  (455 433)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (456 433)  (456 433)  routing T_9_27.sp12_h_r_1 <X> T_9_27.lc_trk_g0_1
 (26 1)  (464 433)  (464 433)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 433)  (465 433)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 433)  (466 433)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 433)  (467 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 433)  (469 433)  routing T_9_27.lc_trk_g2_3 <X> T_9_27.wire_logic_cluster/lc_0/in_3
 (41 1)  (479 433)  (479 433)  LC_0 Logic Functioning bit
 (43 1)  (481 433)  (481 433)  LC_0 Logic Functioning bit
 (0 2)  (438 434)  (438 434)  routing T_9_27.glb_netwk_3 <X> T_9_27.wire_logic_cluster/lc_7/clk
 (2 2)  (440 434)  (440 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (449 434)  (449 434)  routing T_9_27.sp4_h_r_8 <X> T_9_27.sp4_v_t_39
 (13 2)  (451 434)  (451 434)  routing T_9_27.sp4_h_r_8 <X> T_9_27.sp4_v_t_39
 (14 2)  (452 434)  (452 434)  routing T_9_27.sp4_v_t_1 <X> T_9_27.lc_trk_g0_4
 (15 2)  (453 434)  (453 434)  routing T_9_27.sp12_h_r_5 <X> T_9_27.lc_trk_g0_5
 (17 2)  (455 434)  (455 434)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (456 434)  (456 434)  routing T_9_27.sp12_h_r_5 <X> T_9_27.lc_trk_g0_5
 (28 2)  (466 434)  (466 434)  routing T_9_27.lc_trk_g2_2 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 434)  (467 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 434)  (469 434)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 434)  (470 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 434)  (471 434)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 434)  (472 434)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 434)  (474 434)  LC_1 Logic Functioning bit
 (38 2)  (476 434)  (476 434)  LC_1 Logic Functioning bit
 (41 2)  (479 434)  (479 434)  LC_1 Logic Functioning bit
 (45 2)  (483 434)  (483 434)  LC_1 Logic Functioning bit
 (0 3)  (438 435)  (438 435)  routing T_9_27.glb_netwk_3 <X> T_9_27.wire_logic_cluster/lc_7/clk
 (12 3)  (450 435)  (450 435)  routing T_9_27.sp4_h_r_8 <X> T_9_27.sp4_v_t_39
 (14 3)  (452 435)  (452 435)  routing T_9_27.sp4_v_t_1 <X> T_9_27.lc_trk_g0_4
 (16 3)  (454 435)  (454 435)  routing T_9_27.sp4_v_t_1 <X> T_9_27.lc_trk_g0_4
 (17 3)  (455 435)  (455 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (456 435)  (456 435)  routing T_9_27.sp12_h_r_5 <X> T_9_27.lc_trk_g0_5
 (26 3)  (464 435)  (464 435)  routing T_9_27.lc_trk_g2_3 <X> T_9_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 435)  (466 435)  routing T_9_27.lc_trk_g2_3 <X> T_9_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 435)  (467 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 435)  (468 435)  routing T_9_27.lc_trk_g2_2 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 435)  (469 435)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 435)  (470 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (474 435)  (474 435)  LC_1 Logic Functioning bit
 (38 3)  (476 435)  (476 435)  LC_1 Logic Functioning bit
 (40 3)  (478 435)  (478 435)  LC_1 Logic Functioning bit
 (41 3)  (479 435)  (479 435)  LC_1 Logic Functioning bit
 (43 3)  (481 435)  (481 435)  LC_1 Logic Functioning bit
 (47 3)  (485 435)  (485 435)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (5 4)  (443 436)  (443 436)  routing T_9_27.sp4_h_l_37 <X> T_9_27.sp4_h_r_3
 (14 4)  (452 436)  (452 436)  routing T_9_27.sp4_h_l_5 <X> T_9_27.lc_trk_g1_0
 (21 4)  (459 436)  (459 436)  routing T_9_27.wire_logic_cluster/lc_3/out <X> T_9_27.lc_trk_g1_3
 (22 4)  (460 436)  (460 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 436)  (463 436)  routing T_9_27.bnr_op_2 <X> T_9_27.lc_trk_g1_2
 (26 4)  (464 436)  (464 436)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 436)  (465 436)  routing T_9_27.lc_trk_g3_2 <X> T_9_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 436)  (466 436)  routing T_9_27.lc_trk_g3_2 <X> T_9_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 436)  (467 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 436)  (470 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 436)  (471 436)  routing T_9_27.lc_trk_g2_3 <X> T_9_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 436)  (474 436)  LC_2 Logic Functioning bit
 (37 4)  (475 436)  (475 436)  LC_2 Logic Functioning bit
 (38 4)  (476 436)  (476 436)  LC_2 Logic Functioning bit
 (39 4)  (477 436)  (477 436)  LC_2 Logic Functioning bit
 (41 4)  (479 436)  (479 436)  LC_2 Logic Functioning bit
 (43 4)  (481 436)  (481 436)  LC_2 Logic Functioning bit
 (45 4)  (483 436)  (483 436)  LC_2 Logic Functioning bit
 (4 5)  (442 437)  (442 437)  routing T_9_27.sp4_h_l_37 <X> T_9_27.sp4_h_r_3
 (14 5)  (452 437)  (452 437)  routing T_9_27.sp4_h_l_5 <X> T_9_27.lc_trk_g1_0
 (15 5)  (453 437)  (453 437)  routing T_9_27.sp4_h_l_5 <X> T_9_27.lc_trk_g1_0
 (16 5)  (454 437)  (454 437)  routing T_9_27.sp4_h_l_5 <X> T_9_27.lc_trk_g1_0
 (17 5)  (455 437)  (455 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (460 437)  (460 437)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (463 437)  (463 437)  routing T_9_27.bnr_op_2 <X> T_9_27.lc_trk_g1_2
 (26 5)  (464 437)  (464 437)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 437)  (465 437)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 437)  (466 437)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 437)  (467 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 437)  (468 437)  routing T_9_27.lc_trk_g3_2 <X> T_9_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 437)  (469 437)  routing T_9_27.lc_trk_g2_3 <X> T_9_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 437)  (474 437)  LC_2 Logic Functioning bit
 (38 5)  (476 437)  (476 437)  LC_2 Logic Functioning bit
 (41 5)  (479 437)  (479 437)  LC_2 Logic Functioning bit
 (43 5)  (481 437)  (481 437)  LC_2 Logic Functioning bit
 (51 5)  (489 437)  (489 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (452 438)  (452 438)  routing T_9_27.sp4_h_l_1 <X> T_9_27.lc_trk_g1_4
 (17 6)  (455 438)  (455 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 438)  (456 438)  routing T_9_27.wire_logic_cluster/lc_5/out <X> T_9_27.lc_trk_g1_5
 (25 6)  (463 438)  (463 438)  routing T_9_27.bnr_op_6 <X> T_9_27.lc_trk_g1_6
 (27 6)  (465 438)  (465 438)  routing T_9_27.lc_trk_g1_3 <X> T_9_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 438)  (467 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 438)  (469 438)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 438)  (470 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 438)  (471 438)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 438)  (472 438)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 438)  (474 438)  LC_3 Logic Functioning bit
 (38 6)  (476 438)  (476 438)  LC_3 Logic Functioning bit
 (43 6)  (481 438)  (481 438)  LC_3 Logic Functioning bit
 (45 6)  (483 438)  (483 438)  LC_3 Logic Functioning bit
 (46 6)  (484 438)  (484 438)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (453 439)  (453 439)  routing T_9_27.sp4_h_l_1 <X> T_9_27.lc_trk_g1_4
 (16 7)  (454 439)  (454 439)  routing T_9_27.sp4_h_l_1 <X> T_9_27.lc_trk_g1_4
 (17 7)  (455 439)  (455 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (460 439)  (460 439)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (463 439)  (463 439)  routing T_9_27.bnr_op_6 <X> T_9_27.lc_trk_g1_6
 (26 7)  (464 439)  (464 439)  routing T_9_27.lc_trk_g2_3 <X> T_9_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 439)  (466 439)  routing T_9_27.lc_trk_g2_3 <X> T_9_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 439)  (467 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 439)  (468 439)  routing T_9_27.lc_trk_g1_3 <X> T_9_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 439)  (469 439)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 439)  (470 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (471 439)  (471 439)  routing T_9_27.lc_trk_g3_0 <X> T_9_27.input_2_3
 (34 7)  (472 439)  (472 439)  routing T_9_27.lc_trk_g3_0 <X> T_9_27.input_2_3
 (36 7)  (474 439)  (474 439)  LC_3 Logic Functioning bit
 (38 7)  (476 439)  (476 439)  LC_3 Logic Functioning bit
 (41 7)  (479 439)  (479 439)  LC_3 Logic Functioning bit
 (42 7)  (480 439)  (480 439)  LC_3 Logic Functioning bit
 (43 7)  (481 439)  (481 439)  LC_3 Logic Functioning bit
 (51 7)  (489 439)  (489 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (459 440)  (459 440)  routing T_9_27.rgt_op_3 <X> T_9_27.lc_trk_g2_3
 (22 8)  (460 440)  (460 440)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (462 440)  (462 440)  routing T_9_27.rgt_op_3 <X> T_9_27.lc_trk_g2_3
 (25 8)  (463 440)  (463 440)  routing T_9_27.sp4_h_r_34 <X> T_9_27.lc_trk_g2_2
 (27 8)  (465 440)  (465 440)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 440)  (467 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 440)  (468 440)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 440)  (469 440)  routing T_9_27.lc_trk_g3_4 <X> T_9_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 440)  (470 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 440)  (471 440)  routing T_9_27.lc_trk_g3_4 <X> T_9_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 440)  (472 440)  routing T_9_27.lc_trk_g3_4 <X> T_9_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 440)  (474 440)  LC_4 Logic Functioning bit
 (37 8)  (475 440)  (475 440)  LC_4 Logic Functioning bit
 (38 8)  (476 440)  (476 440)  LC_4 Logic Functioning bit
 (39 8)  (477 440)  (477 440)  LC_4 Logic Functioning bit
 (15 9)  (453 441)  (453 441)  routing T_9_27.tnr_op_0 <X> T_9_27.lc_trk_g2_0
 (17 9)  (455 441)  (455 441)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (460 441)  (460 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (461 441)  (461 441)  routing T_9_27.sp4_h_r_34 <X> T_9_27.lc_trk_g2_2
 (24 9)  (462 441)  (462 441)  routing T_9_27.sp4_h_r_34 <X> T_9_27.lc_trk_g2_2
 (29 9)  (467 441)  (467 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 441)  (468 441)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (40 9)  (478 441)  (478 441)  LC_4 Logic Functioning bit
 (41 9)  (479 441)  (479 441)  LC_4 Logic Functioning bit
 (42 9)  (480 441)  (480 441)  LC_4 Logic Functioning bit
 (43 9)  (481 441)  (481 441)  LC_4 Logic Functioning bit
 (8 10)  (446 442)  (446 442)  routing T_9_27.sp4_h_r_11 <X> T_9_27.sp4_h_l_42
 (10 10)  (448 442)  (448 442)  routing T_9_27.sp4_h_r_11 <X> T_9_27.sp4_h_l_42
 (13 10)  (451 442)  (451 442)  routing T_9_27.sp4_h_r_8 <X> T_9_27.sp4_v_t_45
 (27 10)  (465 442)  (465 442)  routing T_9_27.lc_trk_g1_5 <X> T_9_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 442)  (467 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 442)  (468 442)  routing T_9_27.lc_trk_g1_5 <X> T_9_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 442)  (470 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 442)  (471 442)  routing T_9_27.lc_trk_g2_0 <X> T_9_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 442)  (474 442)  LC_5 Logic Functioning bit
 (38 10)  (476 442)  (476 442)  LC_5 Logic Functioning bit
 (41 10)  (479 442)  (479 442)  LC_5 Logic Functioning bit
 (42 10)  (480 442)  (480 442)  LC_5 Logic Functioning bit
 (45 10)  (483 442)  (483 442)  LC_5 Logic Functioning bit
 (50 10)  (488 442)  (488 442)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (450 443)  (450 443)  routing T_9_27.sp4_h_r_8 <X> T_9_27.sp4_v_t_45
 (26 11)  (464 443)  (464 443)  routing T_9_27.lc_trk_g1_2 <X> T_9_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 443)  (465 443)  routing T_9_27.lc_trk_g1_2 <X> T_9_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 443)  (467 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (474 443)  (474 443)  LC_5 Logic Functioning bit
 (38 11)  (476 443)  (476 443)  LC_5 Logic Functioning bit
 (40 11)  (478 443)  (478 443)  LC_5 Logic Functioning bit
 (43 11)  (481 443)  (481 443)  LC_5 Logic Functioning bit
 (47 11)  (485 443)  (485 443)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (5 12)  (443 444)  (443 444)  routing T_9_27.sp4_v_b_3 <X> T_9_27.sp4_h_r_9
 (9 12)  (447 444)  (447 444)  routing T_9_27.sp4_v_t_47 <X> T_9_27.sp4_h_r_10
 (14 12)  (452 444)  (452 444)  routing T_9_27.sp4_h_r_40 <X> T_9_27.lc_trk_g3_0
 (15 12)  (453 444)  (453 444)  routing T_9_27.sp4_h_r_33 <X> T_9_27.lc_trk_g3_1
 (16 12)  (454 444)  (454 444)  routing T_9_27.sp4_h_r_33 <X> T_9_27.lc_trk_g3_1
 (17 12)  (455 444)  (455 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (456 444)  (456 444)  routing T_9_27.sp4_h_r_33 <X> T_9_27.lc_trk_g3_1
 (25 12)  (463 444)  (463 444)  routing T_9_27.wire_logic_cluster/lc_2/out <X> T_9_27.lc_trk_g3_2
 (26 12)  (464 444)  (464 444)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 444)  (465 444)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 444)  (467 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 444)  (468 444)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 444)  (470 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 444)  (471 444)  routing T_9_27.lc_trk_g2_3 <X> T_9_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 444)  (474 444)  LC_6 Logic Functioning bit
 (37 12)  (475 444)  (475 444)  LC_6 Logic Functioning bit
 (38 12)  (476 444)  (476 444)  LC_6 Logic Functioning bit
 (39 12)  (477 444)  (477 444)  LC_6 Logic Functioning bit
 (41 12)  (479 444)  (479 444)  LC_6 Logic Functioning bit
 (43 12)  (481 444)  (481 444)  LC_6 Logic Functioning bit
 (45 12)  (483 444)  (483 444)  LC_6 Logic Functioning bit
 (51 12)  (489 444)  (489 444)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (442 445)  (442 445)  routing T_9_27.sp4_v_b_3 <X> T_9_27.sp4_h_r_9
 (6 13)  (444 445)  (444 445)  routing T_9_27.sp4_v_b_3 <X> T_9_27.sp4_h_r_9
 (14 13)  (452 445)  (452 445)  routing T_9_27.sp4_h_r_40 <X> T_9_27.lc_trk_g3_0
 (15 13)  (453 445)  (453 445)  routing T_9_27.sp4_h_r_40 <X> T_9_27.lc_trk_g3_0
 (16 13)  (454 445)  (454 445)  routing T_9_27.sp4_h_r_40 <X> T_9_27.lc_trk_g3_0
 (17 13)  (455 445)  (455 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (460 445)  (460 445)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (464 445)  (464 445)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 445)  (465 445)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 445)  (466 445)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 445)  (467 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 445)  (469 445)  routing T_9_27.lc_trk_g2_3 <X> T_9_27.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 445)  (474 445)  LC_6 Logic Functioning bit
 (38 13)  (476 445)  (476 445)  LC_6 Logic Functioning bit
 (41 13)  (479 445)  (479 445)  LC_6 Logic Functioning bit
 (43 13)  (481 445)  (481 445)  LC_6 Logic Functioning bit
 (46 13)  (484 445)  (484 445)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (12 14)  (450 446)  (450 446)  routing T_9_27.sp4_v_t_40 <X> T_9_27.sp4_h_l_46
 (13 14)  (451 446)  (451 446)  routing T_9_27.sp4_h_r_11 <X> T_9_27.sp4_v_t_46
 (21 14)  (459 446)  (459 446)  routing T_9_27.sp4_h_r_39 <X> T_9_27.lc_trk_g3_7
 (22 14)  (460 446)  (460 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (461 446)  (461 446)  routing T_9_27.sp4_h_r_39 <X> T_9_27.lc_trk_g3_7
 (24 14)  (462 446)  (462 446)  routing T_9_27.sp4_h_r_39 <X> T_9_27.lc_trk_g3_7
 (26 14)  (464 446)  (464 446)  routing T_9_27.lc_trk_g0_5 <X> T_9_27.wire_logic_cluster/lc_7/in_0
 (29 14)  (467 446)  (467 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 446)  (468 446)  routing T_9_27.lc_trk_g0_4 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 446)  (470 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 446)  (471 446)  routing T_9_27.lc_trk_g3_1 <X> T_9_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 446)  (472 446)  routing T_9_27.lc_trk_g3_1 <X> T_9_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 446)  (474 446)  LC_7 Logic Functioning bit
 (37 14)  (475 446)  (475 446)  LC_7 Logic Functioning bit
 (38 14)  (476 446)  (476 446)  LC_7 Logic Functioning bit
 (39 14)  (477 446)  (477 446)  LC_7 Logic Functioning bit
 (11 15)  (449 447)  (449 447)  routing T_9_27.sp4_v_t_40 <X> T_9_27.sp4_h_l_46
 (12 15)  (450 447)  (450 447)  routing T_9_27.sp4_h_r_11 <X> T_9_27.sp4_v_t_46
 (13 15)  (451 447)  (451 447)  routing T_9_27.sp4_v_t_40 <X> T_9_27.sp4_h_l_46
 (14 15)  (452 447)  (452 447)  routing T_9_27.sp4_h_l_17 <X> T_9_27.lc_trk_g3_4
 (15 15)  (453 447)  (453 447)  routing T_9_27.sp4_h_l_17 <X> T_9_27.lc_trk_g3_4
 (16 15)  (454 447)  (454 447)  routing T_9_27.sp4_h_l_17 <X> T_9_27.lc_trk_g3_4
 (17 15)  (455 447)  (455 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (29 15)  (467 447)  (467 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (40 15)  (478 447)  (478 447)  LC_7 Logic Functioning bit
 (41 15)  (479 447)  (479 447)  LC_7 Logic Functioning bit
 (42 15)  (480 447)  (480 447)  LC_7 Logic Functioning bit
 (43 15)  (481 447)  (481 447)  LC_7 Logic Functioning bit


LogicTile_10_27

 (6 0)  (498 432)  (498 432)  routing T_10_27.sp4_h_r_7 <X> T_10_27.sp4_v_b_0
 (17 0)  (509 432)  (509 432)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 432)  (510 432)  routing T_10_27.wire_logic_cluster/lc_1/out <X> T_10_27.lc_trk_g0_1
 (22 0)  (514 432)  (514 432)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (516 432)  (516 432)  routing T_10_27.bot_op_3 <X> T_10_27.lc_trk_g0_3
 (27 0)  (519 432)  (519 432)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 432)  (520 432)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 432)  (521 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 432)  (522 432)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 432)  (524 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 432)  (525 432)  routing T_10_27.lc_trk_g3_0 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 432)  (526 432)  routing T_10_27.lc_trk_g3_0 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 432)  (528 432)  LC_0 Logic Functioning bit
 (37 0)  (529 432)  (529 432)  LC_0 Logic Functioning bit
 (38 0)  (530 432)  (530 432)  LC_0 Logic Functioning bit
 (39 0)  (531 432)  (531 432)  LC_0 Logic Functioning bit
 (41 0)  (533 432)  (533 432)  LC_0 Logic Functioning bit
 (45 0)  (537 432)  (537 432)  LC_0 Logic Functioning bit
 (22 1)  (514 433)  (514 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (515 433)  (515 433)  routing T_10_27.sp4_v_b_18 <X> T_10_27.lc_trk_g0_2
 (24 1)  (516 433)  (516 433)  routing T_10_27.sp4_v_b_18 <X> T_10_27.lc_trk_g0_2
 (26 1)  (518 433)  (518 433)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 433)  (519 433)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 433)  (521 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 433)  (522 433)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 433)  (524 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (527 433)  (527 433)  routing T_10_27.lc_trk_g0_2 <X> T_10_27.input_2_0
 (36 1)  (528 433)  (528 433)  LC_0 Logic Functioning bit
 (37 1)  (529 433)  (529 433)  LC_0 Logic Functioning bit
 (38 1)  (530 433)  (530 433)  LC_0 Logic Functioning bit
 (53 1)  (545 433)  (545 433)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (492 434)  (492 434)  routing T_10_27.glb_netwk_3 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (2 2)  (494 434)  (494 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (497 434)  (497 434)  routing T_10_27.sp4_v_t_43 <X> T_10_27.sp4_h_l_37
 (12 2)  (504 434)  (504 434)  routing T_10_27.sp4_v_b_2 <X> T_10_27.sp4_h_l_39
 (17 2)  (509 434)  (509 434)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (510 434)  (510 434)  routing T_10_27.wire_logic_cluster/lc_5/out <X> T_10_27.lc_trk_g0_5
 (29 2)  (521 434)  (521 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 434)  (524 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 434)  (526 434)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 434)  (528 434)  LC_1 Logic Functioning bit
 (37 2)  (529 434)  (529 434)  LC_1 Logic Functioning bit
 (38 2)  (530 434)  (530 434)  LC_1 Logic Functioning bit
 (39 2)  (531 434)  (531 434)  LC_1 Logic Functioning bit
 (41 2)  (533 434)  (533 434)  LC_1 Logic Functioning bit
 (43 2)  (535 434)  (535 434)  LC_1 Logic Functioning bit
 (45 2)  (537 434)  (537 434)  LC_1 Logic Functioning bit
 (0 3)  (492 435)  (492 435)  routing T_10_27.glb_netwk_3 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (4 3)  (496 435)  (496 435)  routing T_10_27.sp4_v_t_43 <X> T_10_27.sp4_h_l_37
 (6 3)  (498 435)  (498 435)  routing T_10_27.sp4_v_t_43 <X> T_10_27.sp4_h_l_37
 (16 3)  (508 435)  (508 435)  routing T_10_27.sp12_h_r_12 <X> T_10_27.lc_trk_g0_4
 (17 3)  (509 435)  (509 435)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (29 3)  (521 435)  (521 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 435)  (522 435)  routing T_10_27.lc_trk_g0_2 <X> T_10_27.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 435)  (523 435)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_1/in_3
 (37 3)  (529 435)  (529 435)  LC_1 Logic Functioning bit
 (39 3)  (531 435)  (531 435)  LC_1 Logic Functioning bit
 (40 3)  (532 435)  (532 435)  LC_1 Logic Functioning bit
 (42 3)  (534 435)  (534 435)  LC_1 Logic Functioning bit
 (51 3)  (543 435)  (543 435)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (12 4)  (504 436)  (504 436)  routing T_10_27.sp4_h_l_39 <X> T_10_27.sp4_h_r_5
 (21 4)  (513 436)  (513 436)  routing T_10_27.wire_logic_cluster/lc_3/out <X> T_10_27.lc_trk_g1_3
 (22 4)  (514 436)  (514 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 436)  (517 436)  routing T_10_27.bnr_op_2 <X> T_10_27.lc_trk_g1_2
 (28 4)  (520 436)  (520 436)  routing T_10_27.lc_trk_g2_3 <X> T_10_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 436)  (521 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 436)  (523 436)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 436)  (524 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 436)  (525 436)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 436)  (528 436)  LC_2 Logic Functioning bit
 (37 4)  (529 436)  (529 436)  LC_2 Logic Functioning bit
 (38 4)  (530 436)  (530 436)  LC_2 Logic Functioning bit
 (39 4)  (531 436)  (531 436)  LC_2 Logic Functioning bit
 (41 4)  (533 436)  (533 436)  LC_2 Logic Functioning bit
 (43 4)  (535 436)  (535 436)  LC_2 Logic Functioning bit
 (13 5)  (505 437)  (505 437)  routing T_10_27.sp4_h_l_39 <X> T_10_27.sp4_h_r_5
 (15 5)  (507 437)  (507 437)  routing T_10_27.bot_op_0 <X> T_10_27.lc_trk_g1_0
 (17 5)  (509 437)  (509 437)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (514 437)  (514 437)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (517 437)  (517 437)  routing T_10_27.bnr_op_2 <X> T_10_27.lc_trk_g1_2
 (30 5)  (522 437)  (522 437)  routing T_10_27.lc_trk_g2_3 <X> T_10_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 437)  (523 437)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 437)  (528 437)  LC_2 Logic Functioning bit
 (37 5)  (529 437)  (529 437)  LC_2 Logic Functioning bit
 (38 5)  (530 437)  (530 437)  LC_2 Logic Functioning bit
 (39 5)  (531 437)  (531 437)  LC_2 Logic Functioning bit
 (41 5)  (533 437)  (533 437)  LC_2 Logic Functioning bit
 (43 5)  (535 437)  (535 437)  LC_2 Logic Functioning bit
 (5 6)  (497 438)  (497 438)  routing T_10_27.sp4_v_t_44 <X> T_10_27.sp4_h_l_38
 (26 6)  (518 438)  (518 438)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 438)  (519 438)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 438)  (520 438)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 438)  (521 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 438)  (522 438)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 438)  (523 438)  routing T_10_27.lc_trk_g2_6 <X> T_10_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 438)  (524 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 438)  (525 438)  routing T_10_27.lc_trk_g2_6 <X> T_10_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 438)  (528 438)  LC_3 Logic Functioning bit
 (37 6)  (529 438)  (529 438)  LC_3 Logic Functioning bit
 (38 6)  (530 438)  (530 438)  LC_3 Logic Functioning bit
 (39 6)  (531 438)  (531 438)  LC_3 Logic Functioning bit
 (41 6)  (533 438)  (533 438)  LC_3 Logic Functioning bit
 (42 6)  (534 438)  (534 438)  LC_3 Logic Functioning bit
 (43 6)  (535 438)  (535 438)  LC_3 Logic Functioning bit
 (46 6)  (538 438)  (538 438)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (540 438)  (540 438)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (542 438)  (542 438)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (545 438)  (545 438)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (4 7)  (496 439)  (496 439)  routing T_10_27.sp4_v_t_44 <X> T_10_27.sp4_h_l_38
 (6 7)  (498 439)  (498 439)  routing T_10_27.sp4_v_t_44 <X> T_10_27.sp4_h_l_38
 (15 7)  (507 439)  (507 439)  routing T_10_27.sp4_v_t_9 <X> T_10_27.lc_trk_g1_4
 (16 7)  (508 439)  (508 439)  routing T_10_27.sp4_v_t_9 <X> T_10_27.lc_trk_g1_4
 (17 7)  (509 439)  (509 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 7)  (519 439)  (519 439)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 439)  (520 439)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 439)  (521 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 439)  (523 439)  routing T_10_27.lc_trk_g2_6 <X> T_10_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 439)  (528 439)  LC_3 Logic Functioning bit
 (37 7)  (529 439)  (529 439)  LC_3 Logic Functioning bit
 (38 7)  (530 439)  (530 439)  LC_3 Logic Functioning bit
 (39 7)  (531 439)  (531 439)  LC_3 Logic Functioning bit
 (40 7)  (532 439)  (532 439)  LC_3 Logic Functioning bit
 (41 7)  (533 439)  (533 439)  LC_3 Logic Functioning bit
 (42 7)  (534 439)  (534 439)  LC_3 Logic Functioning bit
 (43 7)  (535 439)  (535 439)  LC_3 Logic Functioning bit
 (48 7)  (540 439)  (540 439)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (543 439)  (543 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (507 440)  (507 440)  routing T_10_27.sp4_v_t_28 <X> T_10_27.lc_trk_g2_1
 (16 8)  (508 440)  (508 440)  routing T_10_27.sp4_v_t_28 <X> T_10_27.lc_trk_g2_1
 (17 8)  (509 440)  (509 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (513 440)  (513 440)  routing T_10_27.rgt_op_3 <X> T_10_27.lc_trk_g2_3
 (22 8)  (514 440)  (514 440)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (516 440)  (516 440)  routing T_10_27.rgt_op_3 <X> T_10_27.lc_trk_g2_3
 (28 8)  (520 440)  (520 440)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 440)  (521 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 440)  (522 440)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 440)  (524 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 440)  (525 440)  routing T_10_27.lc_trk_g2_1 <X> T_10_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 440)  (528 440)  LC_4 Logic Functioning bit
 (38 8)  (530 440)  (530 440)  LC_4 Logic Functioning bit
 (39 8)  (531 440)  (531 440)  LC_4 Logic Functioning bit
 (45 8)  (537 440)  (537 440)  LC_4 Logic Functioning bit
 (50 8)  (542 440)  (542 440)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (543 440)  (543 440)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (518 441)  (518 441)  routing T_10_27.lc_trk_g0_2 <X> T_10_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 441)  (521 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 441)  (528 441)  LC_4 Logic Functioning bit
 (37 9)  (529 441)  (529 441)  LC_4 Logic Functioning bit
 (38 9)  (530 441)  (530 441)  LC_4 Logic Functioning bit
 (39 9)  (531 441)  (531 441)  LC_4 Logic Functioning bit
 (43 9)  (535 441)  (535 441)  LC_4 Logic Functioning bit
 (14 10)  (506 442)  (506 442)  routing T_10_27.sp4_v_b_36 <X> T_10_27.lc_trk_g2_4
 (15 10)  (507 442)  (507 442)  routing T_10_27.sp4_h_l_24 <X> T_10_27.lc_trk_g2_5
 (16 10)  (508 442)  (508 442)  routing T_10_27.sp4_h_l_24 <X> T_10_27.lc_trk_g2_5
 (17 10)  (509 442)  (509 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (510 442)  (510 442)  routing T_10_27.sp4_h_l_24 <X> T_10_27.lc_trk_g2_5
 (21 10)  (513 442)  (513 442)  routing T_10_27.rgt_op_7 <X> T_10_27.lc_trk_g2_7
 (22 10)  (514 442)  (514 442)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (516 442)  (516 442)  routing T_10_27.rgt_op_7 <X> T_10_27.lc_trk_g2_7
 (25 10)  (517 442)  (517 442)  routing T_10_27.rgt_op_6 <X> T_10_27.lc_trk_g2_6
 (26 10)  (518 442)  (518 442)  routing T_10_27.lc_trk_g0_5 <X> T_10_27.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 442)  (521 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 442)  (524 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 442)  (526 442)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 442)  (528 442)  LC_5 Logic Functioning bit
 (38 10)  (530 442)  (530 442)  LC_5 Logic Functioning bit
 (41 10)  (533 442)  (533 442)  LC_5 Logic Functioning bit
 (43 10)  (535 442)  (535 442)  LC_5 Logic Functioning bit
 (45 10)  (537 442)  (537 442)  LC_5 Logic Functioning bit
 (51 10)  (543 442)  (543 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (506 443)  (506 443)  routing T_10_27.sp4_v_b_36 <X> T_10_27.lc_trk_g2_4
 (16 11)  (508 443)  (508 443)  routing T_10_27.sp4_v_b_36 <X> T_10_27.lc_trk_g2_4
 (17 11)  (509 443)  (509 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (514 443)  (514 443)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (516 443)  (516 443)  routing T_10_27.rgt_op_6 <X> T_10_27.lc_trk_g2_6
 (29 11)  (521 443)  (521 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 443)  (522 443)  routing T_10_27.lc_trk_g0_2 <X> T_10_27.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 443)  (523 443)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (40 11)  (532 443)  (532 443)  LC_5 Logic Functioning bit
 (42 11)  (534 443)  (534 443)  LC_5 Logic Functioning bit
 (46 11)  (538 443)  (538 443)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (497 444)  (497 444)  routing T_10_27.sp4_v_b_9 <X> T_10_27.sp4_h_r_9
 (14 12)  (506 444)  (506 444)  routing T_10_27.wire_logic_cluster/lc_0/out <X> T_10_27.lc_trk_g3_0
 (17 12)  (509 444)  (509 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 444)  (510 444)  routing T_10_27.wire_logic_cluster/lc_1/out <X> T_10_27.lc_trk_g3_1
 (26 12)  (518 444)  (518 444)  routing T_10_27.lc_trk_g0_4 <X> T_10_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 444)  (519 444)  routing T_10_27.lc_trk_g1_0 <X> T_10_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 444)  (521 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 444)  (524 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 444)  (526 444)  routing T_10_27.lc_trk_g1_2 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 444)  (528 444)  LC_6 Logic Functioning bit
 (37 12)  (529 444)  (529 444)  LC_6 Logic Functioning bit
 (38 12)  (530 444)  (530 444)  LC_6 Logic Functioning bit
 (39 12)  (531 444)  (531 444)  LC_6 Logic Functioning bit
 (6 13)  (498 445)  (498 445)  routing T_10_27.sp4_v_b_9 <X> T_10_27.sp4_h_r_9
 (10 13)  (502 445)  (502 445)  routing T_10_27.sp4_h_r_5 <X> T_10_27.sp4_v_b_10
 (17 13)  (509 445)  (509 445)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (29 13)  (521 445)  (521 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 445)  (523 445)  routing T_10_27.lc_trk_g1_2 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (40 13)  (532 445)  (532 445)  LC_6 Logic Functioning bit
 (41 13)  (533 445)  (533 445)  LC_6 Logic Functioning bit
 (42 13)  (534 445)  (534 445)  LC_6 Logic Functioning bit
 (43 13)  (535 445)  (535 445)  LC_6 Logic Functioning bit
 (8 14)  (500 446)  (500 446)  routing T_10_27.sp4_v_t_41 <X> T_10_27.sp4_h_l_47
 (9 14)  (501 446)  (501 446)  routing T_10_27.sp4_v_t_41 <X> T_10_27.sp4_h_l_47
 (10 14)  (502 446)  (502 446)  routing T_10_27.sp4_v_t_41 <X> T_10_27.sp4_h_l_47
 (12 14)  (504 446)  (504 446)  routing T_10_27.sp4_h_r_8 <X> T_10_27.sp4_h_l_46
 (14 14)  (506 446)  (506 446)  routing T_10_27.rgt_op_4 <X> T_10_27.lc_trk_g3_4
 (15 14)  (507 446)  (507 446)  routing T_10_27.rgt_op_5 <X> T_10_27.lc_trk_g3_5
 (17 14)  (509 446)  (509 446)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (510 446)  (510 446)  routing T_10_27.rgt_op_5 <X> T_10_27.lc_trk_g3_5
 (25 14)  (517 446)  (517 446)  routing T_10_27.sp4_h_r_38 <X> T_10_27.lc_trk_g3_6
 (26 14)  (518 446)  (518 446)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 446)  (520 446)  routing T_10_27.lc_trk_g2_4 <X> T_10_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 446)  (521 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 446)  (522 446)  routing T_10_27.lc_trk_g2_4 <X> T_10_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 446)  (524 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 446)  (525 446)  routing T_10_27.lc_trk_g3_1 <X> T_10_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 446)  (526 446)  routing T_10_27.lc_trk_g3_1 <X> T_10_27.wire_logic_cluster/lc_7/in_3
 (38 14)  (530 446)  (530 446)  LC_7 Logic Functioning bit
 (39 14)  (531 446)  (531 446)  LC_7 Logic Functioning bit
 (42 14)  (534 446)  (534 446)  LC_7 Logic Functioning bit
 (43 14)  (535 446)  (535 446)  LC_7 Logic Functioning bit
 (51 14)  (543 446)  (543 446)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (13 15)  (505 447)  (505 447)  routing T_10_27.sp4_h_r_8 <X> T_10_27.sp4_h_l_46
 (15 15)  (507 447)  (507 447)  routing T_10_27.rgt_op_4 <X> T_10_27.lc_trk_g3_4
 (17 15)  (509 447)  (509 447)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (514 447)  (514 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (515 447)  (515 447)  routing T_10_27.sp4_h_r_38 <X> T_10_27.lc_trk_g3_6
 (24 15)  (516 447)  (516 447)  routing T_10_27.sp4_h_r_38 <X> T_10_27.lc_trk_g3_6
 (27 15)  (519 447)  (519 447)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 447)  (521 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (524 447)  (524 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (527 447)  (527 447)  routing T_10_27.lc_trk_g0_3 <X> T_10_27.input_2_7
 (36 15)  (528 447)  (528 447)  LC_7 Logic Functioning bit
 (37 15)  (529 447)  (529 447)  LC_7 Logic Functioning bit
 (40 15)  (532 447)  (532 447)  LC_7 Logic Functioning bit
 (41 15)  (533 447)  (533 447)  LC_7 Logic Functioning bit


LogicTile_11_27

 (14 0)  (560 432)  (560 432)  routing T_11_27.wire_logic_cluster/lc_0/out <X> T_11_27.lc_trk_g0_0
 (28 0)  (574 432)  (574 432)  routing T_11_27.lc_trk_g2_1 <X> T_11_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 432)  (575 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 432)  (578 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 432)  (579 432)  routing T_11_27.lc_trk_g3_0 <X> T_11_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 432)  (580 432)  routing T_11_27.lc_trk_g3_0 <X> T_11_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 432)  (582 432)  LC_0 Logic Functioning bit
 (37 0)  (583 432)  (583 432)  LC_0 Logic Functioning bit
 (44 0)  (590 432)  (590 432)  LC_0 Logic Functioning bit
 (45 0)  (591 432)  (591 432)  LC_0 Logic Functioning bit
 (48 0)  (594 432)  (594 432)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (599 432)  (599 432)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (563 433)  (563 433)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (32 1)  (578 433)  (578 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (584 433)  (584 433)  LC_0 Logic Functioning bit
 (39 1)  (585 433)  (585 433)  LC_0 Logic Functioning bit
 (47 1)  (593 433)  (593 433)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (597 433)  (597 433)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 434)  (546 434)  routing T_11_27.glb_netwk_3 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (2 2)  (548 434)  (548 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (551 434)  (551 434)  routing T_11_27.sp4_h_r_9 <X> T_11_27.sp4_h_l_37
 (27 2)  (573 434)  (573 434)  routing T_11_27.lc_trk_g3_1 <X> T_11_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 434)  (574 434)  routing T_11_27.lc_trk_g3_1 <X> T_11_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 434)  (575 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 434)  (578 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 434)  (582 434)  LC_1 Logic Functioning bit
 (41 2)  (587 434)  (587 434)  LC_1 Logic Functioning bit
 (44 2)  (590 434)  (590 434)  LC_1 Logic Functioning bit
 (45 2)  (591 434)  (591 434)  LC_1 Logic Functioning bit
 (46 2)  (592 434)  (592 434)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (593 434)  (593 434)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (53 2)  (599 434)  (599 434)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (546 435)  (546 435)  routing T_11_27.glb_netwk_3 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (4 3)  (550 435)  (550 435)  routing T_11_27.sp4_h_r_9 <X> T_11_27.sp4_h_l_37
 (27 3)  (573 435)  (573 435)  routing T_11_27.lc_trk_g3_0 <X> T_11_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 435)  (574 435)  routing T_11_27.lc_trk_g3_0 <X> T_11_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 435)  (575 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (39 3)  (585 435)  (585 435)  LC_1 Logic Functioning bit
 (42 3)  (588 435)  (588 435)  LC_1 Logic Functioning bit
 (48 3)  (594 435)  (594 435)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (597 435)  (597 435)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 4)  (568 436)  (568 436)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (570 436)  (570 436)  routing T_11_27.bot_op_3 <X> T_11_27.lc_trk_g1_3
 (25 4)  (571 436)  (571 436)  routing T_11_27.wire_logic_cluster/lc_2/out <X> T_11_27.lc_trk_g1_2
 (27 4)  (573 436)  (573 436)  routing T_11_27.lc_trk_g1_2 <X> T_11_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 436)  (575 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 436)  (578 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 436)  (582 436)  LC_2 Logic Functioning bit
 (41 4)  (587 436)  (587 436)  LC_2 Logic Functioning bit
 (44 4)  (590 436)  (590 436)  LC_2 Logic Functioning bit
 (45 4)  (591 436)  (591 436)  LC_2 Logic Functioning bit
 (47 4)  (593 436)  (593 436)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (13 5)  (559 437)  (559 437)  routing T_11_27.sp4_v_t_37 <X> T_11_27.sp4_h_r_5
 (22 5)  (568 437)  (568 437)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (574 437)  (574 437)  routing T_11_27.lc_trk_g2_0 <X> T_11_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 437)  (575 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 437)  (576 437)  routing T_11_27.lc_trk_g1_2 <X> T_11_27.wire_logic_cluster/lc_2/in_1
 (39 5)  (585 437)  (585 437)  LC_2 Logic Functioning bit
 (42 5)  (588 437)  (588 437)  LC_2 Logic Functioning bit
 (48 5)  (594 437)  (594 437)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (597 437)  (597 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (554 438)  (554 438)  routing T_11_27.sp4_h_r_8 <X> T_11_27.sp4_h_l_41
 (10 6)  (556 438)  (556 438)  routing T_11_27.sp4_h_r_8 <X> T_11_27.sp4_h_l_41
 (22 6)  (568 438)  (568 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (573 438)  (573 438)  routing T_11_27.lc_trk_g1_3 <X> T_11_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 438)  (575 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 438)  (578 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (582 438)  (582 438)  LC_3 Logic Functioning bit
 (39 6)  (585 438)  (585 438)  LC_3 Logic Functioning bit
 (41 6)  (587 438)  (587 438)  LC_3 Logic Functioning bit
 (42 6)  (588 438)  (588 438)  LC_3 Logic Functioning bit
 (44 6)  (590 438)  (590 438)  LC_3 Logic Functioning bit
 (21 7)  (567 439)  (567 439)  routing T_11_27.sp4_r_v_b_31 <X> T_11_27.lc_trk_g1_7
 (30 7)  (576 439)  (576 439)  routing T_11_27.lc_trk_g1_3 <X> T_11_27.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 439)  (582 439)  LC_3 Logic Functioning bit
 (39 7)  (585 439)  (585 439)  LC_3 Logic Functioning bit
 (41 7)  (587 439)  (587 439)  LC_3 Logic Functioning bit
 (42 7)  (588 439)  (588 439)  LC_3 Logic Functioning bit
 (15 8)  (561 440)  (561 440)  routing T_11_27.tnr_op_1 <X> T_11_27.lc_trk_g2_1
 (17 8)  (563 440)  (563 440)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (568 440)  (568 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (569 440)  (569 440)  routing T_11_27.sp4_h_r_27 <X> T_11_27.lc_trk_g2_3
 (24 8)  (570 440)  (570 440)  routing T_11_27.sp4_h_r_27 <X> T_11_27.lc_trk_g2_3
 (27 8)  (573 440)  (573 440)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 440)  (574 440)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 440)  (575 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 440)  (576 440)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 440)  (578 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (582 440)  (582 440)  LC_4 Logic Functioning bit
 (39 8)  (585 440)  (585 440)  LC_4 Logic Functioning bit
 (41 8)  (587 440)  (587 440)  LC_4 Logic Functioning bit
 (42 8)  (588 440)  (588 440)  LC_4 Logic Functioning bit
 (44 8)  (590 440)  (590 440)  LC_4 Logic Functioning bit
 (14 9)  (560 441)  (560 441)  routing T_11_27.tnl_op_0 <X> T_11_27.lc_trk_g2_0
 (15 9)  (561 441)  (561 441)  routing T_11_27.tnl_op_0 <X> T_11_27.lc_trk_g2_0
 (17 9)  (563 441)  (563 441)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (567 441)  (567 441)  routing T_11_27.sp4_h_r_27 <X> T_11_27.lc_trk_g2_3
 (22 9)  (568 441)  (568 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (569 441)  (569 441)  routing T_11_27.sp4_h_l_15 <X> T_11_27.lc_trk_g2_2
 (24 9)  (570 441)  (570 441)  routing T_11_27.sp4_h_l_15 <X> T_11_27.lc_trk_g2_2
 (25 9)  (571 441)  (571 441)  routing T_11_27.sp4_h_l_15 <X> T_11_27.lc_trk_g2_2
 (36 9)  (582 441)  (582 441)  LC_4 Logic Functioning bit
 (39 9)  (585 441)  (585 441)  LC_4 Logic Functioning bit
 (41 9)  (587 441)  (587 441)  LC_4 Logic Functioning bit
 (42 9)  (588 441)  (588 441)  LC_4 Logic Functioning bit
 (51 9)  (597 441)  (597 441)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (12 10)  (558 442)  (558 442)  routing T_11_27.sp4_v_t_45 <X> T_11_27.sp4_h_l_45
 (28 10)  (574 442)  (574 442)  routing T_11_27.lc_trk_g2_2 <X> T_11_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 442)  (575 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 442)  (578 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (582 442)  (582 442)  LC_5 Logic Functioning bit
 (39 10)  (585 442)  (585 442)  LC_5 Logic Functioning bit
 (41 10)  (587 442)  (587 442)  LC_5 Logic Functioning bit
 (42 10)  (588 442)  (588 442)  LC_5 Logic Functioning bit
 (44 10)  (590 442)  (590 442)  LC_5 Logic Functioning bit
 (11 11)  (557 443)  (557 443)  routing T_11_27.sp4_v_t_45 <X> T_11_27.sp4_h_l_45
 (30 11)  (576 443)  (576 443)  routing T_11_27.lc_trk_g2_2 <X> T_11_27.wire_logic_cluster/lc_5/in_1
 (36 11)  (582 443)  (582 443)  LC_5 Logic Functioning bit
 (39 11)  (585 443)  (585 443)  LC_5 Logic Functioning bit
 (41 11)  (587 443)  (587 443)  LC_5 Logic Functioning bit
 (42 11)  (588 443)  (588 443)  LC_5 Logic Functioning bit
 (51 11)  (597 443)  (597 443)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (563 444)  (563 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 444)  (564 444)  routing T_11_27.wire_logic_cluster/lc_1/out <X> T_11_27.lc_trk_g3_1
 (28 12)  (574 444)  (574 444)  routing T_11_27.lc_trk_g2_3 <X> T_11_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 444)  (575 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 444)  (578 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (582 444)  (582 444)  LC_6 Logic Functioning bit
 (39 12)  (585 444)  (585 444)  LC_6 Logic Functioning bit
 (41 12)  (587 444)  (587 444)  LC_6 Logic Functioning bit
 (42 12)  (588 444)  (588 444)  LC_6 Logic Functioning bit
 (44 12)  (590 444)  (590 444)  LC_6 Logic Functioning bit
 (14 13)  (560 445)  (560 445)  routing T_11_27.tnl_op_0 <X> T_11_27.lc_trk_g3_0
 (15 13)  (561 445)  (561 445)  routing T_11_27.tnl_op_0 <X> T_11_27.lc_trk_g3_0
 (17 13)  (563 445)  (563 445)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (30 13)  (576 445)  (576 445)  routing T_11_27.lc_trk_g2_3 <X> T_11_27.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 445)  (582 445)  LC_6 Logic Functioning bit
 (39 13)  (585 445)  (585 445)  LC_6 Logic Functioning bit
 (41 13)  (587 445)  (587 445)  LC_6 Logic Functioning bit
 (42 13)  (588 445)  (588 445)  LC_6 Logic Functioning bit
 (51 13)  (597 445)  (597 445)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (551 446)  (551 446)  routing T_11_27.sp4_v_b_9 <X> T_11_27.sp4_h_l_44
 (27 14)  (573 446)  (573 446)  routing T_11_27.lc_trk_g1_7 <X> T_11_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 446)  (575 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 446)  (576 446)  routing T_11_27.lc_trk_g1_7 <X> T_11_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 446)  (578 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (582 446)  (582 446)  LC_7 Logic Functioning bit
 (39 14)  (585 446)  (585 446)  LC_7 Logic Functioning bit
 (41 14)  (587 446)  (587 446)  LC_7 Logic Functioning bit
 (42 14)  (588 446)  (588 446)  LC_7 Logic Functioning bit
 (14 15)  (560 447)  (560 447)  routing T_11_27.sp12_v_b_20 <X> T_11_27.lc_trk_g3_4
 (16 15)  (562 447)  (562 447)  routing T_11_27.sp12_v_b_20 <X> T_11_27.lc_trk_g3_4
 (17 15)  (563 447)  (563 447)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (30 15)  (576 447)  (576 447)  routing T_11_27.lc_trk_g1_7 <X> T_11_27.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 447)  (582 447)  LC_7 Logic Functioning bit
 (39 15)  (585 447)  (585 447)  LC_7 Logic Functioning bit
 (41 15)  (587 447)  (587 447)  LC_7 Logic Functioning bit
 (42 15)  (588 447)  (588 447)  LC_7 Logic Functioning bit
 (51 15)  (597 447)  (597 447)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_27

 (22 0)  (622 432)  (622 432)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 432)  (624 432)  routing T_12_27.bot_op_3 <X> T_12_27.lc_trk_g0_3
 (27 0)  (627 432)  (627 432)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 432)  (629 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 432)  (632 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 432)  (633 432)  routing T_12_27.lc_trk_g2_3 <X> T_12_27.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 432)  (637 432)  LC_0 Logic Functioning bit
 (39 0)  (639 432)  (639 432)  LC_0 Logic Functioning bit
 (40 0)  (640 432)  (640 432)  LC_0 Logic Functioning bit
 (17 1)  (617 433)  (617 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (27 1)  (627 433)  (627 433)  routing T_12_27.lc_trk_g3_1 <X> T_12_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 433)  (628 433)  routing T_12_27.lc_trk_g3_1 <X> T_12_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 433)  (629 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 433)  (630 433)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 433)  (631 433)  routing T_12_27.lc_trk_g2_3 <X> T_12_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 433)  (632 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (47 1)  (647 433)  (647 433)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (653 433)  (653 433)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 434)  (600 434)  routing T_12_27.glb_netwk_3 <X> T_12_27.wire_logic_cluster/lc_7/clk
 (2 2)  (602 434)  (602 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (614 434)  (614 434)  routing T_12_27.sp4_v_t_1 <X> T_12_27.lc_trk_g0_4
 (22 2)  (622 434)  (622 434)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 434)  (624 434)  routing T_12_27.bot_op_7 <X> T_12_27.lc_trk_g0_7
 (26 2)  (626 434)  (626 434)  routing T_12_27.lc_trk_g3_4 <X> T_12_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 434)  (627 434)  routing T_12_27.lc_trk_g1_3 <X> T_12_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 434)  (629 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 434)  (631 434)  routing T_12_27.lc_trk_g2_4 <X> T_12_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 434)  (632 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 434)  (633 434)  routing T_12_27.lc_trk_g2_4 <X> T_12_27.wire_logic_cluster/lc_1/in_3
 (38 2)  (638 434)  (638 434)  LC_1 Logic Functioning bit
 (39 2)  (639 434)  (639 434)  LC_1 Logic Functioning bit
 (42 2)  (642 434)  (642 434)  LC_1 Logic Functioning bit
 (43 2)  (643 434)  (643 434)  LC_1 Logic Functioning bit
 (47 2)  (647 434)  (647 434)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (600 435)  (600 435)  routing T_12_27.glb_netwk_3 <X> T_12_27.wire_logic_cluster/lc_7/clk
 (14 3)  (614 435)  (614 435)  routing T_12_27.sp4_v_t_1 <X> T_12_27.lc_trk_g0_4
 (16 3)  (616 435)  (616 435)  routing T_12_27.sp4_v_t_1 <X> T_12_27.lc_trk_g0_4
 (17 3)  (617 435)  (617 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (27 3)  (627 435)  (627 435)  routing T_12_27.lc_trk_g3_4 <X> T_12_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 435)  (628 435)  routing T_12_27.lc_trk_g3_4 <X> T_12_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 435)  (629 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 435)  (630 435)  routing T_12_27.lc_trk_g1_3 <X> T_12_27.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 435)  (632 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (633 435)  (633 435)  routing T_12_27.lc_trk_g2_1 <X> T_12_27.input_2_1
 (36 3)  (636 435)  (636 435)  LC_1 Logic Functioning bit
 (37 3)  (637 435)  (637 435)  LC_1 Logic Functioning bit
 (40 3)  (640 435)  (640 435)  LC_1 Logic Functioning bit
 (41 3)  (641 435)  (641 435)  LC_1 Logic Functioning bit
 (14 4)  (614 436)  (614 436)  routing T_12_27.sp4_h_l_5 <X> T_12_27.lc_trk_g1_0
 (21 4)  (621 436)  (621 436)  routing T_12_27.wire_logic_cluster/lc_3/out <X> T_12_27.lc_trk_g1_3
 (22 4)  (622 436)  (622 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 436)  (625 436)  routing T_12_27.bnr_op_2 <X> T_12_27.lc_trk_g1_2
 (27 4)  (627 436)  (627 436)  routing T_12_27.lc_trk_g1_0 <X> T_12_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 436)  (629 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 436)  (632 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 436)  (633 436)  routing T_12_27.lc_trk_g3_2 <X> T_12_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 436)  (634 436)  routing T_12_27.lc_trk_g3_2 <X> T_12_27.wire_logic_cluster/lc_2/in_3
 (38 4)  (638 436)  (638 436)  LC_2 Logic Functioning bit
 (39 4)  (639 436)  (639 436)  LC_2 Logic Functioning bit
 (42 4)  (642 436)  (642 436)  LC_2 Logic Functioning bit
 (43 4)  (643 436)  (643 436)  LC_2 Logic Functioning bit
 (46 4)  (646 436)  (646 436)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (650 436)  (650 436)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (614 437)  (614 437)  routing T_12_27.sp4_h_l_5 <X> T_12_27.lc_trk_g1_0
 (15 5)  (615 437)  (615 437)  routing T_12_27.sp4_h_l_5 <X> T_12_27.lc_trk_g1_0
 (16 5)  (616 437)  (616 437)  routing T_12_27.sp4_h_l_5 <X> T_12_27.lc_trk_g1_0
 (17 5)  (617 437)  (617 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (622 437)  (622 437)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (625 437)  (625 437)  routing T_12_27.bnr_op_2 <X> T_12_27.lc_trk_g1_2
 (26 5)  (626 437)  (626 437)  routing T_12_27.lc_trk_g2_2 <X> T_12_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 437)  (628 437)  routing T_12_27.lc_trk_g2_2 <X> T_12_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 437)  (629 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 437)  (631 437)  routing T_12_27.lc_trk_g3_2 <X> T_12_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 437)  (636 437)  LC_2 Logic Functioning bit
 (37 5)  (637 437)  (637 437)  LC_2 Logic Functioning bit
 (40 5)  (640 437)  (640 437)  LC_2 Logic Functioning bit
 (41 5)  (641 437)  (641 437)  LC_2 Logic Functioning bit
 (14 6)  (614 438)  (614 438)  routing T_12_27.wire_logic_cluster/lc_4/out <X> T_12_27.lc_trk_g1_4
 (26 6)  (626 438)  (626 438)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 438)  (627 438)  routing T_12_27.lc_trk_g3_5 <X> T_12_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 438)  (628 438)  routing T_12_27.lc_trk_g3_5 <X> T_12_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 438)  (629 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 438)  (630 438)  routing T_12_27.lc_trk_g3_5 <X> T_12_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 438)  (632 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 438)  (634 438)  routing T_12_27.lc_trk_g1_3 <X> T_12_27.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 438)  (635 438)  routing T_12_27.lc_trk_g2_7 <X> T_12_27.input_2_3
 (36 6)  (636 438)  (636 438)  LC_3 Logic Functioning bit
 (37 6)  (637 438)  (637 438)  LC_3 Logic Functioning bit
 (38 6)  (638 438)  (638 438)  LC_3 Logic Functioning bit
 (39 6)  (639 438)  (639 438)  LC_3 Logic Functioning bit
 (45 6)  (645 438)  (645 438)  LC_3 Logic Functioning bit
 (17 7)  (617 439)  (617 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (626 439)  (626 439)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 439)  (627 439)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 439)  (628 439)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 439)  (629 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 439)  (631 439)  routing T_12_27.lc_trk_g1_3 <X> T_12_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 439)  (632 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (633 439)  (633 439)  routing T_12_27.lc_trk_g2_7 <X> T_12_27.input_2_3
 (35 7)  (635 439)  (635 439)  routing T_12_27.lc_trk_g2_7 <X> T_12_27.input_2_3
 (36 7)  (636 439)  (636 439)  LC_3 Logic Functioning bit
 (37 7)  (637 439)  (637 439)  LC_3 Logic Functioning bit
 (38 7)  (638 439)  (638 439)  LC_3 Logic Functioning bit
 (42 7)  (642 439)  (642 439)  LC_3 Logic Functioning bit
 (51 7)  (651 439)  (651 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (615 440)  (615 440)  routing T_12_27.sp4_h_r_33 <X> T_12_27.lc_trk_g2_1
 (16 8)  (616 440)  (616 440)  routing T_12_27.sp4_h_r_33 <X> T_12_27.lc_trk_g2_1
 (17 8)  (617 440)  (617 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (618 440)  (618 440)  routing T_12_27.sp4_h_r_33 <X> T_12_27.lc_trk_g2_1
 (21 8)  (621 440)  (621 440)  routing T_12_27.rgt_op_3 <X> T_12_27.lc_trk_g2_3
 (22 8)  (622 440)  (622 440)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 440)  (624 440)  routing T_12_27.rgt_op_3 <X> T_12_27.lc_trk_g2_3
 (26 8)  (626 440)  (626 440)  routing T_12_27.lc_trk_g3_5 <X> T_12_27.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 440)  (627 440)  routing T_12_27.lc_trk_g1_4 <X> T_12_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 440)  (629 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 440)  (630 440)  routing T_12_27.lc_trk_g1_4 <X> T_12_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 440)  (631 440)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 440)  (632 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 440)  (633 440)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 440)  (634 440)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 440)  (636 440)  LC_4 Logic Functioning bit
 (37 8)  (637 440)  (637 440)  LC_4 Logic Functioning bit
 (38 8)  (638 440)  (638 440)  LC_4 Logic Functioning bit
 (39 8)  (639 440)  (639 440)  LC_4 Logic Functioning bit
 (41 8)  (641 440)  (641 440)  LC_4 Logic Functioning bit
 (43 8)  (643 440)  (643 440)  LC_4 Logic Functioning bit
 (45 8)  (645 440)  (645 440)  LC_4 Logic Functioning bit
 (51 8)  (651 440)  (651 440)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (622 441)  (622 441)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (624 441)  (624 441)  routing T_12_27.tnl_op_2 <X> T_12_27.lc_trk_g2_2
 (25 9)  (625 441)  (625 441)  routing T_12_27.tnl_op_2 <X> T_12_27.lc_trk_g2_2
 (27 9)  (627 441)  (627 441)  routing T_12_27.lc_trk_g3_5 <X> T_12_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 441)  (628 441)  routing T_12_27.lc_trk_g3_5 <X> T_12_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 441)  (629 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 441)  (631 441)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 441)  (636 441)  LC_4 Logic Functioning bit
 (38 9)  (638 441)  (638 441)  LC_4 Logic Functioning bit
 (41 9)  (641 441)  (641 441)  LC_4 Logic Functioning bit
 (43 9)  (643 441)  (643 441)  LC_4 Logic Functioning bit
 (51 9)  (651 441)  (651 441)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (9 10)  (609 442)  (609 442)  routing T_12_27.sp4_v_b_7 <X> T_12_27.sp4_h_l_42
 (14 10)  (614 442)  (614 442)  routing T_12_27.sp4_h_r_36 <X> T_12_27.lc_trk_g2_4
 (22 10)  (622 442)  (622 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (623 442)  (623 442)  routing T_12_27.sp4_v_b_47 <X> T_12_27.lc_trk_g2_7
 (24 10)  (624 442)  (624 442)  routing T_12_27.sp4_v_b_47 <X> T_12_27.lc_trk_g2_7
 (15 11)  (615 443)  (615 443)  routing T_12_27.sp4_h_r_36 <X> T_12_27.lc_trk_g2_4
 (16 11)  (616 443)  (616 443)  routing T_12_27.sp4_h_r_36 <X> T_12_27.lc_trk_g2_4
 (17 11)  (617 443)  (617 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (11 12)  (611 444)  (611 444)  routing T_12_27.sp4_h_l_40 <X> T_12_27.sp4_v_b_11
 (13 12)  (613 444)  (613 444)  routing T_12_27.sp4_h_l_40 <X> T_12_27.sp4_v_b_11
 (15 12)  (615 444)  (615 444)  routing T_12_27.sp4_h_r_41 <X> T_12_27.lc_trk_g3_1
 (16 12)  (616 444)  (616 444)  routing T_12_27.sp4_h_r_41 <X> T_12_27.lc_trk_g3_1
 (17 12)  (617 444)  (617 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 444)  (618 444)  routing T_12_27.sp4_h_r_41 <X> T_12_27.lc_trk_g3_1
 (22 12)  (622 444)  (622 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 444)  (623 444)  routing T_12_27.sp4_v_t_30 <X> T_12_27.lc_trk_g3_3
 (24 12)  (624 444)  (624 444)  routing T_12_27.sp4_v_t_30 <X> T_12_27.lc_trk_g3_3
 (25 12)  (625 444)  (625 444)  routing T_12_27.sp4_h_r_34 <X> T_12_27.lc_trk_g3_2
 (26 12)  (626 444)  (626 444)  routing T_12_27.lc_trk_g0_4 <X> T_12_27.wire_logic_cluster/lc_6/in_0
 (32 12)  (632 444)  (632 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (637 444)  (637 444)  LC_6 Logic Functioning bit
 (39 12)  (639 444)  (639 444)  LC_6 Logic Functioning bit
 (41 12)  (641 444)  (641 444)  LC_6 Logic Functioning bit
 (43 12)  (643 444)  (643 444)  LC_6 Logic Functioning bit
 (12 13)  (612 445)  (612 445)  routing T_12_27.sp4_h_l_40 <X> T_12_27.sp4_v_b_11
 (18 13)  (618 445)  (618 445)  routing T_12_27.sp4_h_r_41 <X> T_12_27.lc_trk_g3_1
 (22 13)  (622 445)  (622 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (623 445)  (623 445)  routing T_12_27.sp4_h_r_34 <X> T_12_27.lc_trk_g3_2
 (24 13)  (624 445)  (624 445)  routing T_12_27.sp4_h_r_34 <X> T_12_27.lc_trk_g3_2
 (29 13)  (629 445)  (629 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 445)  (631 445)  routing T_12_27.lc_trk_g0_3 <X> T_12_27.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 445)  (636 445)  LC_6 Logic Functioning bit
 (38 13)  (638 445)  (638 445)  LC_6 Logic Functioning bit
 (40 13)  (640 445)  (640 445)  LC_6 Logic Functioning bit
 (42 13)  (642 445)  (642 445)  LC_6 Logic Functioning bit
 (14 14)  (614 446)  (614 446)  routing T_12_27.sp4_h_r_44 <X> T_12_27.lc_trk_g3_4
 (15 14)  (615 446)  (615 446)  routing T_12_27.sp4_h_l_16 <X> T_12_27.lc_trk_g3_5
 (16 14)  (616 446)  (616 446)  routing T_12_27.sp4_h_l_16 <X> T_12_27.lc_trk_g3_5
 (17 14)  (617 446)  (617 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (621 446)  (621 446)  routing T_12_27.sp4_h_l_34 <X> T_12_27.lc_trk_g3_7
 (22 14)  (622 446)  (622 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (623 446)  (623 446)  routing T_12_27.sp4_h_l_34 <X> T_12_27.lc_trk_g3_7
 (24 14)  (624 446)  (624 446)  routing T_12_27.sp4_h_l_34 <X> T_12_27.lc_trk_g3_7
 (25 14)  (625 446)  (625 446)  routing T_12_27.sp4_h_r_46 <X> T_12_27.lc_trk_g3_6
 (26 14)  (626 446)  (626 446)  routing T_12_27.lc_trk_g0_7 <X> T_12_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 446)  (627 446)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 446)  (628 446)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 446)  (629 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 446)  (630 446)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 446)  (632 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 446)  (633 446)  routing T_12_27.lc_trk_g3_3 <X> T_12_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 446)  (634 446)  routing T_12_27.lc_trk_g3_3 <X> T_12_27.wire_logic_cluster/lc_7/in_3
 (38 14)  (638 446)  (638 446)  LC_7 Logic Functioning bit
 (39 14)  (639 446)  (639 446)  LC_7 Logic Functioning bit
 (42 14)  (642 446)  (642 446)  LC_7 Logic Functioning bit
 (43 14)  (643 446)  (643 446)  LC_7 Logic Functioning bit
 (47 14)  (647 446)  (647 446)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (650 446)  (650 446)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (614 447)  (614 447)  routing T_12_27.sp4_h_r_44 <X> T_12_27.lc_trk_g3_4
 (15 15)  (615 447)  (615 447)  routing T_12_27.sp4_h_r_44 <X> T_12_27.lc_trk_g3_4
 (16 15)  (616 447)  (616 447)  routing T_12_27.sp4_h_r_44 <X> T_12_27.lc_trk_g3_4
 (17 15)  (617 447)  (617 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (618 447)  (618 447)  routing T_12_27.sp4_h_l_16 <X> T_12_27.lc_trk_g3_5
 (21 15)  (621 447)  (621 447)  routing T_12_27.sp4_h_l_34 <X> T_12_27.lc_trk_g3_7
 (22 15)  (622 447)  (622 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (623 447)  (623 447)  routing T_12_27.sp4_h_r_46 <X> T_12_27.lc_trk_g3_6
 (24 15)  (624 447)  (624 447)  routing T_12_27.sp4_h_r_46 <X> T_12_27.lc_trk_g3_6
 (25 15)  (625 447)  (625 447)  routing T_12_27.sp4_h_r_46 <X> T_12_27.lc_trk_g3_6
 (26 15)  (626 447)  (626 447)  routing T_12_27.lc_trk_g0_7 <X> T_12_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 447)  (629 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 447)  (630 447)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 447)  (631 447)  routing T_12_27.lc_trk_g3_3 <X> T_12_27.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 447)  (636 447)  LC_7 Logic Functioning bit
 (37 15)  (637 447)  (637 447)  LC_7 Logic Functioning bit
 (40 15)  (640 447)  (640 447)  LC_7 Logic Functioning bit
 (41 15)  (641 447)  (641 447)  LC_7 Logic Functioning bit


LogicTile_13_27

 (21 0)  (675 432)  (675 432)  routing T_13_27.wire_logic_cluster/lc_3/out <X> T_13_27.lc_trk_g0_3
 (22 0)  (676 432)  (676 432)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (680 432)  (680 432)  routing T_13_27.lc_trk_g0_6 <X> T_13_27.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 432)  (682 432)  routing T_13_27.lc_trk_g2_5 <X> T_13_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 432)  (683 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 432)  (684 432)  routing T_13_27.lc_trk_g2_5 <X> T_13_27.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 432)  (685 432)  routing T_13_27.lc_trk_g1_6 <X> T_13_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 432)  (686 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 432)  (688 432)  routing T_13_27.lc_trk_g1_6 <X> T_13_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 432)  (690 432)  LC_0 Logic Functioning bit
 (37 0)  (691 432)  (691 432)  LC_0 Logic Functioning bit
 (38 0)  (692 432)  (692 432)  LC_0 Logic Functioning bit
 (39 0)  (693 432)  (693 432)  LC_0 Logic Functioning bit
 (15 1)  (669 433)  (669 433)  routing T_13_27.bot_op_0 <X> T_13_27.lc_trk_g0_0
 (17 1)  (671 433)  (671 433)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (676 433)  (676 433)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 433)  (678 433)  routing T_13_27.bot_op_2 <X> T_13_27.lc_trk_g0_2
 (26 1)  (680 433)  (680 433)  routing T_13_27.lc_trk_g0_6 <X> T_13_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 433)  (683 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 433)  (685 433)  routing T_13_27.lc_trk_g1_6 <X> T_13_27.wire_logic_cluster/lc_0/in_3
 (40 1)  (694 433)  (694 433)  LC_0 Logic Functioning bit
 (41 1)  (695 433)  (695 433)  LC_0 Logic Functioning bit
 (42 1)  (696 433)  (696 433)  LC_0 Logic Functioning bit
 (43 1)  (697 433)  (697 433)  LC_0 Logic Functioning bit
 (47 1)  (701 433)  (701 433)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (654 434)  (654 434)  routing T_13_27.glb_netwk_3 <X> T_13_27.wire_logic_cluster/lc_7/clk
 (2 2)  (656 434)  (656 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (668 434)  (668 434)  routing T_13_27.wire_logic_cluster/lc_4/out <X> T_13_27.lc_trk_g0_4
 (25 2)  (679 434)  (679 434)  routing T_13_27.sp4_v_b_6 <X> T_13_27.lc_trk_g0_6
 (27 2)  (681 434)  (681 434)  routing T_13_27.lc_trk_g3_1 <X> T_13_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 434)  (682 434)  routing T_13_27.lc_trk_g3_1 <X> T_13_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 434)  (683 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 434)  (686 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 434)  (690 434)  LC_1 Logic Functioning bit
 (38 2)  (692 434)  (692 434)  LC_1 Logic Functioning bit
 (41 2)  (695 434)  (695 434)  LC_1 Logic Functioning bit
 (45 2)  (699 434)  (699 434)  LC_1 Logic Functioning bit
 (0 3)  (654 435)  (654 435)  routing T_13_27.glb_netwk_3 <X> T_13_27.wire_logic_cluster/lc_7/clk
 (17 3)  (671 435)  (671 435)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (676 435)  (676 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (677 435)  (677 435)  routing T_13_27.sp4_v_b_6 <X> T_13_27.lc_trk_g0_6
 (26 3)  (680 435)  (680 435)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 435)  (681 435)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 435)  (682 435)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 435)  (683 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 435)  (685 435)  routing T_13_27.lc_trk_g0_2 <X> T_13_27.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 435)  (686 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (689 435)  (689 435)  routing T_13_27.lc_trk_g0_3 <X> T_13_27.input_2_1
 (36 3)  (690 435)  (690 435)  LC_1 Logic Functioning bit
 (38 3)  (692 435)  (692 435)  LC_1 Logic Functioning bit
 (15 4)  (669 436)  (669 436)  routing T_13_27.bot_op_1 <X> T_13_27.lc_trk_g1_1
 (17 4)  (671 436)  (671 436)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (675 436)  (675 436)  routing T_13_27.wire_logic_cluster/lc_3/out <X> T_13_27.lc_trk_g1_3
 (22 4)  (676 436)  (676 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 436)  (680 436)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 436)  (681 436)  routing T_13_27.lc_trk_g3_6 <X> T_13_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 436)  (682 436)  routing T_13_27.lc_trk_g3_6 <X> T_13_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 436)  (683 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 436)  (684 436)  routing T_13_27.lc_trk_g3_6 <X> T_13_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 436)  (686 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 436)  (687 436)  routing T_13_27.lc_trk_g2_1 <X> T_13_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 436)  (690 436)  LC_2 Logic Functioning bit
 (38 4)  (692 436)  (692 436)  LC_2 Logic Functioning bit
 (41 4)  (695 436)  (695 436)  LC_2 Logic Functioning bit
 (43 4)  (697 436)  (697 436)  LC_2 Logic Functioning bit
 (22 5)  (676 437)  (676 437)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 437)  (678 437)  routing T_13_27.bot_op_2 <X> T_13_27.lc_trk_g1_2
 (26 5)  (680 437)  (680 437)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 437)  (681 437)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 437)  (682 437)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 437)  (683 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 437)  (684 437)  routing T_13_27.lc_trk_g3_6 <X> T_13_27.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 437)  (686 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (688 437)  (688 437)  routing T_13_27.lc_trk_g1_1 <X> T_13_27.input_2_2
 (36 5)  (690 437)  (690 437)  LC_2 Logic Functioning bit
 (37 5)  (691 437)  (691 437)  LC_2 Logic Functioning bit
 (38 5)  (692 437)  (692 437)  LC_2 Logic Functioning bit
 (39 5)  (693 437)  (693 437)  LC_2 Logic Functioning bit
 (41 5)  (695 437)  (695 437)  LC_2 Logic Functioning bit
 (42 5)  (696 437)  (696 437)  LC_2 Logic Functioning bit
 (43 5)  (697 437)  (697 437)  LC_2 Logic Functioning bit
 (8 6)  (662 438)  (662 438)  routing T_13_27.sp4_v_t_41 <X> T_13_27.sp4_h_l_41
 (9 6)  (663 438)  (663 438)  routing T_13_27.sp4_v_t_41 <X> T_13_27.sp4_h_l_41
 (25 6)  (679 438)  (679 438)  routing T_13_27.lft_op_6 <X> T_13_27.lc_trk_g1_6
 (29 6)  (683 438)  (683 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 438)  (685 438)  routing T_13_27.lc_trk_g0_4 <X> T_13_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 438)  (686 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 438)  (690 438)  LC_3 Logic Functioning bit
 (37 6)  (691 438)  (691 438)  LC_3 Logic Functioning bit
 (38 6)  (692 438)  (692 438)  LC_3 Logic Functioning bit
 (41 6)  (695 438)  (695 438)  LC_3 Logic Functioning bit
 (43 6)  (697 438)  (697 438)  LC_3 Logic Functioning bit
 (50 6)  (704 438)  (704 438)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (676 439)  (676 439)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 439)  (678 439)  routing T_13_27.lft_op_6 <X> T_13_27.lc_trk_g1_6
 (27 7)  (681 439)  (681 439)  routing T_13_27.lc_trk_g3_0 <X> T_13_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 439)  (682 439)  routing T_13_27.lc_trk_g3_0 <X> T_13_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 439)  (683 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 439)  (690 439)  LC_3 Logic Functioning bit
 (37 7)  (691 439)  (691 439)  LC_3 Logic Functioning bit
 (38 7)  (692 439)  (692 439)  LC_3 Logic Functioning bit
 (39 7)  (693 439)  (693 439)  LC_3 Logic Functioning bit
 (40 7)  (694 439)  (694 439)  LC_3 Logic Functioning bit
 (42 7)  (696 439)  (696 439)  LC_3 Logic Functioning bit
 (51 7)  (705 439)  (705 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (668 440)  (668 440)  routing T_13_27.rgt_op_0 <X> T_13_27.lc_trk_g2_0
 (17 8)  (671 440)  (671 440)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 440)  (672 440)  routing T_13_27.wire_logic_cluster/lc_1/out <X> T_13_27.lc_trk_g2_1
 (21 8)  (675 440)  (675 440)  routing T_13_27.rgt_op_3 <X> T_13_27.lc_trk_g2_3
 (22 8)  (676 440)  (676 440)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 440)  (678 440)  routing T_13_27.rgt_op_3 <X> T_13_27.lc_trk_g2_3
 (28 8)  (682 440)  (682 440)  routing T_13_27.lc_trk_g2_7 <X> T_13_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 440)  (683 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 440)  (684 440)  routing T_13_27.lc_trk_g2_7 <X> T_13_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 440)  (686 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 440)  (687 440)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 440)  (688 440)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 440)  (690 440)  LC_4 Logic Functioning bit
 (38 8)  (692 440)  (692 440)  LC_4 Logic Functioning bit
 (41 8)  (695 440)  (695 440)  LC_4 Logic Functioning bit
 (43 8)  (697 440)  (697 440)  LC_4 Logic Functioning bit
 (45 8)  (699 440)  (699 440)  LC_4 Logic Functioning bit
 (50 8)  (704 440)  (704 440)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (669 441)  (669 441)  routing T_13_27.rgt_op_0 <X> T_13_27.lc_trk_g2_0
 (17 9)  (671 441)  (671 441)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (680 441)  (680 441)  routing T_13_27.lc_trk_g0_2 <X> T_13_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 441)  (683 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 441)  (684 441)  routing T_13_27.lc_trk_g2_7 <X> T_13_27.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 441)  (685 441)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_4/in_3
 (38 9)  (692 441)  (692 441)  LC_4 Logic Functioning bit
 (17 10)  (671 442)  (671 442)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (672 442)  (672 442)  routing T_13_27.bnl_op_5 <X> T_13_27.lc_trk_g2_5
 (21 10)  (675 442)  (675 442)  routing T_13_27.rgt_op_7 <X> T_13_27.lc_trk_g2_7
 (22 10)  (676 442)  (676 442)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 442)  (678 442)  routing T_13_27.rgt_op_7 <X> T_13_27.lc_trk_g2_7
 (28 10)  (682 442)  (682 442)  routing T_13_27.lc_trk_g2_0 <X> T_13_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 442)  (683 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 442)  (686 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 442)  (690 442)  LC_5 Logic Functioning bit
 (38 10)  (692 442)  (692 442)  LC_5 Logic Functioning bit
 (41 10)  (695 442)  (695 442)  LC_5 Logic Functioning bit
 (45 10)  (699 442)  (699 442)  LC_5 Logic Functioning bit
 (18 11)  (672 443)  (672 443)  routing T_13_27.bnl_op_5 <X> T_13_27.lc_trk_g2_5
 (26 11)  (680 443)  (680 443)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 443)  (681 443)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 443)  (682 443)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 443)  (683 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 443)  (685 443)  routing T_13_27.lc_trk_g0_2 <X> T_13_27.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 443)  (686 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (689 443)  (689 443)  routing T_13_27.lc_trk_g0_3 <X> T_13_27.input_2_5
 (36 11)  (690 443)  (690 443)  LC_5 Logic Functioning bit
 (38 11)  (692 443)  (692 443)  LC_5 Logic Functioning bit
 (13 12)  (667 444)  (667 444)  routing T_13_27.sp4_h_l_46 <X> T_13_27.sp4_v_b_11
 (15 12)  (669 444)  (669 444)  routing T_13_27.rgt_op_1 <X> T_13_27.lc_trk_g3_1
 (17 12)  (671 444)  (671 444)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 444)  (672 444)  routing T_13_27.rgt_op_1 <X> T_13_27.lc_trk_g3_1
 (27 12)  (681 444)  (681 444)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 444)  (682 444)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 444)  (683 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 444)  (686 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 444)  (688 444)  routing T_13_27.lc_trk_g1_2 <X> T_13_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 444)  (689 444)  routing T_13_27.lc_trk_g3_5 <X> T_13_27.input_2_6
 (36 12)  (690 444)  (690 444)  LC_6 Logic Functioning bit
 (37 12)  (691 444)  (691 444)  LC_6 Logic Functioning bit
 (45 12)  (699 444)  (699 444)  LC_6 Logic Functioning bit
 (12 13)  (666 445)  (666 445)  routing T_13_27.sp4_h_l_46 <X> T_13_27.sp4_v_b_11
 (14 13)  (668 445)  (668 445)  routing T_13_27.sp4_r_v_b_40 <X> T_13_27.lc_trk_g3_0
 (17 13)  (671 445)  (671 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (676 445)  (676 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (677 445)  (677 445)  routing T_13_27.sp4_v_b_42 <X> T_13_27.lc_trk_g3_2
 (24 13)  (678 445)  (678 445)  routing T_13_27.sp4_v_b_42 <X> T_13_27.lc_trk_g3_2
 (26 13)  (680 445)  (680 445)  routing T_13_27.lc_trk_g1_3 <X> T_13_27.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 445)  (681 445)  routing T_13_27.lc_trk_g1_3 <X> T_13_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 445)  (683 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 445)  (684 445)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 445)  (685 445)  routing T_13_27.lc_trk_g1_2 <X> T_13_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 445)  (686 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (687 445)  (687 445)  routing T_13_27.lc_trk_g3_5 <X> T_13_27.input_2_6
 (34 13)  (688 445)  (688 445)  routing T_13_27.lc_trk_g3_5 <X> T_13_27.input_2_6
 (36 13)  (690 445)  (690 445)  LC_6 Logic Functioning bit
 (37 13)  (691 445)  (691 445)  LC_6 Logic Functioning bit
 (43 13)  (697 445)  (697 445)  LC_6 Logic Functioning bit
 (15 14)  (669 446)  (669 446)  routing T_13_27.rgt_op_5 <X> T_13_27.lc_trk_g3_5
 (17 14)  (671 446)  (671 446)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 446)  (672 446)  routing T_13_27.rgt_op_5 <X> T_13_27.lc_trk_g3_5
 (21 14)  (675 446)  (675 446)  routing T_13_27.wire_logic_cluster/lc_7/out <X> T_13_27.lc_trk_g3_7
 (22 14)  (676 446)  (676 446)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (679 446)  (679 446)  routing T_13_27.wire_logic_cluster/lc_6/out <X> T_13_27.lc_trk_g3_6
 (29 14)  (683 446)  (683 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 446)  (686 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 446)  (688 446)  routing T_13_27.lc_trk_g1_3 <X> T_13_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 446)  (690 446)  LC_7 Logic Functioning bit
 (38 14)  (692 446)  (692 446)  LC_7 Logic Functioning bit
 (41 14)  (695 446)  (695 446)  LC_7 Logic Functioning bit
 (43 14)  (697 446)  (697 446)  LC_7 Logic Functioning bit
 (45 14)  (699 446)  (699 446)  LC_7 Logic Functioning bit
 (22 15)  (676 447)  (676 447)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (680 447)  (680 447)  routing T_13_27.lc_trk_g2_3 <X> T_13_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 447)  (682 447)  routing T_13_27.lc_trk_g2_3 <X> T_13_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 447)  (683 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 447)  (684 447)  routing T_13_27.lc_trk_g0_2 <X> T_13_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 447)  (685 447)  routing T_13_27.lc_trk_g1_3 <X> T_13_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 447)  (686 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (687 447)  (687 447)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.input_2_7
 (34 15)  (688 447)  (688 447)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.input_2_7
 (35 15)  (689 447)  (689 447)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.input_2_7
 (42 15)  (696 447)  (696 447)  LC_7 Logic Functioning bit


LogicTile_14_27

 (15 0)  (723 432)  (723 432)  routing T_14_27.lft_op_1 <X> T_14_27.lc_trk_g0_1
 (17 0)  (725 432)  (725 432)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 432)  (726 432)  routing T_14_27.lft_op_1 <X> T_14_27.lc_trk_g0_1
 (26 0)  (734 432)  (734 432)  routing T_14_27.lc_trk_g1_5 <X> T_14_27.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 432)  (737 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 432)  (738 432)  routing T_14_27.lc_trk_g0_5 <X> T_14_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 432)  (740 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 432)  (744 432)  LC_0 Logic Functioning bit
 (39 0)  (747 432)  (747 432)  LC_0 Logic Functioning bit
 (41 0)  (749 432)  (749 432)  LC_0 Logic Functioning bit
 (43 0)  (751 432)  (751 432)  LC_0 Logic Functioning bit
 (44 0)  (752 432)  (752 432)  LC_0 Logic Functioning bit
 (27 1)  (735 433)  (735 433)  routing T_14_27.lc_trk_g1_5 <X> T_14_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 433)  (737 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 433)  (740 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (741 433)  (741 433)  routing T_14_27.lc_trk_g2_2 <X> T_14_27.input_2_0
 (35 1)  (743 433)  (743 433)  routing T_14_27.lc_trk_g2_2 <X> T_14_27.input_2_0
 (37 1)  (745 433)  (745 433)  LC_0 Logic Functioning bit
 (39 1)  (747 433)  (747 433)  LC_0 Logic Functioning bit
 (41 1)  (749 433)  (749 433)  LC_0 Logic Functioning bit
 (42 1)  (750 433)  (750 433)  LC_0 Logic Functioning bit
 (50 1)  (758 433)  (758 433)  Carry_In_Mux bit 

 (14 2)  (722 434)  (722 434)  routing T_14_27.lft_op_4 <X> T_14_27.lc_trk_g0_4
 (15 2)  (723 434)  (723 434)  routing T_14_27.lft_op_5 <X> T_14_27.lc_trk_g0_5
 (17 2)  (725 434)  (725 434)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 434)  (726 434)  routing T_14_27.lft_op_5 <X> T_14_27.lc_trk_g0_5
 (21 2)  (729 434)  (729 434)  routing T_14_27.lft_op_7 <X> T_14_27.lc_trk_g0_7
 (22 2)  (730 434)  (730 434)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 434)  (732 434)  routing T_14_27.lft_op_7 <X> T_14_27.lc_trk_g0_7
 (25 2)  (733 434)  (733 434)  routing T_14_27.lft_op_6 <X> T_14_27.lc_trk_g0_6
 (27 2)  (735 434)  (735 434)  routing T_14_27.lc_trk_g1_1 <X> T_14_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 434)  (737 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 434)  (740 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 434)  (744 434)  LC_1 Logic Functioning bit
 (39 2)  (747 434)  (747 434)  LC_1 Logic Functioning bit
 (41 2)  (749 434)  (749 434)  LC_1 Logic Functioning bit
 (43 2)  (751 434)  (751 434)  LC_1 Logic Functioning bit
 (44 2)  (752 434)  (752 434)  LC_1 Logic Functioning bit
 (15 3)  (723 435)  (723 435)  routing T_14_27.lft_op_4 <X> T_14_27.lc_trk_g0_4
 (17 3)  (725 435)  (725 435)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (730 435)  (730 435)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 435)  (732 435)  routing T_14_27.lft_op_6 <X> T_14_27.lc_trk_g0_6
 (29 3)  (737 435)  (737 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 435)  (740 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (741 435)  (741 435)  routing T_14_27.lc_trk_g3_2 <X> T_14_27.input_2_1
 (34 3)  (742 435)  (742 435)  routing T_14_27.lc_trk_g3_2 <X> T_14_27.input_2_1
 (35 3)  (743 435)  (743 435)  routing T_14_27.lc_trk_g3_2 <X> T_14_27.input_2_1
 (37 3)  (745 435)  (745 435)  LC_1 Logic Functioning bit
 (39 3)  (747 435)  (747 435)  LC_1 Logic Functioning bit
 (41 3)  (749 435)  (749 435)  LC_1 Logic Functioning bit
 (42 3)  (750 435)  (750 435)  LC_1 Logic Functioning bit
 (15 4)  (723 436)  (723 436)  routing T_14_27.lft_op_1 <X> T_14_27.lc_trk_g1_1
 (17 4)  (725 436)  (725 436)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 436)  (726 436)  routing T_14_27.lft_op_1 <X> T_14_27.lc_trk_g1_1
 (28 4)  (736 436)  (736 436)  routing T_14_27.lc_trk_g2_1 <X> T_14_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 436)  (737 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 436)  (740 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 436)  (744 436)  LC_2 Logic Functioning bit
 (39 4)  (747 436)  (747 436)  LC_2 Logic Functioning bit
 (41 4)  (749 436)  (749 436)  LC_2 Logic Functioning bit
 (43 4)  (751 436)  (751 436)  LC_2 Logic Functioning bit
 (44 4)  (752 436)  (752 436)  LC_2 Logic Functioning bit
 (27 5)  (735 437)  (735 437)  routing T_14_27.lc_trk_g3_1 <X> T_14_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 437)  (736 437)  routing T_14_27.lc_trk_g3_1 <X> T_14_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 437)  (737 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 437)  (740 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (741 437)  (741 437)  routing T_14_27.lc_trk_g2_2 <X> T_14_27.input_2_2
 (35 5)  (743 437)  (743 437)  routing T_14_27.lc_trk_g2_2 <X> T_14_27.input_2_2
 (37 5)  (745 437)  (745 437)  LC_2 Logic Functioning bit
 (39 5)  (747 437)  (747 437)  LC_2 Logic Functioning bit
 (41 5)  (749 437)  (749 437)  LC_2 Logic Functioning bit
 (42 5)  (750 437)  (750 437)  LC_2 Logic Functioning bit
 (14 6)  (722 438)  (722 438)  routing T_14_27.lft_op_4 <X> T_14_27.lc_trk_g1_4
 (15 6)  (723 438)  (723 438)  routing T_14_27.lft_op_5 <X> T_14_27.lc_trk_g1_5
 (17 6)  (725 438)  (725 438)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 438)  (726 438)  routing T_14_27.lft_op_5 <X> T_14_27.lc_trk_g1_5
 (21 6)  (729 438)  (729 438)  routing T_14_27.lft_op_7 <X> T_14_27.lc_trk_g1_7
 (22 6)  (730 438)  (730 438)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 438)  (732 438)  routing T_14_27.lft_op_7 <X> T_14_27.lc_trk_g1_7
 (25 6)  (733 438)  (733 438)  routing T_14_27.lft_op_6 <X> T_14_27.lc_trk_g1_6
 (26 6)  (734 438)  (734 438)  routing T_14_27.lc_trk_g0_7 <X> T_14_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 438)  (735 438)  routing T_14_27.lc_trk_g1_7 <X> T_14_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 438)  (737 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 438)  (738 438)  routing T_14_27.lc_trk_g1_7 <X> T_14_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 438)  (740 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 438)  (744 438)  LC_3 Logic Functioning bit
 (39 6)  (747 438)  (747 438)  LC_3 Logic Functioning bit
 (41 6)  (749 438)  (749 438)  LC_3 Logic Functioning bit
 (43 6)  (751 438)  (751 438)  LC_3 Logic Functioning bit
 (44 6)  (752 438)  (752 438)  LC_3 Logic Functioning bit
 (15 7)  (723 439)  (723 439)  routing T_14_27.lft_op_4 <X> T_14_27.lc_trk_g1_4
 (17 7)  (725 439)  (725 439)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (730 439)  (730 439)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 439)  (732 439)  routing T_14_27.lft_op_6 <X> T_14_27.lc_trk_g1_6
 (26 7)  (734 439)  (734 439)  routing T_14_27.lc_trk_g0_7 <X> T_14_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 439)  (737 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 439)  (738 439)  routing T_14_27.lc_trk_g1_7 <X> T_14_27.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 439)  (740 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (741 439)  (741 439)  routing T_14_27.lc_trk_g3_2 <X> T_14_27.input_2_3
 (34 7)  (742 439)  (742 439)  routing T_14_27.lc_trk_g3_2 <X> T_14_27.input_2_3
 (35 7)  (743 439)  (743 439)  routing T_14_27.lc_trk_g3_2 <X> T_14_27.input_2_3
 (37 7)  (745 439)  (745 439)  LC_3 Logic Functioning bit
 (39 7)  (747 439)  (747 439)  LC_3 Logic Functioning bit
 (41 7)  (749 439)  (749 439)  LC_3 Logic Functioning bit
 (42 7)  (750 439)  (750 439)  LC_3 Logic Functioning bit
 (17 8)  (725 440)  (725 440)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 440)  (726 440)  routing T_14_27.bnl_op_1 <X> T_14_27.lc_trk_g2_1
 (25 8)  (733 440)  (733 440)  routing T_14_27.bnl_op_2 <X> T_14_27.lc_trk_g2_2
 (26 8)  (734 440)  (734 440)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 440)  (736 440)  routing T_14_27.lc_trk_g2_7 <X> T_14_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 440)  (737 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 440)  (738 440)  routing T_14_27.lc_trk_g2_7 <X> T_14_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 440)  (740 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 440)  (744 440)  LC_4 Logic Functioning bit
 (39 8)  (747 440)  (747 440)  LC_4 Logic Functioning bit
 (41 8)  (749 440)  (749 440)  LC_4 Logic Functioning bit
 (43 8)  (751 440)  (751 440)  LC_4 Logic Functioning bit
 (44 8)  (752 440)  (752 440)  LC_4 Logic Functioning bit
 (18 9)  (726 441)  (726 441)  routing T_14_27.bnl_op_1 <X> T_14_27.lc_trk_g2_1
 (22 9)  (730 441)  (730 441)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (733 441)  (733 441)  routing T_14_27.bnl_op_2 <X> T_14_27.lc_trk_g2_2
 (26 9)  (734 441)  (734 441)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 441)  (735 441)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 441)  (736 441)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 441)  (737 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 441)  (738 441)  routing T_14_27.lc_trk_g2_7 <X> T_14_27.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 441)  (740 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (741 441)  (741 441)  routing T_14_27.lc_trk_g2_2 <X> T_14_27.input_2_4
 (35 9)  (743 441)  (743 441)  routing T_14_27.lc_trk_g2_2 <X> T_14_27.input_2_4
 (37 9)  (745 441)  (745 441)  LC_4 Logic Functioning bit
 (39 9)  (747 441)  (747 441)  LC_4 Logic Functioning bit
 (41 9)  (749 441)  (749 441)  LC_4 Logic Functioning bit
 (42 9)  (750 441)  (750 441)  LC_4 Logic Functioning bit
 (17 10)  (725 442)  (725 442)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (726 442)  (726 442)  routing T_14_27.bnl_op_5 <X> T_14_27.lc_trk_g2_5
 (21 10)  (729 442)  (729 442)  routing T_14_27.bnl_op_7 <X> T_14_27.lc_trk_g2_7
 (22 10)  (730 442)  (730 442)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (734 442)  (734 442)  routing T_14_27.lc_trk_g1_6 <X> T_14_27.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 442)  (737 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 442)  (738 442)  routing T_14_27.lc_trk_g0_6 <X> T_14_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 442)  (740 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 442)  (744 442)  LC_5 Logic Functioning bit
 (39 10)  (747 442)  (747 442)  LC_5 Logic Functioning bit
 (41 10)  (749 442)  (749 442)  LC_5 Logic Functioning bit
 (43 10)  (751 442)  (751 442)  LC_5 Logic Functioning bit
 (44 10)  (752 442)  (752 442)  LC_5 Logic Functioning bit
 (18 11)  (726 443)  (726 443)  routing T_14_27.bnl_op_5 <X> T_14_27.lc_trk_g2_5
 (21 11)  (729 443)  (729 443)  routing T_14_27.bnl_op_7 <X> T_14_27.lc_trk_g2_7
 (26 11)  (734 443)  (734 443)  routing T_14_27.lc_trk_g1_6 <X> T_14_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 443)  (735 443)  routing T_14_27.lc_trk_g1_6 <X> T_14_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 443)  (737 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 443)  (738 443)  routing T_14_27.lc_trk_g0_6 <X> T_14_27.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 443)  (740 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (741 443)  (741 443)  routing T_14_27.lc_trk_g3_2 <X> T_14_27.input_2_5
 (34 11)  (742 443)  (742 443)  routing T_14_27.lc_trk_g3_2 <X> T_14_27.input_2_5
 (35 11)  (743 443)  (743 443)  routing T_14_27.lc_trk_g3_2 <X> T_14_27.input_2_5
 (37 11)  (745 443)  (745 443)  LC_5 Logic Functioning bit
 (39 11)  (747 443)  (747 443)  LC_5 Logic Functioning bit
 (41 11)  (749 443)  (749 443)  LC_5 Logic Functioning bit
 (42 11)  (750 443)  (750 443)  LC_5 Logic Functioning bit
 (17 12)  (725 444)  (725 444)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (726 444)  (726 444)  routing T_14_27.bnl_op_1 <X> T_14_27.lc_trk_g3_1
 (25 12)  (733 444)  (733 444)  routing T_14_27.bnl_op_2 <X> T_14_27.lc_trk_g3_2
 (26 12)  (734 444)  (734 444)  routing T_14_27.lc_trk_g3_5 <X> T_14_27.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 444)  (736 444)  routing T_14_27.lc_trk_g2_5 <X> T_14_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 444)  (737 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 444)  (738 444)  routing T_14_27.lc_trk_g2_5 <X> T_14_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 444)  (740 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 444)  (744 444)  LC_6 Logic Functioning bit
 (39 12)  (747 444)  (747 444)  LC_6 Logic Functioning bit
 (41 12)  (749 444)  (749 444)  LC_6 Logic Functioning bit
 (43 12)  (751 444)  (751 444)  LC_6 Logic Functioning bit
 (44 12)  (752 444)  (752 444)  LC_6 Logic Functioning bit
 (18 13)  (726 445)  (726 445)  routing T_14_27.bnl_op_1 <X> T_14_27.lc_trk_g3_1
 (22 13)  (730 445)  (730 445)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (733 445)  (733 445)  routing T_14_27.bnl_op_2 <X> T_14_27.lc_trk_g3_2
 (27 13)  (735 445)  (735 445)  routing T_14_27.lc_trk_g3_5 <X> T_14_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 445)  (736 445)  routing T_14_27.lc_trk_g3_5 <X> T_14_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 445)  (737 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 445)  (740 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (741 445)  (741 445)  routing T_14_27.lc_trk_g2_2 <X> T_14_27.input_2_6
 (35 13)  (743 445)  (743 445)  routing T_14_27.lc_trk_g2_2 <X> T_14_27.input_2_6
 (37 13)  (745 445)  (745 445)  LC_6 Logic Functioning bit
 (39 13)  (747 445)  (747 445)  LC_6 Logic Functioning bit
 (41 13)  (749 445)  (749 445)  LC_6 Logic Functioning bit
 (42 13)  (750 445)  (750 445)  LC_6 Logic Functioning bit
 (17 14)  (725 446)  (725 446)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (726 446)  (726 446)  routing T_14_27.bnl_op_5 <X> T_14_27.lc_trk_g3_5
 (21 14)  (729 446)  (729 446)  routing T_14_27.bnl_op_7 <X> T_14_27.lc_trk_g3_7
 (22 14)  (730 446)  (730 446)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (734 446)  (734 446)  routing T_14_27.lc_trk_g1_4 <X> T_14_27.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 446)  (737 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 446)  (738 446)  routing T_14_27.lc_trk_g0_4 <X> T_14_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 446)  (740 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 446)  (744 446)  LC_7 Logic Functioning bit
 (39 14)  (747 446)  (747 446)  LC_7 Logic Functioning bit
 (41 14)  (749 446)  (749 446)  LC_7 Logic Functioning bit
 (43 14)  (751 446)  (751 446)  LC_7 Logic Functioning bit
 (44 14)  (752 446)  (752 446)  LC_7 Logic Functioning bit
 (18 15)  (726 447)  (726 447)  routing T_14_27.bnl_op_5 <X> T_14_27.lc_trk_g3_5
 (21 15)  (729 447)  (729 447)  routing T_14_27.bnl_op_7 <X> T_14_27.lc_trk_g3_7
 (27 15)  (735 447)  (735 447)  routing T_14_27.lc_trk_g1_4 <X> T_14_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 447)  (737 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 447)  (740 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (741 447)  (741 447)  routing T_14_27.lc_trk_g3_2 <X> T_14_27.input_2_7
 (34 15)  (742 447)  (742 447)  routing T_14_27.lc_trk_g3_2 <X> T_14_27.input_2_7
 (35 15)  (743 447)  (743 447)  routing T_14_27.lc_trk_g3_2 <X> T_14_27.input_2_7
 (37 15)  (745 447)  (745 447)  LC_7 Logic Functioning bit
 (39 15)  (747 447)  (747 447)  LC_7 Logic Functioning bit
 (41 15)  (749 447)  (749 447)  LC_7 Logic Functioning bit
 (42 15)  (750 447)  (750 447)  LC_7 Logic Functioning bit


LogicTile_1_26

 (15 0)  (33 416)  (33 416)  routing T_1_26.sp4_h_r_1 <X> T_1_26.lc_trk_g0_1
 (16 0)  (34 416)  (34 416)  routing T_1_26.sp4_h_r_1 <X> T_1_26.lc_trk_g0_1
 (17 0)  (35 416)  (35 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (40 416)  (40 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (41 416)  (41 416)  routing T_1_26.sp4_h_r_3 <X> T_1_26.lc_trk_g0_3
 (24 0)  (42 416)  (42 416)  routing T_1_26.sp4_h_r_3 <X> T_1_26.lc_trk_g0_3
 (28 0)  (46 416)  (46 416)  routing T_1_26.lc_trk_g2_3 <X> T_1_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 416)  (47 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 416)  (50 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 416)  (52 416)  routing T_1_26.lc_trk_g1_0 <X> T_1_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 416)  (54 416)  LC_0 Logic Functioning bit
 (37 0)  (55 416)  (55 416)  LC_0 Logic Functioning bit
 (38 0)  (56 416)  (56 416)  LC_0 Logic Functioning bit
 (39 0)  (57 416)  (57 416)  LC_0 Logic Functioning bit
 (41 0)  (59 416)  (59 416)  LC_0 Logic Functioning bit
 (43 0)  (61 416)  (61 416)  LC_0 Logic Functioning bit
 (45 0)  (63 416)  (63 416)  LC_0 Logic Functioning bit
 (14 1)  (32 417)  (32 417)  routing T_1_26.sp4_h_r_0 <X> T_1_26.lc_trk_g0_0
 (15 1)  (33 417)  (33 417)  routing T_1_26.sp4_h_r_0 <X> T_1_26.lc_trk_g0_0
 (16 1)  (34 417)  (34 417)  routing T_1_26.sp4_h_r_0 <X> T_1_26.lc_trk_g0_0
 (17 1)  (35 417)  (35 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (36 417)  (36 417)  routing T_1_26.sp4_h_r_1 <X> T_1_26.lc_trk_g0_1
 (21 1)  (39 417)  (39 417)  routing T_1_26.sp4_h_r_3 <X> T_1_26.lc_trk_g0_3
 (29 1)  (47 417)  (47 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 417)  (48 417)  routing T_1_26.lc_trk_g2_3 <X> T_1_26.wire_logic_cluster/lc_0/in_1
 (36 1)  (54 417)  (54 417)  LC_0 Logic Functioning bit
 (38 1)  (56 417)  (56 417)  LC_0 Logic Functioning bit
 (51 1)  (69 417)  (69 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (18 418)  (18 418)  routing T_1_26.glb_netwk_3 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (2 2)  (20 418)  (20 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (32 418)  (32 418)  routing T_1_26.sp4_h_l_1 <X> T_1_26.lc_trk_g0_4
 (22 2)  (40 418)  (40 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (29 2)  (47 418)  (47 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 418)  (50 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 418)  (51 418)  routing T_1_26.lc_trk_g3_1 <X> T_1_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 418)  (52 418)  routing T_1_26.lc_trk_g3_1 <X> T_1_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 418)  (54 418)  LC_1 Logic Functioning bit
 (37 2)  (55 418)  (55 418)  LC_1 Logic Functioning bit
 (38 2)  (56 418)  (56 418)  LC_1 Logic Functioning bit
 (39 2)  (57 418)  (57 418)  LC_1 Logic Functioning bit
 (41 2)  (59 418)  (59 418)  LC_1 Logic Functioning bit
 (43 2)  (61 418)  (61 418)  LC_1 Logic Functioning bit
 (45 2)  (63 418)  (63 418)  LC_1 Logic Functioning bit
 (52 2)  (70 418)  (70 418)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (18 419)  (18 419)  routing T_1_26.glb_netwk_3 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (15 3)  (33 419)  (33 419)  routing T_1_26.sp4_h_l_1 <X> T_1_26.lc_trk_g0_4
 (16 3)  (34 419)  (34 419)  routing T_1_26.sp4_h_l_1 <X> T_1_26.lc_trk_g0_4
 (17 3)  (35 419)  (35 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (39 419)  (39 419)  routing T_1_26.sp4_r_v_b_31 <X> T_1_26.lc_trk_g0_7
 (27 3)  (45 419)  (45 419)  routing T_1_26.lc_trk_g1_0 <X> T_1_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 419)  (47 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (55 419)  (55 419)  LC_1 Logic Functioning bit
 (39 3)  (57 419)  (57 419)  LC_1 Logic Functioning bit
 (46 3)  (64 419)  (64 419)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (32 420)  (32 420)  routing T_1_26.wire_logic_cluster/lc_0/out <X> T_1_26.lc_trk_g1_0
 (26 4)  (44 420)  (44 420)  routing T_1_26.lc_trk_g2_4 <X> T_1_26.wire_logic_cluster/lc_2/in_0
 (29 4)  (47 420)  (47 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 420)  (49 420)  routing T_1_26.lc_trk_g1_4 <X> T_1_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 420)  (50 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 420)  (52 420)  routing T_1_26.lc_trk_g1_4 <X> T_1_26.wire_logic_cluster/lc_2/in_3
 (35 4)  (53 420)  (53 420)  routing T_1_26.lc_trk_g1_7 <X> T_1_26.input_2_2
 (36 4)  (54 420)  (54 420)  LC_2 Logic Functioning bit
 (37 4)  (55 420)  (55 420)  LC_2 Logic Functioning bit
 (38 4)  (56 420)  (56 420)  LC_2 Logic Functioning bit
 (41 4)  (59 420)  (59 420)  LC_2 Logic Functioning bit
 (43 4)  (61 420)  (61 420)  LC_2 Logic Functioning bit
 (17 5)  (35 421)  (35 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (46 421)  (46 421)  routing T_1_26.lc_trk_g2_4 <X> T_1_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 421)  (47 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 421)  (48 421)  routing T_1_26.lc_trk_g0_3 <X> T_1_26.wire_logic_cluster/lc_2/in_1
 (32 5)  (50 421)  (50 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (52 421)  (52 421)  routing T_1_26.lc_trk_g1_7 <X> T_1_26.input_2_2
 (35 5)  (53 421)  (53 421)  routing T_1_26.lc_trk_g1_7 <X> T_1_26.input_2_2
 (37 5)  (55 421)  (55 421)  LC_2 Logic Functioning bit
 (38 5)  (56 421)  (56 421)  LC_2 Logic Functioning bit
 (41 5)  (59 421)  (59 421)  LC_2 Logic Functioning bit
 (15 6)  (33 422)  (33 422)  routing T_1_26.sp4_h_r_21 <X> T_1_26.lc_trk_g1_5
 (16 6)  (34 422)  (34 422)  routing T_1_26.sp4_h_r_21 <X> T_1_26.lc_trk_g1_5
 (17 6)  (35 422)  (35 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (36 422)  (36 422)  routing T_1_26.sp4_h_r_21 <X> T_1_26.lc_trk_g1_5
 (22 6)  (40 422)  (40 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (44 422)  (44 422)  routing T_1_26.lc_trk_g0_7 <X> T_1_26.wire_logic_cluster/lc_3/in_0
 (29 6)  (47 422)  (47 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 422)  (48 422)  routing T_1_26.lc_trk_g0_4 <X> T_1_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (49 422)  (49 422)  routing T_1_26.lc_trk_g3_5 <X> T_1_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 422)  (50 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 422)  (51 422)  routing T_1_26.lc_trk_g3_5 <X> T_1_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 422)  (52 422)  routing T_1_26.lc_trk_g3_5 <X> T_1_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 422)  (54 422)  LC_3 Logic Functioning bit
 (37 6)  (55 422)  (55 422)  LC_3 Logic Functioning bit
 (43 6)  (61 422)  (61 422)  LC_3 Logic Functioning bit
 (50 6)  (68 422)  (68 422)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (32 423)  (32 423)  routing T_1_26.top_op_4 <X> T_1_26.lc_trk_g1_4
 (15 7)  (33 423)  (33 423)  routing T_1_26.top_op_4 <X> T_1_26.lc_trk_g1_4
 (17 7)  (35 423)  (35 423)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (36 423)  (36 423)  routing T_1_26.sp4_h_r_21 <X> T_1_26.lc_trk_g1_5
 (21 7)  (39 423)  (39 423)  routing T_1_26.sp4_r_v_b_31 <X> T_1_26.lc_trk_g1_7
 (26 7)  (44 423)  (44 423)  routing T_1_26.lc_trk_g0_7 <X> T_1_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 423)  (47 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (54 423)  (54 423)  LC_3 Logic Functioning bit
 (37 7)  (55 423)  (55 423)  LC_3 Logic Functioning bit
 (38 7)  (56 423)  (56 423)  LC_3 Logic Functioning bit
 (41 7)  (59 423)  (59 423)  LC_3 Logic Functioning bit
 (42 7)  (60 423)  (60 423)  LC_3 Logic Functioning bit
 (22 8)  (40 424)  (40 424)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (42 424)  (42 424)  routing T_1_26.tnr_op_3 <X> T_1_26.lc_trk_g2_3
 (4 9)  (22 425)  (22 425)  routing T_1_26.sp4_v_t_36 <X> T_1_26.sp4_h_r_6
 (27 10)  (45 426)  (45 426)  routing T_1_26.lc_trk_g3_3 <X> T_1_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 426)  (46 426)  routing T_1_26.lc_trk_g3_3 <X> T_1_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 426)  (47 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 426)  (49 426)  routing T_1_26.lc_trk_g1_5 <X> T_1_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 426)  (50 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 426)  (52 426)  routing T_1_26.lc_trk_g1_5 <X> T_1_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 426)  (54 426)  LC_5 Logic Functioning bit
 (37 10)  (55 426)  (55 426)  LC_5 Logic Functioning bit
 (38 10)  (56 426)  (56 426)  LC_5 Logic Functioning bit
 (39 10)  (57 426)  (57 426)  LC_5 Logic Functioning bit
 (41 10)  (59 426)  (59 426)  LC_5 Logic Functioning bit
 (43 10)  (61 426)  (61 426)  LC_5 Logic Functioning bit
 (17 11)  (35 427)  (35 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (40 427)  (40 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (43 427)  (43 427)  routing T_1_26.sp4_r_v_b_38 <X> T_1_26.lc_trk_g2_6
 (29 11)  (47 427)  (47 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 427)  (48 427)  routing T_1_26.lc_trk_g3_3 <X> T_1_26.wire_logic_cluster/lc_5/in_1
 (36 11)  (54 427)  (54 427)  LC_5 Logic Functioning bit
 (38 11)  (56 427)  (56 427)  LC_5 Logic Functioning bit
 (17 12)  (35 428)  (35 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 428)  (36 428)  routing T_1_26.wire_logic_cluster/lc_1/out <X> T_1_26.lc_trk_g3_1
 (22 12)  (40 428)  (40 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (39 429)  (39 429)  routing T_1_26.sp4_r_v_b_43 <X> T_1_26.lc_trk_g3_3
 (17 14)  (35 430)  (35 430)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (36 430)  (36 430)  routing T_1_26.wire_logic_cluster/lc_5/out <X> T_1_26.lc_trk_g3_5
 (22 14)  (40 430)  (40 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (41 430)  (41 430)  routing T_1_26.sp4_v_b_47 <X> T_1_26.lc_trk_g3_7
 (24 14)  (42 430)  (42 430)  routing T_1_26.sp4_v_b_47 <X> T_1_26.lc_trk_g3_7
 (27 14)  (45 430)  (45 430)  routing T_1_26.lc_trk_g3_7 <X> T_1_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 430)  (46 430)  routing T_1_26.lc_trk_g3_7 <X> T_1_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 430)  (47 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 430)  (48 430)  routing T_1_26.lc_trk_g3_7 <X> T_1_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 430)  (49 430)  routing T_1_26.lc_trk_g2_6 <X> T_1_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 430)  (50 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 430)  (51 430)  routing T_1_26.lc_trk_g2_6 <X> T_1_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 430)  (54 430)  LC_7 Logic Functioning bit
 (37 14)  (55 430)  (55 430)  LC_7 Logic Functioning bit
 (38 14)  (56 430)  (56 430)  LC_7 Logic Functioning bit
 (39 14)  (57 430)  (57 430)  LC_7 Logic Functioning bit
 (41 14)  (59 430)  (59 430)  LC_7 Logic Functioning bit
 (43 14)  (61 430)  (61 430)  LC_7 Logic Functioning bit
 (29 15)  (47 431)  (47 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 431)  (48 431)  routing T_1_26.lc_trk_g3_7 <X> T_1_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (49 431)  (49 431)  routing T_1_26.lc_trk_g2_6 <X> T_1_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (54 431)  (54 431)  LC_7 Logic Functioning bit
 (38 15)  (56 431)  (56 431)  LC_7 Logic Functioning bit
 (46 15)  (64 431)  (64 431)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_2_26

 (10 0)  (82 416)  (82 416)  routing T_2_26.sp4_v_t_45 <X> T_2_26.sp4_h_r_1
 (12 0)  (84 416)  (84 416)  routing T_2_26.sp4_v_t_39 <X> T_2_26.sp4_h_r_2
 (22 0)  (94 416)  (94 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (98 416)  (98 416)  routing T_2_26.lc_trk_g0_4 <X> T_2_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 416)  (99 416)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 416)  (100 416)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 416)  (101 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 416)  (104 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 416)  (106 416)  routing T_2_26.lc_trk_g1_2 <X> T_2_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 416)  (108 416)  LC_0 Logic Functioning bit
 (38 0)  (110 416)  (110 416)  LC_0 Logic Functioning bit
 (21 1)  (93 417)  (93 417)  routing T_2_26.sp4_r_v_b_32 <X> T_2_26.lc_trk_g0_3
 (29 1)  (101 417)  (101 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 417)  (102 417)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 417)  (103 417)  routing T_2_26.lc_trk_g1_2 <X> T_2_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (108 417)  (108 417)  LC_0 Logic Functioning bit
 (37 1)  (109 417)  (109 417)  LC_0 Logic Functioning bit
 (38 1)  (110 417)  (110 417)  LC_0 Logic Functioning bit
 (39 1)  (111 417)  (111 417)  LC_0 Logic Functioning bit
 (41 1)  (113 417)  (113 417)  LC_0 Logic Functioning bit
 (43 1)  (115 417)  (115 417)  LC_0 Logic Functioning bit
 (0 2)  (72 418)  (72 418)  routing T_2_26.glb_netwk_3 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (2 2)  (74 418)  (74 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 418)  (86 418)  routing T_2_26.sp4_h_l_1 <X> T_2_26.lc_trk_g0_4
 (15 2)  (87 418)  (87 418)  routing T_2_26.top_op_5 <X> T_2_26.lc_trk_g0_5
 (17 2)  (89 418)  (89 418)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (94 418)  (94 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (99 418)  (99 418)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 418)  (101 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 418)  (103 418)  routing T_2_26.lc_trk_g2_6 <X> T_2_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 418)  (104 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 418)  (105 418)  routing T_2_26.lc_trk_g2_6 <X> T_2_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 418)  (108 418)  LC_1 Logic Functioning bit
 (37 2)  (109 418)  (109 418)  LC_1 Logic Functioning bit
 (38 2)  (110 418)  (110 418)  LC_1 Logic Functioning bit
 (39 2)  (111 418)  (111 418)  LC_1 Logic Functioning bit
 (41 2)  (113 418)  (113 418)  LC_1 Logic Functioning bit
 (43 2)  (115 418)  (115 418)  LC_1 Logic Functioning bit
 (0 3)  (72 419)  (72 419)  routing T_2_26.glb_netwk_3 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (15 3)  (87 419)  (87 419)  routing T_2_26.sp4_h_l_1 <X> T_2_26.lc_trk_g0_4
 (16 3)  (88 419)  (88 419)  routing T_2_26.sp4_h_l_1 <X> T_2_26.lc_trk_g0_4
 (17 3)  (89 419)  (89 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (90 419)  (90 419)  routing T_2_26.top_op_5 <X> T_2_26.lc_trk_g0_5
 (21 3)  (93 419)  (93 419)  routing T_2_26.sp4_r_v_b_31 <X> T_2_26.lc_trk_g0_7
 (22 3)  (94 419)  (94 419)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (96 419)  (96 419)  routing T_2_26.top_op_6 <X> T_2_26.lc_trk_g0_6
 (25 3)  (97 419)  (97 419)  routing T_2_26.top_op_6 <X> T_2_26.lc_trk_g0_6
 (26 3)  (98 419)  (98 419)  routing T_2_26.lc_trk_g0_3 <X> T_2_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 419)  (101 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 419)  (102 419)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 419)  (103 419)  routing T_2_26.lc_trk_g2_6 <X> T_2_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 419)  (108 419)  LC_1 Logic Functioning bit
 (38 3)  (110 419)  (110 419)  LC_1 Logic Functioning bit
 (15 4)  (87 420)  (87 420)  routing T_2_26.top_op_1 <X> T_2_26.lc_trk_g1_1
 (17 4)  (89 420)  (89 420)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (93 420)  (93 420)  routing T_2_26.sp4_h_r_19 <X> T_2_26.lc_trk_g1_3
 (22 4)  (94 420)  (94 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (95 420)  (95 420)  routing T_2_26.sp4_h_r_19 <X> T_2_26.lc_trk_g1_3
 (24 4)  (96 420)  (96 420)  routing T_2_26.sp4_h_r_19 <X> T_2_26.lc_trk_g1_3
 (28 4)  (100 420)  (100 420)  routing T_2_26.lc_trk_g2_5 <X> T_2_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 420)  (101 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 420)  (102 420)  routing T_2_26.lc_trk_g2_5 <X> T_2_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 420)  (103 420)  routing T_2_26.lc_trk_g0_7 <X> T_2_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 420)  (104 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (107 420)  (107 420)  routing T_2_26.lc_trk_g2_4 <X> T_2_26.input_2_2
 (36 4)  (108 420)  (108 420)  LC_2 Logic Functioning bit
 (38 4)  (110 420)  (110 420)  LC_2 Logic Functioning bit
 (41 4)  (113 420)  (113 420)  LC_2 Logic Functioning bit
 (42 4)  (114 420)  (114 420)  LC_2 Logic Functioning bit
 (43 4)  (115 420)  (115 420)  LC_2 Logic Functioning bit
 (45 4)  (117 420)  (117 420)  LC_2 Logic Functioning bit
 (18 5)  (90 421)  (90 421)  routing T_2_26.top_op_1 <X> T_2_26.lc_trk_g1_1
 (21 5)  (93 421)  (93 421)  routing T_2_26.sp4_h_r_19 <X> T_2_26.lc_trk_g1_3
 (22 5)  (94 421)  (94 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (97 421)  (97 421)  routing T_2_26.sp4_r_v_b_26 <X> T_2_26.lc_trk_g1_2
 (26 5)  (98 421)  (98 421)  routing T_2_26.lc_trk_g2_2 <X> T_2_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 421)  (100 421)  routing T_2_26.lc_trk_g2_2 <X> T_2_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 421)  (101 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 421)  (103 421)  routing T_2_26.lc_trk_g0_7 <X> T_2_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 421)  (104 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (105 421)  (105 421)  routing T_2_26.lc_trk_g2_4 <X> T_2_26.input_2_2
 (37 5)  (109 421)  (109 421)  LC_2 Logic Functioning bit
 (39 5)  (111 421)  (111 421)  LC_2 Logic Functioning bit
 (42 5)  (114 421)  (114 421)  LC_2 Logic Functioning bit
 (22 6)  (94 422)  (94 422)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (96 422)  (96 422)  routing T_2_26.top_op_7 <X> T_2_26.lc_trk_g1_7
 (26 6)  (98 422)  (98 422)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 422)  (101 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 422)  (102 422)  routing T_2_26.lc_trk_g0_4 <X> T_2_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 422)  (103 422)  routing T_2_26.lc_trk_g0_6 <X> T_2_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 422)  (104 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 422)  (108 422)  LC_3 Logic Functioning bit
 (37 6)  (109 422)  (109 422)  LC_3 Logic Functioning bit
 (38 6)  (110 422)  (110 422)  LC_3 Logic Functioning bit
 (39 6)  (111 422)  (111 422)  LC_3 Logic Functioning bit
 (41 6)  (113 422)  (113 422)  LC_3 Logic Functioning bit
 (43 6)  (115 422)  (115 422)  LC_3 Logic Functioning bit
 (14 7)  (86 423)  (86 423)  routing T_2_26.top_op_4 <X> T_2_26.lc_trk_g1_4
 (15 7)  (87 423)  (87 423)  routing T_2_26.top_op_4 <X> T_2_26.lc_trk_g1_4
 (17 7)  (89 423)  (89 423)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (93 423)  (93 423)  routing T_2_26.top_op_7 <X> T_2_26.lc_trk_g1_7
 (22 7)  (94 423)  (94 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (95 423)  (95 423)  routing T_2_26.sp4_h_r_6 <X> T_2_26.lc_trk_g1_6
 (24 7)  (96 423)  (96 423)  routing T_2_26.sp4_h_r_6 <X> T_2_26.lc_trk_g1_6
 (25 7)  (97 423)  (97 423)  routing T_2_26.sp4_h_r_6 <X> T_2_26.lc_trk_g1_6
 (26 7)  (98 423)  (98 423)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 423)  (99 423)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 423)  (101 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 423)  (103 423)  routing T_2_26.lc_trk_g0_6 <X> T_2_26.wire_logic_cluster/lc_3/in_3
 (37 7)  (109 423)  (109 423)  LC_3 Logic Functioning bit
 (39 7)  (111 423)  (111 423)  LC_3 Logic Functioning bit
 (5 8)  (77 424)  (77 424)  routing T_2_26.sp4_v_t_43 <X> T_2_26.sp4_h_r_6
 (22 8)  (94 424)  (94 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (95 424)  (95 424)  routing T_2_26.sp4_v_t_30 <X> T_2_26.lc_trk_g2_3
 (24 8)  (96 424)  (96 424)  routing T_2_26.sp4_v_t_30 <X> T_2_26.lc_trk_g2_3
 (25 8)  (97 424)  (97 424)  routing T_2_26.wire_logic_cluster/lc_2/out <X> T_2_26.lc_trk_g2_2
 (29 8)  (101 424)  (101 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 424)  (103 424)  routing T_2_26.lc_trk_g3_6 <X> T_2_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 424)  (104 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 424)  (105 424)  routing T_2_26.lc_trk_g3_6 <X> T_2_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 424)  (106 424)  routing T_2_26.lc_trk_g3_6 <X> T_2_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 424)  (108 424)  LC_4 Logic Functioning bit
 (38 8)  (110 424)  (110 424)  LC_4 Logic Functioning bit
 (22 9)  (94 425)  (94 425)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (98 425)  (98 425)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 425)  (99 425)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 425)  (100 425)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 425)  (101 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 425)  (102 425)  routing T_2_26.lc_trk_g0_3 <X> T_2_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 425)  (103 425)  routing T_2_26.lc_trk_g3_6 <X> T_2_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 425)  (108 425)  LC_4 Logic Functioning bit
 (37 9)  (109 425)  (109 425)  LC_4 Logic Functioning bit
 (38 9)  (110 425)  (110 425)  LC_4 Logic Functioning bit
 (39 9)  (111 425)  (111 425)  LC_4 Logic Functioning bit
 (40 9)  (112 425)  (112 425)  LC_4 Logic Functioning bit
 (42 9)  (114 425)  (114 425)  LC_4 Logic Functioning bit
 (14 10)  (86 426)  (86 426)  routing T_2_26.sp4_v_b_36 <X> T_2_26.lc_trk_g2_4
 (17 10)  (89 426)  (89 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (93 426)  (93 426)  routing T_2_26.sp4_v_t_18 <X> T_2_26.lc_trk_g2_7
 (22 10)  (94 426)  (94 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (95 426)  (95 426)  routing T_2_26.sp4_v_t_18 <X> T_2_26.lc_trk_g2_7
 (26 10)  (98 426)  (98 426)  routing T_2_26.lc_trk_g2_7 <X> T_2_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 426)  (99 426)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 426)  (100 426)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 426)  (101 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 426)  (102 426)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 426)  (103 426)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 426)  (104 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 426)  (106 426)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 426)  (108 426)  LC_5 Logic Functioning bit
 (37 10)  (109 426)  (109 426)  LC_5 Logic Functioning bit
 (38 10)  (110 426)  (110 426)  LC_5 Logic Functioning bit
 (50 10)  (122 426)  (122 426)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (86 427)  (86 427)  routing T_2_26.sp4_v_b_36 <X> T_2_26.lc_trk_g2_4
 (16 11)  (88 427)  (88 427)  routing T_2_26.sp4_v_b_36 <X> T_2_26.lc_trk_g2_4
 (17 11)  (89 427)  (89 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (90 427)  (90 427)  routing T_2_26.sp4_r_v_b_37 <X> T_2_26.lc_trk_g2_5
 (22 11)  (94 427)  (94 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (97 427)  (97 427)  routing T_2_26.sp4_r_v_b_38 <X> T_2_26.lc_trk_g2_6
 (26 11)  (98 427)  (98 427)  routing T_2_26.lc_trk_g2_7 <X> T_2_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 427)  (100 427)  routing T_2_26.lc_trk_g2_7 <X> T_2_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 427)  (101 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 427)  (102 427)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 427)  (103 427)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 427)  (108 427)  LC_5 Logic Functioning bit
 (37 11)  (109 427)  (109 427)  LC_5 Logic Functioning bit
 (39 11)  (111 427)  (111 427)  LC_5 Logic Functioning bit
 (41 11)  (113 427)  (113 427)  LC_5 Logic Functioning bit
 (43 11)  (115 427)  (115 427)  LC_5 Logic Functioning bit
 (11 12)  (83 428)  (83 428)  routing T_2_26.sp4_v_t_38 <X> T_2_26.sp4_v_b_11
 (13 12)  (85 428)  (85 428)  routing T_2_26.sp4_v_t_38 <X> T_2_26.sp4_v_b_11
 (17 12)  (89 428)  (89 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (94 428)  (94 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (100 428)  (100 428)  routing T_2_26.lc_trk_g2_3 <X> T_2_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 428)  (101 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 428)  (103 428)  routing T_2_26.lc_trk_g1_4 <X> T_2_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 428)  (104 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 428)  (106 428)  routing T_2_26.lc_trk_g1_4 <X> T_2_26.wire_logic_cluster/lc_6/in_3
 (38 12)  (110 428)  (110 428)  LC_6 Logic Functioning bit
 (39 12)  (111 428)  (111 428)  LC_6 Logic Functioning bit
 (42 12)  (114 428)  (114 428)  LC_6 Logic Functioning bit
 (43 12)  (115 428)  (115 428)  LC_6 Logic Functioning bit
 (47 12)  (119 428)  (119 428)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (9 13)  (81 429)  (81 429)  routing T_2_26.sp4_v_t_39 <X> T_2_26.sp4_v_b_10
 (10 13)  (82 429)  (82 429)  routing T_2_26.sp4_v_t_39 <X> T_2_26.sp4_v_b_10
 (18 13)  (90 429)  (90 429)  routing T_2_26.sp4_r_v_b_41 <X> T_2_26.lc_trk_g3_1
 (21 13)  (93 429)  (93 429)  routing T_2_26.sp4_r_v_b_43 <X> T_2_26.lc_trk_g3_3
 (22 13)  (94 429)  (94 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (99 429)  (99 429)  routing T_2_26.lc_trk_g3_1 <X> T_2_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 429)  (100 429)  routing T_2_26.lc_trk_g3_1 <X> T_2_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 429)  (101 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 429)  (102 429)  routing T_2_26.lc_trk_g2_3 <X> T_2_26.wire_logic_cluster/lc_6/in_1
 (32 13)  (104 429)  (104 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (106 429)  (106 429)  routing T_2_26.lc_trk_g1_1 <X> T_2_26.input_2_6
 (36 13)  (108 429)  (108 429)  LC_6 Logic Functioning bit
 (37 13)  (109 429)  (109 429)  LC_6 Logic Functioning bit
 (40 13)  (112 429)  (112 429)  LC_6 Logic Functioning bit
 (41 13)  (113 429)  (113 429)  LC_6 Logic Functioning bit
 (21 14)  (93 430)  (93 430)  routing T_2_26.sp4_v_t_26 <X> T_2_26.lc_trk_g3_7
 (22 14)  (94 430)  (94 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (95 430)  (95 430)  routing T_2_26.sp4_v_t_26 <X> T_2_26.lc_trk_g3_7
 (26 14)  (98 430)  (98 430)  routing T_2_26.lc_trk_g0_5 <X> T_2_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (100 430)  (100 430)  routing T_2_26.lc_trk_g2_2 <X> T_2_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 430)  (101 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 430)  (103 430)  routing T_2_26.lc_trk_g0_6 <X> T_2_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 430)  (104 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (108 430)  (108 430)  LC_7 Logic Functioning bit
 (37 14)  (109 430)  (109 430)  LC_7 Logic Functioning bit
 (38 14)  (110 430)  (110 430)  LC_7 Logic Functioning bit
 (39 14)  (111 430)  (111 430)  LC_7 Logic Functioning bit
 (8 15)  (80 431)  (80 431)  routing T_2_26.sp4_h_r_10 <X> T_2_26.sp4_v_t_47
 (9 15)  (81 431)  (81 431)  routing T_2_26.sp4_h_r_10 <X> T_2_26.sp4_v_t_47
 (21 15)  (93 431)  (93 431)  routing T_2_26.sp4_v_t_26 <X> T_2_26.lc_trk_g3_7
 (22 15)  (94 431)  (94 431)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (95 431)  (95 431)  routing T_2_26.sp12_v_t_21 <X> T_2_26.lc_trk_g3_6
 (25 15)  (97 431)  (97 431)  routing T_2_26.sp12_v_t_21 <X> T_2_26.lc_trk_g3_6
 (29 15)  (101 431)  (101 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 431)  (102 431)  routing T_2_26.lc_trk_g2_2 <X> T_2_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 431)  (103 431)  routing T_2_26.lc_trk_g0_6 <X> T_2_26.wire_logic_cluster/lc_7/in_3
 (40 15)  (112 431)  (112 431)  LC_7 Logic Functioning bit
 (41 15)  (113 431)  (113 431)  LC_7 Logic Functioning bit
 (42 15)  (114 431)  (114 431)  LC_7 Logic Functioning bit
 (43 15)  (115 431)  (115 431)  LC_7 Logic Functioning bit


LogicTile_3_26

 (12 0)  (138 416)  (138 416)  routing T_3_26.sp4_v_t_39 <X> T_3_26.sp4_h_r_2
 (15 0)  (141 416)  (141 416)  routing T_3_26.sp4_h_r_9 <X> T_3_26.lc_trk_g0_1
 (16 0)  (142 416)  (142 416)  routing T_3_26.sp4_h_r_9 <X> T_3_26.lc_trk_g0_1
 (17 0)  (143 416)  (143 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (144 416)  (144 416)  routing T_3_26.sp4_h_r_9 <X> T_3_26.lc_trk_g0_1
 (21 0)  (147 416)  (147 416)  routing T_3_26.bnr_op_3 <X> T_3_26.lc_trk_g0_3
 (22 0)  (148 416)  (148 416)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (152 416)  (152 416)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_0/in_0
 (28 0)  (154 416)  (154 416)  routing T_3_26.lc_trk_g2_3 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 416)  (155 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 416)  (157 416)  routing T_3_26.lc_trk_g2_5 <X> T_3_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 416)  (158 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 416)  (159 416)  routing T_3_26.lc_trk_g2_5 <X> T_3_26.wire_logic_cluster/lc_0/in_3
 (35 0)  (161 416)  (161 416)  routing T_3_26.lc_trk_g1_5 <X> T_3_26.input_2_0
 (38 0)  (164 416)  (164 416)  LC_0 Logic Functioning bit
 (39 0)  (165 416)  (165 416)  LC_0 Logic Functioning bit
 (42 0)  (168 416)  (168 416)  LC_0 Logic Functioning bit
 (43 0)  (169 416)  (169 416)  LC_0 Logic Functioning bit
 (4 1)  (130 417)  (130 417)  routing T_3_26.sp4_v_t_42 <X> T_3_26.sp4_h_r_0
 (21 1)  (147 417)  (147 417)  routing T_3_26.bnr_op_3 <X> T_3_26.lc_trk_g0_3
 (22 1)  (148 417)  (148 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (151 417)  (151 417)  routing T_3_26.sp4_r_v_b_33 <X> T_3_26.lc_trk_g0_2
 (26 1)  (152 417)  (152 417)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 417)  (154 417)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 417)  (155 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 417)  (156 417)  routing T_3_26.lc_trk_g2_3 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (158 417)  (158 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (160 417)  (160 417)  routing T_3_26.lc_trk_g1_5 <X> T_3_26.input_2_0
 (36 1)  (162 417)  (162 417)  LC_0 Logic Functioning bit
 (37 1)  (163 417)  (163 417)  LC_0 Logic Functioning bit
 (40 1)  (166 417)  (166 417)  LC_0 Logic Functioning bit
 (41 1)  (167 417)  (167 417)  LC_0 Logic Functioning bit
 (0 2)  (126 418)  (126 418)  routing T_3_26.glb_netwk_3 <X> T_3_26.wire_logic_cluster/lc_7/clk
 (2 2)  (128 418)  (128 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (143 418)  (143 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (152 418)  (152 418)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_1/in_0
 (28 2)  (154 418)  (154 418)  routing T_3_26.lc_trk_g2_2 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 418)  (155 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 418)  (158 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 418)  (160 418)  routing T_3_26.lc_trk_g1_3 <X> T_3_26.wire_logic_cluster/lc_1/in_3
 (38 2)  (164 418)  (164 418)  LC_1 Logic Functioning bit
 (39 2)  (165 418)  (165 418)  LC_1 Logic Functioning bit
 (42 2)  (168 418)  (168 418)  LC_1 Logic Functioning bit
 (43 2)  (169 418)  (169 418)  LC_1 Logic Functioning bit
 (50 2)  (176 418)  (176 418)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (126 419)  (126 419)  routing T_3_26.glb_netwk_3 <X> T_3_26.wire_logic_cluster/lc_7/clk
 (18 3)  (144 419)  (144 419)  routing T_3_26.sp4_r_v_b_29 <X> T_3_26.lc_trk_g0_5
 (26 3)  (152 419)  (152 419)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 419)  (154 419)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 419)  (155 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 419)  (156 419)  routing T_3_26.lc_trk_g2_2 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 419)  (157 419)  routing T_3_26.lc_trk_g1_3 <X> T_3_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (162 419)  (162 419)  LC_1 Logic Functioning bit
 (37 3)  (163 419)  (163 419)  LC_1 Logic Functioning bit
 (40 3)  (166 419)  (166 419)  LC_1 Logic Functioning bit
 (41 3)  (167 419)  (167 419)  LC_1 Logic Functioning bit
 (22 4)  (148 420)  (148 420)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (150 420)  (150 420)  routing T_3_26.top_op_3 <X> T_3_26.lc_trk_g1_3
 (29 4)  (155 420)  (155 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (162 420)  (162 420)  LC_2 Logic Functioning bit
 (37 4)  (163 420)  (163 420)  LC_2 Logic Functioning bit
 (38 4)  (164 420)  (164 420)  LC_2 Logic Functioning bit
 (41 4)  (167 420)  (167 420)  LC_2 Logic Functioning bit
 (42 4)  (168 420)  (168 420)  LC_2 Logic Functioning bit
 (43 4)  (169 420)  (169 420)  LC_2 Logic Functioning bit
 (12 5)  (138 421)  (138 421)  routing T_3_26.sp4_h_r_5 <X> T_3_26.sp4_v_b_5
 (21 5)  (147 421)  (147 421)  routing T_3_26.top_op_3 <X> T_3_26.lc_trk_g1_3
 (27 5)  (153 421)  (153 421)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 421)  (154 421)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 421)  (155 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (158 421)  (158 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (159 421)  (159 421)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.input_2_2
 (34 5)  (160 421)  (160 421)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.input_2_2
 (35 5)  (161 421)  (161 421)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.input_2_2
 (36 5)  (162 421)  (162 421)  LC_2 Logic Functioning bit
 (43 5)  (169 421)  (169 421)  LC_2 Logic Functioning bit
 (47 5)  (173 421)  (173 421)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (141 422)  (141 422)  routing T_3_26.sp4_h_r_5 <X> T_3_26.lc_trk_g1_5
 (16 6)  (142 422)  (142 422)  routing T_3_26.sp4_h_r_5 <X> T_3_26.lc_trk_g1_5
 (17 6)  (143 422)  (143 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (147 422)  (147 422)  routing T_3_26.sp4_h_l_2 <X> T_3_26.lc_trk_g1_7
 (22 6)  (148 422)  (148 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (149 422)  (149 422)  routing T_3_26.sp4_h_l_2 <X> T_3_26.lc_trk_g1_7
 (24 6)  (150 422)  (150 422)  routing T_3_26.sp4_h_l_2 <X> T_3_26.lc_trk_g1_7
 (27 6)  (153 422)  (153 422)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 422)  (154 422)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 422)  (155 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (157 422)  (157 422)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 422)  (158 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 422)  (160 422)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 422)  (162 422)  LC_3 Logic Functioning bit
 (38 6)  (164 422)  (164 422)  LC_3 Logic Functioning bit
 (41 6)  (167 422)  (167 422)  LC_3 Logic Functioning bit
 (43 6)  (169 422)  (169 422)  LC_3 Logic Functioning bit
 (45 6)  (171 422)  (171 422)  LC_3 Logic Functioning bit
 (18 7)  (144 423)  (144 423)  routing T_3_26.sp4_h_r_5 <X> T_3_26.lc_trk_g1_5
 (22 7)  (148 423)  (148 423)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (150 423)  (150 423)  routing T_3_26.top_op_6 <X> T_3_26.lc_trk_g1_6
 (25 7)  (151 423)  (151 423)  routing T_3_26.top_op_6 <X> T_3_26.lc_trk_g1_6
 (26 7)  (152 423)  (152 423)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (153 423)  (153 423)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 423)  (154 423)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 423)  (155 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 423)  (156 423)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 423)  (157 423)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 423)  (158 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (161 423)  (161 423)  routing T_3_26.lc_trk_g0_3 <X> T_3_26.input_2_3
 (36 7)  (162 423)  (162 423)  LC_3 Logic Functioning bit
 (38 7)  (164 423)  (164 423)  LC_3 Logic Functioning bit
 (40 7)  (166 423)  (166 423)  LC_3 Logic Functioning bit
 (43 7)  (169 423)  (169 423)  LC_3 Logic Functioning bit
 (53 7)  (179 423)  (179 423)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (140 424)  (140 424)  routing T_3_26.sp4_h_r_40 <X> T_3_26.lc_trk_g2_0
 (15 8)  (141 424)  (141 424)  routing T_3_26.sp4_v_t_28 <X> T_3_26.lc_trk_g2_1
 (16 8)  (142 424)  (142 424)  routing T_3_26.sp4_v_t_28 <X> T_3_26.lc_trk_g2_1
 (17 8)  (143 424)  (143 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (147 424)  (147 424)  routing T_3_26.sp4_v_t_22 <X> T_3_26.lc_trk_g2_3
 (22 8)  (148 424)  (148 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (149 424)  (149 424)  routing T_3_26.sp4_v_t_22 <X> T_3_26.lc_trk_g2_3
 (28 8)  (154 424)  (154 424)  routing T_3_26.lc_trk_g2_1 <X> T_3_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 424)  (155 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 424)  (157 424)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 424)  (158 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 424)  (159 424)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 424)  (160 424)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 424)  (161 424)  routing T_3_26.lc_trk_g3_5 <X> T_3_26.input_2_4
 (38 8)  (164 424)  (164 424)  LC_4 Logic Functioning bit
 (39 8)  (165 424)  (165 424)  LC_4 Logic Functioning bit
 (42 8)  (168 424)  (168 424)  LC_4 Logic Functioning bit
 (43 8)  (169 424)  (169 424)  LC_4 Logic Functioning bit
 (4 9)  (130 425)  (130 425)  routing T_3_26.sp4_v_t_36 <X> T_3_26.sp4_h_r_6
 (14 9)  (140 425)  (140 425)  routing T_3_26.sp4_h_r_40 <X> T_3_26.lc_trk_g2_0
 (15 9)  (141 425)  (141 425)  routing T_3_26.sp4_h_r_40 <X> T_3_26.lc_trk_g2_0
 (16 9)  (142 425)  (142 425)  routing T_3_26.sp4_h_r_40 <X> T_3_26.lc_trk_g2_0
 (17 9)  (143 425)  (143 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (147 425)  (147 425)  routing T_3_26.sp4_v_t_22 <X> T_3_26.lc_trk_g2_3
 (22 9)  (148 425)  (148 425)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (149 425)  (149 425)  routing T_3_26.sp12_v_b_18 <X> T_3_26.lc_trk_g2_2
 (25 9)  (151 425)  (151 425)  routing T_3_26.sp12_v_b_18 <X> T_3_26.lc_trk_g2_2
 (28 9)  (154 425)  (154 425)  routing T_3_26.lc_trk_g2_0 <X> T_3_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 425)  (155 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (158 425)  (158 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (159 425)  (159 425)  routing T_3_26.lc_trk_g3_5 <X> T_3_26.input_2_4
 (34 9)  (160 425)  (160 425)  routing T_3_26.lc_trk_g3_5 <X> T_3_26.input_2_4
 (36 9)  (162 425)  (162 425)  LC_4 Logic Functioning bit
 (37 9)  (163 425)  (163 425)  LC_4 Logic Functioning bit
 (40 9)  (166 425)  (166 425)  LC_4 Logic Functioning bit
 (41 9)  (167 425)  (167 425)  LC_4 Logic Functioning bit
 (15 10)  (141 426)  (141 426)  routing T_3_26.tnl_op_5 <X> T_3_26.lc_trk_g2_5
 (17 10)  (143 426)  (143 426)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (148 426)  (148 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (149 426)  (149 426)  routing T_3_26.sp4_v_b_47 <X> T_3_26.lc_trk_g2_7
 (24 10)  (150 426)  (150 426)  routing T_3_26.sp4_v_b_47 <X> T_3_26.lc_trk_g2_7
 (25 10)  (151 426)  (151 426)  routing T_3_26.sp4_v_b_38 <X> T_3_26.lc_trk_g2_6
 (26 10)  (152 426)  (152 426)  routing T_3_26.lc_trk_g0_5 <X> T_3_26.wire_logic_cluster/lc_5/in_0
 (29 10)  (155 426)  (155 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (158 426)  (158 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 426)  (159 426)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 426)  (160 426)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 426)  (162 426)  LC_5 Logic Functioning bit
 (38 10)  (164 426)  (164 426)  LC_5 Logic Functioning bit
 (41 10)  (167 426)  (167 426)  LC_5 Logic Functioning bit
 (43 10)  (169 426)  (169 426)  LC_5 Logic Functioning bit
 (18 11)  (144 427)  (144 427)  routing T_3_26.tnl_op_5 <X> T_3_26.lc_trk_g2_5
 (22 11)  (148 427)  (148 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (149 427)  (149 427)  routing T_3_26.sp4_v_b_38 <X> T_3_26.lc_trk_g2_6
 (25 11)  (151 427)  (151 427)  routing T_3_26.sp4_v_b_38 <X> T_3_26.lc_trk_g2_6
 (29 11)  (155 427)  (155 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 427)  (156 427)  routing T_3_26.lc_trk_g0_2 <X> T_3_26.wire_logic_cluster/lc_5/in_1
 (36 11)  (162 427)  (162 427)  LC_5 Logic Functioning bit
 (38 11)  (164 427)  (164 427)  LC_5 Logic Functioning bit
 (40 11)  (166 427)  (166 427)  LC_5 Logic Functioning bit
 (42 11)  (168 427)  (168 427)  LC_5 Logic Functioning bit
 (5 12)  (131 428)  (131 428)  routing T_3_26.sp4_v_t_44 <X> T_3_26.sp4_h_r_9
 (15 12)  (141 428)  (141 428)  routing T_3_26.sp4_h_r_25 <X> T_3_26.lc_trk_g3_1
 (16 12)  (142 428)  (142 428)  routing T_3_26.sp4_h_r_25 <X> T_3_26.lc_trk_g3_1
 (17 12)  (143 428)  (143 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (147 428)  (147 428)  routing T_3_26.wire_logic_cluster/lc_3/out <X> T_3_26.lc_trk_g3_3
 (22 12)  (148 428)  (148 428)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (153 428)  (153 428)  routing T_3_26.lc_trk_g1_6 <X> T_3_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 428)  (155 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 428)  (156 428)  routing T_3_26.lc_trk_g1_6 <X> T_3_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 428)  (158 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 428)  (159 428)  routing T_3_26.lc_trk_g3_0 <X> T_3_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 428)  (160 428)  routing T_3_26.lc_trk_g3_0 <X> T_3_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 428)  (162 428)  LC_6 Logic Functioning bit
 (37 12)  (163 428)  (163 428)  LC_6 Logic Functioning bit
 (38 12)  (164 428)  (164 428)  LC_6 Logic Functioning bit
 (39 12)  (165 428)  (165 428)  LC_6 Logic Functioning bit
 (41 12)  (167 428)  (167 428)  LC_6 Logic Functioning bit
 (43 12)  (169 428)  (169 428)  LC_6 Logic Functioning bit
 (52 12)  (178 428)  (178 428)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (140 429)  (140 429)  routing T_3_26.sp12_v_b_16 <X> T_3_26.lc_trk_g3_0
 (16 13)  (142 429)  (142 429)  routing T_3_26.sp12_v_b_16 <X> T_3_26.lc_trk_g3_0
 (17 13)  (143 429)  (143 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (144 429)  (144 429)  routing T_3_26.sp4_h_r_25 <X> T_3_26.lc_trk_g3_1
 (22 13)  (148 429)  (148 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (149 429)  (149 429)  routing T_3_26.sp4_v_b_42 <X> T_3_26.lc_trk_g3_2
 (24 13)  (150 429)  (150 429)  routing T_3_26.sp4_v_b_42 <X> T_3_26.lc_trk_g3_2
 (27 13)  (153 429)  (153 429)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 429)  (154 429)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 429)  (155 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 429)  (156 429)  routing T_3_26.lc_trk_g1_6 <X> T_3_26.wire_logic_cluster/lc_6/in_1
 (36 13)  (162 429)  (162 429)  LC_6 Logic Functioning bit
 (38 13)  (164 429)  (164 429)  LC_6 Logic Functioning bit
 (14 14)  (140 430)  (140 430)  routing T_3_26.sp4_v_b_36 <X> T_3_26.lc_trk_g3_4
 (17 14)  (143 430)  (143 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (14 15)  (140 431)  (140 431)  routing T_3_26.sp4_v_b_36 <X> T_3_26.lc_trk_g3_4
 (16 15)  (142 431)  (142 431)  routing T_3_26.sp4_v_b_36 <X> T_3_26.lc_trk_g3_4
 (17 15)  (143 431)  (143 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (144 431)  (144 431)  routing T_3_26.sp4_r_v_b_45 <X> T_3_26.lc_trk_g3_5


LogicTile_4_26

 (15 0)  (195 416)  (195 416)  routing T_4_26.lft_op_1 <X> T_4_26.lc_trk_g0_1
 (17 0)  (197 416)  (197 416)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (198 416)  (198 416)  routing T_4_26.lft_op_1 <X> T_4_26.lc_trk_g0_1
 (21 0)  (201 416)  (201 416)  routing T_4_26.sp4_h_r_19 <X> T_4_26.lc_trk_g0_3
 (22 0)  (202 416)  (202 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (203 416)  (203 416)  routing T_4_26.sp4_h_r_19 <X> T_4_26.lc_trk_g0_3
 (24 0)  (204 416)  (204 416)  routing T_4_26.sp4_h_r_19 <X> T_4_26.lc_trk_g0_3
 (28 0)  (208 416)  (208 416)  routing T_4_26.lc_trk_g2_3 <X> T_4_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 416)  (209 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 416)  (212 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 416)  (214 416)  routing T_4_26.lc_trk_g1_0 <X> T_4_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 416)  (216 416)  LC_0 Logic Functioning bit
 (38 0)  (218 416)  (218 416)  LC_0 Logic Functioning bit
 (41 0)  (221 416)  (221 416)  LC_0 Logic Functioning bit
 (43 0)  (223 416)  (223 416)  LC_0 Logic Functioning bit
 (45 0)  (225 416)  (225 416)  LC_0 Logic Functioning bit
 (46 0)  (226 416)  (226 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (184 417)  (184 417)  routing T_4_26.sp4_v_t_42 <X> T_4_26.sp4_h_r_0
 (16 1)  (196 417)  (196 417)  routing T_4_26.sp12_h_r_8 <X> T_4_26.lc_trk_g0_0
 (17 1)  (197 417)  (197 417)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (201 417)  (201 417)  routing T_4_26.sp4_h_r_19 <X> T_4_26.lc_trk_g0_3
 (22 1)  (202 417)  (202 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (205 417)  (205 417)  routing T_4_26.sp4_r_v_b_33 <X> T_4_26.lc_trk_g0_2
 (28 1)  (208 417)  (208 417)  routing T_4_26.lc_trk_g2_0 <X> T_4_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 417)  (209 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 417)  (210 417)  routing T_4_26.lc_trk_g2_3 <X> T_4_26.wire_logic_cluster/lc_0/in_1
 (36 1)  (216 417)  (216 417)  LC_0 Logic Functioning bit
 (38 1)  (218 417)  (218 417)  LC_0 Logic Functioning bit
 (40 1)  (220 417)  (220 417)  LC_0 Logic Functioning bit
 (42 1)  (222 417)  (222 417)  LC_0 Logic Functioning bit
 (52 1)  (232 417)  (232 417)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (180 418)  (180 418)  routing T_4_26.glb_netwk_3 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (2 2)  (182 418)  (182 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (205 418)  (205 418)  routing T_4_26.sp4_h_r_14 <X> T_4_26.lc_trk_g0_6
 (29 2)  (209 418)  (209 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 418)  (212 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 418)  (214 418)  routing T_4_26.lc_trk_g1_1 <X> T_4_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 418)  (216 418)  LC_1 Logic Functioning bit
 (37 2)  (217 418)  (217 418)  LC_1 Logic Functioning bit
 (38 2)  (218 418)  (218 418)  LC_1 Logic Functioning bit
 (39 2)  (219 418)  (219 418)  LC_1 Logic Functioning bit
 (41 2)  (221 418)  (221 418)  LC_1 Logic Functioning bit
 (43 2)  (223 418)  (223 418)  LC_1 Logic Functioning bit
 (45 2)  (225 418)  (225 418)  LC_1 Logic Functioning bit
 (0 3)  (180 419)  (180 419)  routing T_4_26.glb_netwk_3 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (22 3)  (202 419)  (202 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (203 419)  (203 419)  routing T_4_26.sp4_h_r_14 <X> T_4_26.lc_trk_g0_6
 (24 3)  (204 419)  (204 419)  routing T_4_26.sp4_h_r_14 <X> T_4_26.lc_trk_g0_6
 (27 3)  (207 419)  (207 419)  routing T_4_26.lc_trk_g1_0 <X> T_4_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 419)  (209 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 419)  (210 419)  routing T_4_26.lc_trk_g0_2 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (36 3)  (216 419)  (216 419)  LC_1 Logic Functioning bit
 (38 3)  (218 419)  (218 419)  LC_1 Logic Functioning bit
 (47 3)  (227 419)  (227 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (231 419)  (231 419)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (197 420)  (197 420)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (198 420)  (198 420)  routing T_4_26.wire_logic_cluster/lc_1/out <X> T_4_26.lc_trk_g1_1
 (26 4)  (206 420)  (206 420)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (208 420)  (208 420)  routing T_4_26.lc_trk_g2_5 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 420)  (209 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 420)  (210 420)  routing T_4_26.lc_trk_g2_5 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (211 420)  (211 420)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 420)  (212 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 420)  (213 420)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 420)  (214 420)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (38 4)  (218 420)  (218 420)  LC_2 Logic Functioning bit
 (39 4)  (219 420)  (219 420)  LC_2 Logic Functioning bit
 (42 4)  (222 420)  (222 420)  LC_2 Logic Functioning bit
 (43 4)  (223 420)  (223 420)  LC_2 Logic Functioning bit
 (17 5)  (197 421)  (197 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (206 421)  (206 421)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (207 421)  (207 421)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 421)  (208 421)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 421)  (209 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 421)  (211 421)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (212 421)  (212 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (213 421)  (213 421)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.input_2_2
 (34 5)  (214 421)  (214 421)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.input_2_2
 (35 5)  (215 421)  (215 421)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.input_2_2
 (36 5)  (216 421)  (216 421)  LC_2 Logic Functioning bit
 (37 5)  (217 421)  (217 421)  LC_2 Logic Functioning bit
 (40 5)  (220 421)  (220 421)  LC_2 Logic Functioning bit
 (41 5)  (221 421)  (221 421)  LC_2 Logic Functioning bit
 (12 6)  (192 422)  (192 422)  routing T_4_26.sp4_v_t_40 <X> T_4_26.sp4_h_l_40
 (25 6)  (205 422)  (205 422)  routing T_4_26.sp4_v_t_3 <X> T_4_26.lc_trk_g1_6
 (27 6)  (207 422)  (207 422)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 422)  (208 422)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 422)  (209 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 422)  (211 422)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 422)  (212 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 422)  (213 422)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 422)  (214 422)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 422)  (216 422)  LC_3 Logic Functioning bit
 (39 6)  (219 422)  (219 422)  LC_3 Logic Functioning bit
 (41 6)  (221 422)  (221 422)  LC_3 Logic Functioning bit
 (42 6)  (222 422)  (222 422)  LC_3 Logic Functioning bit
 (50 6)  (230 422)  (230 422)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (191 423)  (191 423)  routing T_4_26.sp4_v_t_40 <X> T_4_26.sp4_h_l_40
 (22 7)  (202 423)  (202 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (203 423)  (203 423)  routing T_4_26.sp4_v_t_3 <X> T_4_26.lc_trk_g1_6
 (25 7)  (205 423)  (205 423)  routing T_4_26.sp4_v_t_3 <X> T_4_26.lc_trk_g1_6
 (36 7)  (216 423)  (216 423)  LC_3 Logic Functioning bit
 (39 7)  (219 423)  (219 423)  LC_3 Logic Functioning bit
 (41 7)  (221 423)  (221 423)  LC_3 Logic Functioning bit
 (42 7)  (222 423)  (222 423)  LC_3 Logic Functioning bit
 (14 8)  (194 424)  (194 424)  routing T_4_26.wire_logic_cluster/lc_0/out <X> T_4_26.lc_trk_g2_0
 (22 8)  (202 424)  (202 424)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (203 424)  (203 424)  routing T_4_26.sp12_v_b_19 <X> T_4_26.lc_trk_g2_3
 (26 8)  (206 424)  (206 424)  routing T_4_26.lc_trk_g0_6 <X> T_4_26.wire_logic_cluster/lc_4/in_0
 (28 8)  (208 424)  (208 424)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 424)  (209 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 424)  (210 424)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (211 424)  (211 424)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 424)  (212 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 424)  (214 424)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 424)  (216 424)  LC_4 Logic Functioning bit
 (37 8)  (217 424)  (217 424)  LC_4 Logic Functioning bit
 (38 8)  (218 424)  (218 424)  LC_4 Logic Functioning bit
 (39 8)  (219 424)  (219 424)  LC_4 Logic Functioning bit
 (42 8)  (222 424)  (222 424)  LC_4 Logic Functioning bit
 (43 8)  (223 424)  (223 424)  LC_4 Logic Functioning bit
 (50 8)  (230 424)  (230 424)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (197 425)  (197 425)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (201 425)  (201 425)  routing T_4_26.sp12_v_b_19 <X> T_4_26.lc_trk_g2_3
 (22 9)  (202 425)  (202 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (203 425)  (203 425)  routing T_4_26.sp4_v_b_42 <X> T_4_26.lc_trk_g2_2
 (24 9)  (204 425)  (204 425)  routing T_4_26.sp4_v_b_42 <X> T_4_26.lc_trk_g2_2
 (26 9)  (206 425)  (206 425)  routing T_4_26.lc_trk_g0_6 <X> T_4_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 425)  (209 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 425)  (210 425)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (211 425)  (211 425)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (216 425)  (216 425)  LC_4 Logic Functioning bit
 (37 9)  (217 425)  (217 425)  LC_4 Logic Functioning bit
 (40 9)  (220 425)  (220 425)  LC_4 Logic Functioning bit
 (41 9)  (221 425)  (221 425)  LC_4 Logic Functioning bit
 (42 9)  (222 425)  (222 425)  LC_4 Logic Functioning bit
 (43 9)  (223 425)  (223 425)  LC_4 Logic Functioning bit
 (12 10)  (192 426)  (192 426)  routing T_4_26.sp4_v_t_45 <X> T_4_26.sp4_h_l_45
 (16 10)  (196 426)  (196 426)  routing T_4_26.sp4_v_b_37 <X> T_4_26.lc_trk_g2_5
 (17 10)  (197 426)  (197 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (198 426)  (198 426)  routing T_4_26.sp4_v_b_37 <X> T_4_26.lc_trk_g2_5
 (22 10)  (202 426)  (202 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (203 426)  (203 426)  routing T_4_26.sp12_v_b_23 <X> T_4_26.lc_trk_g2_7
 (26 10)  (206 426)  (206 426)  routing T_4_26.lc_trk_g3_4 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (32 10)  (212 426)  (212 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 426)  (213 426)  routing T_4_26.lc_trk_g2_2 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (37 10)  (217 426)  (217 426)  LC_5 Logic Functioning bit
 (39 10)  (219 426)  (219 426)  LC_5 Logic Functioning bit
 (41 10)  (221 426)  (221 426)  LC_5 Logic Functioning bit
 (43 10)  (223 426)  (223 426)  LC_5 Logic Functioning bit
 (11 11)  (191 427)  (191 427)  routing T_4_26.sp4_v_t_45 <X> T_4_26.sp4_h_l_45
 (18 11)  (198 427)  (198 427)  routing T_4_26.sp4_v_b_37 <X> T_4_26.lc_trk_g2_5
 (21 11)  (201 427)  (201 427)  routing T_4_26.sp12_v_b_23 <X> T_4_26.lc_trk_g2_7
 (27 11)  (207 427)  (207 427)  routing T_4_26.lc_trk_g3_4 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 427)  (208 427)  routing T_4_26.lc_trk_g3_4 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 427)  (209 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 427)  (211 427)  routing T_4_26.lc_trk_g2_2 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (216 427)  (216 427)  LC_5 Logic Functioning bit
 (38 11)  (218 427)  (218 427)  LC_5 Logic Functioning bit
 (40 11)  (220 427)  (220 427)  LC_5 Logic Functioning bit
 (42 11)  (222 427)  (222 427)  LC_5 Logic Functioning bit
 (4 12)  (184 428)  (184 428)  routing T_4_26.sp4_h_l_38 <X> T_4_26.sp4_v_b_9
 (6 12)  (186 428)  (186 428)  routing T_4_26.sp4_h_l_38 <X> T_4_26.sp4_v_b_9
 (13 12)  (193 428)  (193 428)  routing T_4_26.sp4_v_t_46 <X> T_4_26.sp4_v_b_11
 (16 12)  (196 428)  (196 428)  routing T_4_26.sp12_v_t_14 <X> T_4_26.lc_trk_g3_1
 (17 12)  (197 428)  (197 428)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (21 12)  (201 428)  (201 428)  routing T_4_26.sp4_h_r_43 <X> T_4_26.lc_trk_g3_3
 (22 12)  (202 428)  (202 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (203 428)  (203 428)  routing T_4_26.sp4_h_r_43 <X> T_4_26.lc_trk_g3_3
 (24 12)  (204 428)  (204 428)  routing T_4_26.sp4_h_r_43 <X> T_4_26.lc_trk_g3_3
 (29 12)  (209 428)  (209 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 428)  (212 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (216 428)  (216 428)  LC_6 Logic Functioning bit
 (37 12)  (217 428)  (217 428)  LC_6 Logic Functioning bit
 (39 12)  (219 428)  (219 428)  LC_6 Logic Functioning bit
 (40 12)  (220 428)  (220 428)  LC_6 Logic Functioning bit
 (41 12)  (221 428)  (221 428)  LC_6 Logic Functioning bit
 (42 12)  (222 428)  (222 428)  LC_6 Logic Functioning bit
 (50 12)  (230 428)  (230 428)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (185 429)  (185 429)  routing T_4_26.sp4_h_l_38 <X> T_4_26.sp4_v_b_9
 (18 13)  (198 429)  (198 429)  routing T_4_26.sp12_v_t_14 <X> T_4_26.lc_trk_g3_1
 (21 13)  (201 429)  (201 429)  routing T_4_26.sp4_h_r_43 <X> T_4_26.lc_trk_g3_3
 (29 13)  (209 429)  (209 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 429)  (211 429)  routing T_4_26.lc_trk_g0_3 <X> T_4_26.wire_logic_cluster/lc_6/in_3
 (37 13)  (217 429)  (217 429)  LC_6 Logic Functioning bit
 (38 13)  (218 429)  (218 429)  LC_6 Logic Functioning bit
 (39 13)  (219 429)  (219 429)  LC_6 Logic Functioning bit
 (40 13)  (220 429)  (220 429)  LC_6 Logic Functioning bit
 (42 13)  (222 429)  (222 429)  LC_6 Logic Functioning bit
 (43 13)  (223 429)  (223 429)  LC_6 Logic Functioning bit
 (15 14)  (195 430)  (195 430)  routing T_4_26.sp4_v_t_32 <X> T_4_26.lc_trk_g3_5
 (16 14)  (196 430)  (196 430)  routing T_4_26.sp4_v_t_32 <X> T_4_26.lc_trk_g3_5
 (17 14)  (197 430)  (197 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (202 430)  (202 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (15 15)  (195 431)  (195 431)  routing T_4_26.tnr_op_4 <X> T_4_26.lc_trk_g3_4
 (17 15)  (197 431)  (197 431)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (201 431)  (201 431)  routing T_4_26.sp4_r_v_b_47 <X> T_4_26.lc_trk_g3_7
 (22 15)  (202 431)  (202 431)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (204 431)  (204 431)  routing T_4_26.tnl_op_6 <X> T_4_26.lc_trk_g3_6
 (25 15)  (205 431)  (205 431)  routing T_4_26.tnl_op_6 <X> T_4_26.lc_trk_g3_6


LogicTile_5_26

 (4 0)  (238 416)  (238 416)  routing T_5_26.sp4_v_t_37 <X> T_5_26.sp4_v_b_0
 (21 0)  (255 416)  (255 416)  routing T_5_26.wire_logic_cluster/lc_3/out <X> T_5_26.lc_trk_g0_3
 (22 0)  (256 416)  (256 416)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (260 416)  (260 416)  routing T_5_26.lc_trk_g0_4 <X> T_5_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 416)  (261 416)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 416)  (262 416)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 416)  (263 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 416)  (266 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (269 416)  (269 416)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.input_2_0
 (36 0)  (270 416)  (270 416)  LC_0 Logic Functioning bit
 (37 0)  (271 416)  (271 416)  LC_0 Logic Functioning bit
 (38 0)  (272 416)  (272 416)  LC_0 Logic Functioning bit
 (39 0)  (273 416)  (273 416)  LC_0 Logic Functioning bit
 (41 0)  (275 416)  (275 416)  LC_0 Logic Functioning bit
 (42 0)  (276 416)  (276 416)  LC_0 Logic Functioning bit
 (43 0)  (277 416)  (277 416)  LC_0 Logic Functioning bit
 (29 1)  (263 417)  (263 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 417)  (264 417)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 417)  (265 417)  routing T_5_26.lc_trk_g0_3 <X> T_5_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 417)  (266 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (269 417)  (269 417)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.input_2_0
 (36 1)  (270 417)  (270 417)  LC_0 Logic Functioning bit
 (37 1)  (271 417)  (271 417)  LC_0 Logic Functioning bit
 (38 1)  (272 417)  (272 417)  LC_0 Logic Functioning bit
 (39 1)  (273 417)  (273 417)  LC_0 Logic Functioning bit
 (40 1)  (274 417)  (274 417)  LC_0 Logic Functioning bit
 (41 1)  (275 417)  (275 417)  LC_0 Logic Functioning bit
 (42 1)  (276 417)  (276 417)  LC_0 Logic Functioning bit
 (43 1)  (277 417)  (277 417)  LC_0 Logic Functioning bit
 (5 2)  (239 418)  (239 418)  routing T_5_26.sp4_v_t_37 <X> T_5_26.sp4_h_l_37
 (10 2)  (244 418)  (244 418)  routing T_5_26.sp4_v_b_8 <X> T_5_26.sp4_h_l_36
 (14 2)  (248 418)  (248 418)  routing T_5_26.lft_op_4 <X> T_5_26.lc_trk_g0_4
 (22 2)  (256 418)  (256 418)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (258 418)  (258 418)  routing T_5_26.top_op_7 <X> T_5_26.lc_trk_g0_7
 (25 2)  (259 418)  (259 418)  routing T_5_26.lft_op_6 <X> T_5_26.lc_trk_g0_6
 (26 2)  (260 418)  (260 418)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (28 2)  (262 418)  (262 418)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 418)  (263 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 418)  (264 418)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 418)  (266 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 418)  (267 418)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 418)  (268 418)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 418)  (270 418)  LC_1 Logic Functioning bit
 (37 2)  (271 418)  (271 418)  LC_1 Logic Functioning bit
 (38 2)  (272 418)  (272 418)  LC_1 Logic Functioning bit
 (39 2)  (273 418)  (273 418)  LC_1 Logic Functioning bit
 (41 2)  (275 418)  (275 418)  LC_1 Logic Functioning bit
 (42 2)  (276 418)  (276 418)  LC_1 Logic Functioning bit
 (43 2)  (277 418)  (277 418)  LC_1 Logic Functioning bit
 (50 2)  (284 418)  (284 418)  Cascade bit: LH_LC01_inmux02_5

 (6 3)  (240 419)  (240 419)  routing T_5_26.sp4_v_t_37 <X> T_5_26.sp4_h_l_37
 (15 3)  (249 419)  (249 419)  routing T_5_26.lft_op_4 <X> T_5_26.lc_trk_g0_4
 (17 3)  (251 419)  (251 419)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (255 419)  (255 419)  routing T_5_26.top_op_7 <X> T_5_26.lc_trk_g0_7
 (22 3)  (256 419)  (256 419)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (258 419)  (258 419)  routing T_5_26.lft_op_6 <X> T_5_26.lc_trk_g0_6
 (26 3)  (260 419)  (260 419)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 419)  (262 419)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 419)  (263 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 419)  (264 419)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (36 3)  (270 419)  (270 419)  LC_1 Logic Functioning bit
 (37 3)  (271 419)  (271 419)  LC_1 Logic Functioning bit
 (38 3)  (272 419)  (272 419)  LC_1 Logic Functioning bit
 (39 3)  (273 419)  (273 419)  LC_1 Logic Functioning bit
 (40 3)  (274 419)  (274 419)  LC_1 Logic Functioning bit
 (41 3)  (275 419)  (275 419)  LC_1 Logic Functioning bit
 (42 3)  (276 419)  (276 419)  LC_1 Logic Functioning bit
 (43 3)  (277 419)  (277 419)  LC_1 Logic Functioning bit
 (4 4)  (238 420)  (238 420)  routing T_5_26.sp4_v_t_38 <X> T_5_26.sp4_v_b_3
 (15 4)  (249 420)  (249 420)  routing T_5_26.top_op_1 <X> T_5_26.lc_trk_g1_1
 (17 4)  (251 420)  (251 420)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (261 420)  (261 420)  routing T_5_26.lc_trk_g3_0 <X> T_5_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 420)  (262 420)  routing T_5_26.lc_trk_g3_0 <X> T_5_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 420)  (263 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 420)  (265 420)  routing T_5_26.lc_trk_g2_5 <X> T_5_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 420)  (266 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 420)  (267 420)  routing T_5_26.lc_trk_g2_5 <X> T_5_26.wire_logic_cluster/lc_2/in_3
 (38 4)  (272 420)  (272 420)  LC_2 Logic Functioning bit
 (39 4)  (273 420)  (273 420)  LC_2 Logic Functioning bit
 (42 4)  (276 420)  (276 420)  LC_2 Logic Functioning bit
 (43 4)  (277 420)  (277 420)  LC_2 Logic Functioning bit
 (13 5)  (247 421)  (247 421)  routing T_5_26.sp4_v_t_37 <X> T_5_26.sp4_h_r_5
 (18 5)  (252 421)  (252 421)  routing T_5_26.top_op_1 <X> T_5_26.lc_trk_g1_1
 (28 5)  (262 421)  (262 421)  routing T_5_26.lc_trk_g2_0 <X> T_5_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 421)  (263 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (266 421)  (266 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (267 421)  (267 421)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.input_2_2
 (34 5)  (268 421)  (268 421)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.input_2_2
 (35 5)  (269 421)  (269 421)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.input_2_2
 (36 5)  (270 421)  (270 421)  LC_2 Logic Functioning bit
 (37 5)  (271 421)  (271 421)  LC_2 Logic Functioning bit
 (40 5)  (274 421)  (274 421)  LC_2 Logic Functioning bit
 (41 5)  (275 421)  (275 421)  LC_2 Logic Functioning bit
 (15 6)  (249 422)  (249 422)  routing T_5_26.sp4_h_r_13 <X> T_5_26.lc_trk_g1_5
 (16 6)  (250 422)  (250 422)  routing T_5_26.sp4_h_r_13 <X> T_5_26.lc_trk_g1_5
 (17 6)  (251 422)  (251 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (252 422)  (252 422)  routing T_5_26.sp4_h_r_13 <X> T_5_26.lc_trk_g1_5
 (26 6)  (260 422)  (260 422)  routing T_5_26.lc_trk_g0_7 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (261 422)  (261 422)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 422)  (263 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 422)  (264 422)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 422)  (265 422)  routing T_5_26.lc_trk_g2_4 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 422)  (266 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 422)  (267 422)  routing T_5_26.lc_trk_g2_4 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (38 6)  (272 422)  (272 422)  LC_3 Logic Functioning bit
 (39 6)  (273 422)  (273 422)  LC_3 Logic Functioning bit
 (42 6)  (276 422)  (276 422)  LC_3 Logic Functioning bit
 (43 6)  (277 422)  (277 422)  LC_3 Logic Functioning bit
 (50 6)  (284 422)  (284 422)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (238 423)  (238 423)  routing T_5_26.sp4_v_b_10 <X> T_5_26.sp4_h_l_38
 (26 7)  (260 423)  (260 423)  routing T_5_26.lc_trk_g0_7 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 423)  (263 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (270 423)  (270 423)  LC_3 Logic Functioning bit
 (37 7)  (271 423)  (271 423)  LC_3 Logic Functioning bit
 (38 7)  (272 423)  (272 423)  LC_3 Logic Functioning bit
 (39 7)  (273 423)  (273 423)  LC_3 Logic Functioning bit
 (40 7)  (274 423)  (274 423)  LC_3 Logic Functioning bit
 (41 7)  (275 423)  (275 423)  LC_3 Logic Functioning bit
 (42 7)  (276 423)  (276 423)  LC_3 Logic Functioning bit
 (43 7)  (277 423)  (277 423)  LC_3 Logic Functioning bit
 (5 8)  (239 424)  (239 424)  routing T_5_26.sp4_v_t_43 <X> T_5_26.sp4_h_r_6
 (22 8)  (256 424)  (256 424)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (258 424)  (258 424)  routing T_5_26.tnl_op_3 <X> T_5_26.lc_trk_g2_3
 (14 9)  (248 425)  (248 425)  routing T_5_26.sp4_h_r_24 <X> T_5_26.lc_trk_g2_0
 (15 9)  (249 425)  (249 425)  routing T_5_26.sp4_h_r_24 <X> T_5_26.lc_trk_g2_0
 (16 9)  (250 425)  (250 425)  routing T_5_26.sp4_h_r_24 <X> T_5_26.lc_trk_g2_0
 (17 9)  (251 425)  (251 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (255 425)  (255 425)  routing T_5_26.tnl_op_3 <X> T_5_26.lc_trk_g2_3
 (22 9)  (256 425)  (256 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (257 425)  (257 425)  routing T_5_26.sp4_h_l_15 <X> T_5_26.lc_trk_g2_2
 (24 9)  (258 425)  (258 425)  routing T_5_26.sp4_h_l_15 <X> T_5_26.lc_trk_g2_2
 (25 9)  (259 425)  (259 425)  routing T_5_26.sp4_h_l_15 <X> T_5_26.lc_trk_g2_2
 (14 10)  (248 426)  (248 426)  routing T_5_26.sp4_h_r_36 <X> T_5_26.lc_trk_g2_4
 (16 10)  (250 426)  (250 426)  routing T_5_26.sp4_v_b_37 <X> T_5_26.lc_trk_g2_5
 (17 10)  (251 426)  (251 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (252 426)  (252 426)  routing T_5_26.sp4_v_b_37 <X> T_5_26.lc_trk_g2_5
 (21 10)  (255 426)  (255 426)  routing T_5_26.sp4_h_r_39 <X> T_5_26.lc_trk_g2_7
 (22 10)  (256 426)  (256 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (257 426)  (257 426)  routing T_5_26.sp4_h_r_39 <X> T_5_26.lc_trk_g2_7
 (24 10)  (258 426)  (258 426)  routing T_5_26.sp4_h_r_39 <X> T_5_26.lc_trk_g2_7
 (25 10)  (259 426)  (259 426)  routing T_5_26.wire_logic_cluster/lc_6/out <X> T_5_26.lc_trk_g2_6
 (10 11)  (244 427)  (244 427)  routing T_5_26.sp4_h_l_39 <X> T_5_26.sp4_v_t_42
 (15 11)  (249 427)  (249 427)  routing T_5_26.sp4_h_r_36 <X> T_5_26.lc_trk_g2_4
 (16 11)  (250 427)  (250 427)  routing T_5_26.sp4_h_r_36 <X> T_5_26.lc_trk_g2_4
 (17 11)  (251 427)  (251 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (252 427)  (252 427)  routing T_5_26.sp4_v_b_37 <X> T_5_26.lc_trk_g2_5
 (22 11)  (256 427)  (256 427)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (248 428)  (248 428)  routing T_5_26.sp4_v_t_21 <X> T_5_26.lc_trk_g3_0
 (15 12)  (249 428)  (249 428)  routing T_5_26.tnl_op_1 <X> T_5_26.lc_trk_g3_1
 (17 12)  (251 428)  (251 428)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (255 428)  (255 428)  routing T_5_26.sp4_h_r_43 <X> T_5_26.lc_trk_g3_3
 (22 12)  (256 428)  (256 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (257 428)  (257 428)  routing T_5_26.sp4_h_r_43 <X> T_5_26.lc_trk_g3_3
 (24 12)  (258 428)  (258 428)  routing T_5_26.sp4_h_r_43 <X> T_5_26.lc_trk_g3_3
 (28 12)  (262 428)  (262 428)  routing T_5_26.lc_trk_g2_3 <X> T_5_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 428)  (263 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 428)  (265 428)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 428)  (266 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 428)  (267 428)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 428)  (268 428)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 428)  (270 428)  LC_6 Logic Functioning bit
 (37 12)  (271 428)  (271 428)  LC_6 Logic Functioning bit
 (38 12)  (272 428)  (272 428)  LC_6 Logic Functioning bit
 (39 12)  (273 428)  (273 428)  LC_6 Logic Functioning bit
 (40 12)  (274 428)  (274 428)  LC_6 Logic Functioning bit
 (41 12)  (275 428)  (275 428)  LC_6 Logic Functioning bit
 (42 12)  (276 428)  (276 428)  LC_6 Logic Functioning bit
 (43 12)  (277 428)  (277 428)  LC_6 Logic Functioning bit
 (14 13)  (248 429)  (248 429)  routing T_5_26.sp4_v_t_21 <X> T_5_26.lc_trk_g3_0
 (16 13)  (250 429)  (250 429)  routing T_5_26.sp4_v_t_21 <X> T_5_26.lc_trk_g3_0
 (17 13)  (251 429)  (251 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (252 429)  (252 429)  routing T_5_26.tnl_op_1 <X> T_5_26.lc_trk_g3_1
 (21 13)  (255 429)  (255 429)  routing T_5_26.sp4_h_r_43 <X> T_5_26.lc_trk_g3_3
 (22 13)  (256 429)  (256 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (257 429)  (257 429)  routing T_5_26.sp4_v_b_42 <X> T_5_26.lc_trk_g3_2
 (24 13)  (258 429)  (258 429)  routing T_5_26.sp4_v_b_42 <X> T_5_26.lc_trk_g3_2
 (27 13)  (261 429)  (261 429)  routing T_5_26.lc_trk_g1_1 <X> T_5_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 429)  (263 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 429)  (264 429)  routing T_5_26.lc_trk_g2_3 <X> T_5_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 429)  (265 429)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 429)  (266 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (267 429)  (267 429)  routing T_5_26.lc_trk_g2_2 <X> T_5_26.input_2_6
 (35 13)  (269 429)  (269 429)  routing T_5_26.lc_trk_g2_2 <X> T_5_26.input_2_6
 (36 13)  (270 429)  (270 429)  LC_6 Logic Functioning bit
 (37 13)  (271 429)  (271 429)  LC_6 Logic Functioning bit
 (38 13)  (272 429)  (272 429)  LC_6 Logic Functioning bit
 (39 13)  (273 429)  (273 429)  LC_6 Logic Functioning bit
 (41 13)  (275 429)  (275 429)  LC_6 Logic Functioning bit
 (42 13)  (276 429)  (276 429)  LC_6 Logic Functioning bit
 (43 13)  (277 429)  (277 429)  LC_6 Logic Functioning bit
 (4 14)  (238 430)  (238 430)  routing T_5_26.sp4_v_b_1 <X> T_5_26.sp4_v_t_44
 (6 14)  (240 430)  (240 430)  routing T_5_26.sp4_v_b_1 <X> T_5_26.sp4_v_t_44
 (25 14)  (259 430)  (259 430)  routing T_5_26.sp4_h_r_46 <X> T_5_26.lc_trk_g3_6
 (22 15)  (256 431)  (256 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (257 431)  (257 431)  routing T_5_26.sp4_h_r_46 <X> T_5_26.lc_trk_g3_6
 (24 15)  (258 431)  (258 431)  routing T_5_26.sp4_h_r_46 <X> T_5_26.lc_trk_g3_6
 (25 15)  (259 431)  (259 431)  routing T_5_26.sp4_h_r_46 <X> T_5_26.lc_trk_g3_6


LogicTile_6_26

 (27 0)  (315 416)  (315 416)  routing T_6_26.lc_trk_g3_0 <X> T_6_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 416)  (316 416)  routing T_6_26.lc_trk_g3_0 <X> T_6_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 416)  (317 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 416)  (320 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (324 416)  (324 416)  LC_0 Logic Functioning bit
 (39 0)  (327 416)  (327 416)  LC_0 Logic Functioning bit
 (41 0)  (329 416)  (329 416)  LC_0 Logic Functioning bit
 (42 0)  (330 416)  (330 416)  LC_0 Logic Functioning bit
 (44 0)  (332 416)  (332 416)  LC_0 Logic Functioning bit
 (45 0)  (333 416)  (333 416)  LC_0 Logic Functioning bit
 (36 1)  (324 417)  (324 417)  LC_0 Logic Functioning bit
 (39 1)  (327 417)  (327 417)  LC_0 Logic Functioning bit
 (41 1)  (329 417)  (329 417)  LC_0 Logic Functioning bit
 (42 1)  (330 417)  (330 417)  LC_0 Logic Functioning bit
 (48 1)  (336 417)  (336 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (337 417)  (337 417)  Carry_In_Mux bit 

 (0 2)  (288 418)  (288 418)  routing T_6_26.glb_netwk_3 <X> T_6_26.wire_logic_cluster/lc_7/clk
 (2 2)  (290 418)  (290 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (315 418)  (315 418)  routing T_6_26.lc_trk_g3_1 <X> T_6_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 418)  (316 418)  routing T_6_26.lc_trk_g3_1 <X> T_6_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 418)  (317 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 418)  (320 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (324 418)  (324 418)  LC_1 Logic Functioning bit
 (39 2)  (327 418)  (327 418)  LC_1 Logic Functioning bit
 (41 2)  (329 418)  (329 418)  LC_1 Logic Functioning bit
 (42 2)  (330 418)  (330 418)  LC_1 Logic Functioning bit
 (44 2)  (332 418)  (332 418)  LC_1 Logic Functioning bit
 (45 2)  (333 418)  (333 418)  LC_1 Logic Functioning bit
 (0 3)  (288 419)  (288 419)  routing T_6_26.glb_netwk_3 <X> T_6_26.wire_logic_cluster/lc_7/clk
 (36 3)  (324 419)  (324 419)  LC_1 Logic Functioning bit
 (39 3)  (327 419)  (327 419)  LC_1 Logic Functioning bit
 (41 3)  (329 419)  (329 419)  LC_1 Logic Functioning bit
 (42 3)  (330 419)  (330 419)  LC_1 Logic Functioning bit
 (5 4)  (293 420)  (293 420)  routing T_6_26.sp4_v_b_3 <X> T_6_26.sp4_h_r_3
 (21 4)  (309 420)  (309 420)  routing T_6_26.wire_logic_cluster/lc_3/out <X> T_6_26.lc_trk_g1_3
 (22 4)  (310 420)  (310 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (313 420)  (313 420)  routing T_6_26.wire_logic_cluster/lc_2/out <X> T_6_26.lc_trk_g1_2
 (27 4)  (315 420)  (315 420)  routing T_6_26.lc_trk_g1_2 <X> T_6_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 420)  (317 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 420)  (320 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (324 420)  (324 420)  LC_2 Logic Functioning bit
 (39 4)  (327 420)  (327 420)  LC_2 Logic Functioning bit
 (41 4)  (329 420)  (329 420)  LC_2 Logic Functioning bit
 (42 4)  (330 420)  (330 420)  LC_2 Logic Functioning bit
 (44 4)  (332 420)  (332 420)  LC_2 Logic Functioning bit
 (45 4)  (333 420)  (333 420)  LC_2 Logic Functioning bit
 (51 4)  (339 420)  (339 420)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (6 5)  (294 421)  (294 421)  routing T_6_26.sp4_v_b_3 <X> T_6_26.sp4_h_r_3
 (22 5)  (310 421)  (310 421)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (318 421)  (318 421)  routing T_6_26.lc_trk_g1_2 <X> T_6_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (324 421)  (324 421)  LC_2 Logic Functioning bit
 (39 5)  (327 421)  (327 421)  LC_2 Logic Functioning bit
 (41 5)  (329 421)  (329 421)  LC_2 Logic Functioning bit
 (42 5)  (330 421)  (330 421)  LC_2 Logic Functioning bit
 (17 6)  (305 422)  (305 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 422)  (306 422)  routing T_6_26.wire_logic_cluster/lc_5/out <X> T_6_26.lc_trk_g1_5
 (21 6)  (309 422)  (309 422)  routing T_6_26.wire_logic_cluster/lc_7/out <X> T_6_26.lc_trk_g1_7
 (22 6)  (310 422)  (310 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (313 422)  (313 422)  routing T_6_26.wire_logic_cluster/lc_6/out <X> T_6_26.lc_trk_g1_6
 (27 6)  (315 422)  (315 422)  routing T_6_26.lc_trk_g1_3 <X> T_6_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 422)  (317 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 422)  (320 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (324 422)  (324 422)  LC_3 Logic Functioning bit
 (39 6)  (327 422)  (327 422)  LC_3 Logic Functioning bit
 (41 6)  (329 422)  (329 422)  LC_3 Logic Functioning bit
 (42 6)  (330 422)  (330 422)  LC_3 Logic Functioning bit
 (44 6)  (332 422)  (332 422)  LC_3 Logic Functioning bit
 (45 6)  (333 422)  (333 422)  LC_3 Logic Functioning bit
 (46 6)  (334 422)  (334 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (310 423)  (310 423)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (318 423)  (318 423)  routing T_6_26.lc_trk_g1_3 <X> T_6_26.wire_logic_cluster/lc_3/in_1
 (36 7)  (324 423)  (324 423)  LC_3 Logic Functioning bit
 (39 7)  (327 423)  (327 423)  LC_3 Logic Functioning bit
 (41 7)  (329 423)  (329 423)  LC_3 Logic Functioning bit
 (42 7)  (330 423)  (330 423)  LC_3 Logic Functioning bit
 (8 8)  (296 424)  (296 424)  routing T_6_26.sp4_v_b_1 <X> T_6_26.sp4_h_r_7
 (9 8)  (297 424)  (297 424)  routing T_6_26.sp4_v_b_1 <X> T_6_26.sp4_h_r_7
 (10 8)  (298 424)  (298 424)  routing T_6_26.sp4_v_b_1 <X> T_6_26.sp4_h_r_7
 (27 8)  (315 424)  (315 424)  routing T_6_26.lc_trk_g3_4 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 424)  (316 424)  routing T_6_26.lc_trk_g3_4 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 424)  (317 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 424)  (318 424)  routing T_6_26.lc_trk_g3_4 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 424)  (320 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (324 424)  (324 424)  LC_4 Logic Functioning bit
 (39 8)  (327 424)  (327 424)  LC_4 Logic Functioning bit
 (41 8)  (329 424)  (329 424)  LC_4 Logic Functioning bit
 (42 8)  (330 424)  (330 424)  LC_4 Logic Functioning bit
 (44 8)  (332 424)  (332 424)  LC_4 Logic Functioning bit
 (45 8)  (333 424)  (333 424)  LC_4 Logic Functioning bit
 (36 9)  (324 425)  (324 425)  LC_4 Logic Functioning bit
 (39 9)  (327 425)  (327 425)  LC_4 Logic Functioning bit
 (41 9)  (329 425)  (329 425)  LC_4 Logic Functioning bit
 (42 9)  (330 425)  (330 425)  LC_4 Logic Functioning bit
 (46 9)  (334 425)  (334 425)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (27 10)  (315 426)  (315 426)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 426)  (317 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 426)  (318 426)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 426)  (320 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (324 426)  (324 426)  LC_5 Logic Functioning bit
 (39 10)  (327 426)  (327 426)  LC_5 Logic Functioning bit
 (41 10)  (329 426)  (329 426)  LC_5 Logic Functioning bit
 (42 10)  (330 426)  (330 426)  LC_5 Logic Functioning bit
 (44 10)  (332 426)  (332 426)  LC_5 Logic Functioning bit
 (45 10)  (333 426)  (333 426)  LC_5 Logic Functioning bit
 (46 10)  (334 426)  (334 426)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (8 11)  (296 427)  (296 427)  routing T_6_26.sp4_h_r_1 <X> T_6_26.sp4_v_t_42
 (9 11)  (297 427)  (297 427)  routing T_6_26.sp4_h_r_1 <X> T_6_26.sp4_v_t_42
 (10 11)  (298 427)  (298 427)  routing T_6_26.sp4_h_r_1 <X> T_6_26.sp4_v_t_42
 (36 11)  (324 427)  (324 427)  LC_5 Logic Functioning bit
 (39 11)  (327 427)  (327 427)  LC_5 Logic Functioning bit
 (41 11)  (329 427)  (329 427)  LC_5 Logic Functioning bit
 (42 11)  (330 427)  (330 427)  LC_5 Logic Functioning bit
 (14 12)  (302 428)  (302 428)  routing T_6_26.wire_logic_cluster/lc_0/out <X> T_6_26.lc_trk_g3_0
 (17 12)  (305 428)  (305 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 428)  (306 428)  routing T_6_26.wire_logic_cluster/lc_1/out <X> T_6_26.lc_trk_g3_1
 (27 12)  (315 428)  (315 428)  routing T_6_26.lc_trk_g1_6 <X> T_6_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 428)  (317 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 428)  (318 428)  routing T_6_26.lc_trk_g1_6 <X> T_6_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 428)  (320 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (324 428)  (324 428)  LC_6 Logic Functioning bit
 (39 12)  (327 428)  (327 428)  LC_6 Logic Functioning bit
 (41 12)  (329 428)  (329 428)  LC_6 Logic Functioning bit
 (42 12)  (330 428)  (330 428)  LC_6 Logic Functioning bit
 (44 12)  (332 428)  (332 428)  LC_6 Logic Functioning bit
 (45 12)  (333 428)  (333 428)  LC_6 Logic Functioning bit
 (46 12)  (334 428)  (334 428)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (17 13)  (305 429)  (305 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (318 429)  (318 429)  routing T_6_26.lc_trk_g1_6 <X> T_6_26.wire_logic_cluster/lc_6/in_1
 (36 13)  (324 429)  (324 429)  LC_6 Logic Functioning bit
 (39 13)  (327 429)  (327 429)  LC_6 Logic Functioning bit
 (41 13)  (329 429)  (329 429)  LC_6 Logic Functioning bit
 (42 13)  (330 429)  (330 429)  LC_6 Logic Functioning bit
 (12 14)  (300 430)  (300 430)  routing T_6_26.sp4_v_t_40 <X> T_6_26.sp4_h_l_46
 (14 14)  (302 430)  (302 430)  routing T_6_26.wire_logic_cluster/lc_4/out <X> T_6_26.lc_trk_g3_4
 (27 14)  (315 430)  (315 430)  routing T_6_26.lc_trk_g1_7 <X> T_6_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 430)  (317 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 430)  (318 430)  routing T_6_26.lc_trk_g1_7 <X> T_6_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 430)  (320 430)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (324 430)  (324 430)  LC_7 Logic Functioning bit
 (39 14)  (327 430)  (327 430)  LC_7 Logic Functioning bit
 (41 14)  (329 430)  (329 430)  LC_7 Logic Functioning bit
 (42 14)  (330 430)  (330 430)  LC_7 Logic Functioning bit
 (45 14)  (333 430)  (333 430)  LC_7 Logic Functioning bit
 (11 15)  (299 431)  (299 431)  routing T_6_26.sp4_v_t_40 <X> T_6_26.sp4_h_l_46
 (13 15)  (301 431)  (301 431)  routing T_6_26.sp4_v_t_40 <X> T_6_26.sp4_h_l_46
 (17 15)  (305 431)  (305 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (318 431)  (318 431)  routing T_6_26.lc_trk_g1_7 <X> T_6_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (324 431)  (324 431)  LC_7 Logic Functioning bit
 (39 15)  (327 431)  (327 431)  LC_7 Logic Functioning bit
 (41 15)  (329 431)  (329 431)  LC_7 Logic Functioning bit
 (42 15)  (330 431)  (330 431)  LC_7 Logic Functioning bit
 (46 15)  (334 431)  (334 431)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_7_26

 (21 0)  (363 416)  (363 416)  routing T_7_26.wire_logic_cluster/lc_3/out <X> T_7_26.lc_trk_g0_3
 (22 0)  (364 416)  (364 416)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (371 416)  (371 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 416)  (372 416)  routing T_7_26.lc_trk_g0_7 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 416)  (373 416)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 416)  (374 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 416)  (376 416)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 416)  (378 416)  LC_0 Logic Functioning bit
 (37 0)  (379 416)  (379 416)  LC_0 Logic Functioning bit
 (38 0)  (380 416)  (380 416)  LC_0 Logic Functioning bit
 (39 0)  (381 416)  (381 416)  LC_0 Logic Functioning bit
 (41 0)  (383 416)  (383 416)  LC_0 Logic Functioning bit
 (43 0)  (385 416)  (385 416)  LC_0 Logic Functioning bit
 (16 1)  (358 417)  (358 417)  routing T_7_26.sp12_h_r_8 <X> T_7_26.lc_trk_g0_0
 (17 1)  (359 417)  (359 417)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (26 1)  (368 417)  (368 417)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 417)  (369 417)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 417)  (370 417)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 417)  (371 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 417)  (372 417)  routing T_7_26.lc_trk_g0_7 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 417)  (373 417)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 417)  (378 417)  LC_0 Logic Functioning bit
 (38 1)  (380 417)  (380 417)  LC_0 Logic Functioning bit
 (0 2)  (342 418)  (342 418)  routing T_7_26.glb_netwk_3 <X> T_7_26.wire_logic_cluster/lc_7/clk
 (2 2)  (344 418)  (344 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (356 418)  (356 418)  routing T_7_26.sp4_h_l_9 <X> T_7_26.lc_trk_g0_4
 (15 2)  (357 418)  (357 418)  routing T_7_26.sp12_h_r_5 <X> T_7_26.lc_trk_g0_5
 (17 2)  (359 418)  (359 418)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (360 418)  (360 418)  routing T_7_26.sp12_h_r_5 <X> T_7_26.lc_trk_g0_5
 (22 2)  (364 418)  (364 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (365 418)  (365 418)  routing T_7_26.sp4_v_b_23 <X> T_7_26.lc_trk_g0_7
 (24 2)  (366 418)  (366 418)  routing T_7_26.sp4_v_b_23 <X> T_7_26.lc_trk_g0_7
 (26 2)  (368 418)  (368 418)  routing T_7_26.lc_trk_g0_5 <X> T_7_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 418)  (369 418)  routing T_7_26.lc_trk_g1_3 <X> T_7_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 418)  (371 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 418)  (374 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 418)  (375 418)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 418)  (376 418)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 418)  (378 418)  LC_1 Logic Functioning bit
 (38 2)  (380 418)  (380 418)  LC_1 Logic Functioning bit
 (41 2)  (383 418)  (383 418)  LC_1 Logic Functioning bit
 (43 2)  (385 418)  (385 418)  LC_1 Logic Functioning bit
 (0 3)  (342 419)  (342 419)  routing T_7_26.glb_netwk_3 <X> T_7_26.wire_logic_cluster/lc_7/clk
 (14 3)  (356 419)  (356 419)  routing T_7_26.sp4_h_l_9 <X> T_7_26.lc_trk_g0_4
 (15 3)  (357 419)  (357 419)  routing T_7_26.sp4_h_l_9 <X> T_7_26.lc_trk_g0_4
 (16 3)  (358 419)  (358 419)  routing T_7_26.sp4_h_l_9 <X> T_7_26.lc_trk_g0_4
 (17 3)  (359 419)  (359 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (360 419)  (360 419)  routing T_7_26.sp12_h_r_5 <X> T_7_26.lc_trk_g0_5
 (29 3)  (371 419)  (371 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 419)  (372 419)  routing T_7_26.lc_trk_g1_3 <X> T_7_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 419)  (373 419)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (379 419)  (379 419)  LC_1 Logic Functioning bit
 (39 3)  (381 419)  (381 419)  LC_1 Logic Functioning bit
 (41 3)  (383 419)  (383 419)  LC_1 Logic Functioning bit
 (43 3)  (385 419)  (385 419)  LC_1 Logic Functioning bit
 (8 4)  (350 420)  (350 420)  routing T_7_26.sp4_v_b_10 <X> T_7_26.sp4_h_r_4
 (9 4)  (351 420)  (351 420)  routing T_7_26.sp4_v_b_10 <X> T_7_26.sp4_h_r_4
 (10 4)  (352 420)  (352 420)  routing T_7_26.sp4_v_b_10 <X> T_7_26.sp4_h_r_4
 (14 4)  (356 420)  (356 420)  routing T_7_26.sp12_h_r_0 <X> T_7_26.lc_trk_g1_0
 (15 4)  (357 420)  (357 420)  routing T_7_26.sp4_h_r_1 <X> T_7_26.lc_trk_g1_1
 (16 4)  (358 420)  (358 420)  routing T_7_26.sp4_h_r_1 <X> T_7_26.lc_trk_g1_1
 (17 4)  (359 420)  (359 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (363 420)  (363 420)  routing T_7_26.sp12_h_r_3 <X> T_7_26.lc_trk_g1_3
 (22 4)  (364 420)  (364 420)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (366 420)  (366 420)  routing T_7_26.sp12_h_r_3 <X> T_7_26.lc_trk_g1_3
 (27 4)  (369 420)  (369 420)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 420)  (370 420)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 420)  (371 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 420)  (372 420)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 420)  (374 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 420)  (375 420)  routing T_7_26.lc_trk_g2_1 <X> T_7_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 420)  (378 420)  LC_2 Logic Functioning bit
 (38 4)  (380 420)  (380 420)  LC_2 Logic Functioning bit
 (14 5)  (356 421)  (356 421)  routing T_7_26.sp12_h_r_0 <X> T_7_26.lc_trk_g1_0
 (15 5)  (357 421)  (357 421)  routing T_7_26.sp12_h_r_0 <X> T_7_26.lc_trk_g1_0
 (17 5)  (359 421)  (359 421)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (360 421)  (360 421)  routing T_7_26.sp4_h_r_1 <X> T_7_26.lc_trk_g1_1
 (21 5)  (363 421)  (363 421)  routing T_7_26.sp12_h_r_3 <X> T_7_26.lc_trk_g1_3
 (26 5)  (368 421)  (368 421)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 421)  (369 421)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 421)  (370 421)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 421)  (371 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 421)  (378 421)  LC_2 Logic Functioning bit
 (37 5)  (379 421)  (379 421)  LC_2 Logic Functioning bit
 (38 5)  (380 421)  (380 421)  LC_2 Logic Functioning bit
 (39 5)  (381 421)  (381 421)  LC_2 Logic Functioning bit
 (41 5)  (383 421)  (383 421)  LC_2 Logic Functioning bit
 (43 5)  (385 421)  (385 421)  LC_2 Logic Functioning bit
 (5 6)  (347 422)  (347 422)  routing T_7_26.sp4_v_t_44 <X> T_7_26.sp4_h_l_38
 (21 6)  (363 422)  (363 422)  routing T_7_26.sp12_h_l_4 <X> T_7_26.lc_trk_g1_7
 (22 6)  (364 422)  (364 422)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (366 422)  (366 422)  routing T_7_26.sp12_h_l_4 <X> T_7_26.lc_trk_g1_7
 (25 6)  (367 422)  (367 422)  routing T_7_26.sp4_h_l_11 <X> T_7_26.lc_trk_g1_6
 (27 6)  (369 422)  (369 422)  routing T_7_26.lc_trk_g3_5 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 422)  (370 422)  routing T_7_26.lc_trk_g3_5 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 422)  (371 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 422)  (372 422)  routing T_7_26.lc_trk_g3_5 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 422)  (373 422)  routing T_7_26.lc_trk_g2_6 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 422)  (374 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 422)  (375 422)  routing T_7_26.lc_trk_g2_6 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 422)  (378 422)  LC_3 Logic Functioning bit
 (38 6)  (380 422)  (380 422)  LC_3 Logic Functioning bit
 (45 6)  (387 422)  (387 422)  LC_3 Logic Functioning bit
 (51 6)  (393 422)  (393 422)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (4 7)  (346 423)  (346 423)  routing T_7_26.sp4_v_t_44 <X> T_7_26.sp4_h_l_38
 (6 7)  (348 423)  (348 423)  routing T_7_26.sp4_v_t_44 <X> T_7_26.sp4_h_l_38
 (21 7)  (363 423)  (363 423)  routing T_7_26.sp12_h_l_4 <X> T_7_26.lc_trk_g1_7
 (22 7)  (364 423)  (364 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (365 423)  (365 423)  routing T_7_26.sp4_h_l_11 <X> T_7_26.lc_trk_g1_6
 (24 7)  (366 423)  (366 423)  routing T_7_26.sp4_h_l_11 <X> T_7_26.lc_trk_g1_6
 (25 7)  (367 423)  (367 423)  routing T_7_26.sp4_h_l_11 <X> T_7_26.lc_trk_g1_6
 (26 7)  (368 423)  (368 423)  routing T_7_26.lc_trk_g0_3 <X> T_7_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 423)  (371 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 423)  (373 423)  routing T_7_26.lc_trk_g2_6 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 423)  (378 423)  LC_3 Logic Functioning bit
 (37 7)  (379 423)  (379 423)  LC_3 Logic Functioning bit
 (38 7)  (380 423)  (380 423)  LC_3 Logic Functioning bit
 (39 7)  (381 423)  (381 423)  LC_3 Logic Functioning bit
 (40 7)  (382 423)  (382 423)  LC_3 Logic Functioning bit
 (42 7)  (384 423)  (384 423)  LC_3 Logic Functioning bit
 (51 7)  (393 423)  (393 423)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (357 424)  (357 424)  routing T_7_26.sp4_h_r_25 <X> T_7_26.lc_trk_g2_1
 (16 8)  (358 424)  (358 424)  routing T_7_26.sp4_h_r_25 <X> T_7_26.lc_trk_g2_1
 (17 8)  (359 424)  (359 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (368 424)  (368 424)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 424)  (369 424)  routing T_7_26.lc_trk_g1_0 <X> T_7_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 424)  (371 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 424)  (374 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 424)  (375 424)  routing T_7_26.lc_trk_g3_0 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 424)  (376 424)  routing T_7_26.lc_trk_g3_0 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 424)  (377 424)  routing T_7_26.lc_trk_g0_4 <X> T_7_26.input_2_4
 (36 8)  (378 424)  (378 424)  LC_4 Logic Functioning bit
 (38 8)  (380 424)  (380 424)  LC_4 Logic Functioning bit
 (43 8)  (385 424)  (385 424)  LC_4 Logic Functioning bit
 (18 9)  (360 425)  (360 425)  routing T_7_26.sp4_h_r_25 <X> T_7_26.lc_trk_g2_1
 (26 9)  (368 425)  (368 425)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 425)  (369 425)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 425)  (371 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (374 425)  (374 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (379 425)  (379 425)  LC_4 Logic Functioning bit
 (39 9)  (381 425)  (381 425)  LC_4 Logic Functioning bit
 (41 9)  (383 425)  (383 425)  LC_4 Logic Functioning bit
 (42 9)  (384 425)  (384 425)  LC_4 Logic Functioning bit
 (43 9)  (385 425)  (385 425)  LC_4 Logic Functioning bit
 (21 10)  (363 426)  (363 426)  routing T_7_26.sp4_h_l_34 <X> T_7_26.lc_trk_g2_7
 (22 10)  (364 426)  (364 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (365 426)  (365 426)  routing T_7_26.sp4_h_l_34 <X> T_7_26.lc_trk_g2_7
 (24 10)  (366 426)  (366 426)  routing T_7_26.sp4_h_l_34 <X> T_7_26.lc_trk_g2_7
 (29 10)  (371 426)  (371 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 426)  (374 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 426)  (376 426)  routing T_7_26.lc_trk_g1_1 <X> T_7_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 426)  (378 426)  LC_5 Logic Functioning bit
 (38 10)  (380 426)  (380 426)  LC_5 Logic Functioning bit
 (42 10)  (384 426)  (384 426)  LC_5 Logic Functioning bit
 (43 10)  (385 426)  (385 426)  LC_5 Logic Functioning bit
 (50 10)  (392 426)  (392 426)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (363 427)  (363 427)  routing T_7_26.sp4_h_l_34 <X> T_7_26.lc_trk_g2_7
 (22 11)  (364 427)  (364 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (365 427)  (365 427)  routing T_7_26.sp4_h_r_30 <X> T_7_26.lc_trk_g2_6
 (24 11)  (366 427)  (366 427)  routing T_7_26.sp4_h_r_30 <X> T_7_26.lc_trk_g2_6
 (25 11)  (367 427)  (367 427)  routing T_7_26.sp4_h_r_30 <X> T_7_26.lc_trk_g2_6
 (36 11)  (378 427)  (378 427)  LC_5 Logic Functioning bit
 (38 11)  (380 427)  (380 427)  LC_5 Logic Functioning bit
 (42 11)  (384 427)  (384 427)  LC_5 Logic Functioning bit
 (43 11)  (385 427)  (385 427)  LC_5 Logic Functioning bit
 (13 12)  (355 428)  (355 428)  routing T_7_26.sp4_v_t_46 <X> T_7_26.sp4_v_b_11
 (14 12)  (356 428)  (356 428)  routing T_7_26.sp4_v_b_24 <X> T_7_26.lc_trk_g3_0
 (22 12)  (364 428)  (364 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (365 428)  (365 428)  routing T_7_26.sp4_v_t_30 <X> T_7_26.lc_trk_g3_3
 (24 12)  (366 428)  (366 428)  routing T_7_26.sp4_v_t_30 <X> T_7_26.lc_trk_g3_3
 (28 12)  (370 428)  (370 428)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 428)  (371 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 428)  (372 428)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 428)  (373 428)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 428)  (374 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 428)  (375 428)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 428)  (376 428)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 428)  (378 428)  LC_6 Logic Functioning bit
 (37 12)  (379 428)  (379 428)  LC_6 Logic Functioning bit
 (39 12)  (381 428)  (381 428)  LC_6 Logic Functioning bit
 (43 12)  (385 428)  (385 428)  LC_6 Logic Functioning bit
 (45 12)  (387 428)  (387 428)  LC_6 Logic Functioning bit
 (50 12)  (392 428)  (392 428)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (358 429)  (358 429)  routing T_7_26.sp4_v_b_24 <X> T_7_26.lc_trk_g3_0
 (17 13)  (359 429)  (359 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (30 13)  (372 429)  (372 429)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 429)  (373 429)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 429)  (378 429)  LC_6 Logic Functioning bit
 (37 13)  (379 429)  (379 429)  LC_6 Logic Functioning bit
 (39 13)  (381 429)  (381 429)  LC_6 Logic Functioning bit
 (43 13)  (385 429)  (385 429)  LC_6 Logic Functioning bit
 (15 14)  (357 430)  (357 430)  routing T_7_26.sp4_h_l_16 <X> T_7_26.lc_trk_g3_5
 (16 14)  (358 430)  (358 430)  routing T_7_26.sp4_h_l_16 <X> T_7_26.lc_trk_g3_5
 (17 14)  (359 430)  (359 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (367 430)  (367 430)  routing T_7_26.wire_logic_cluster/lc_6/out <X> T_7_26.lc_trk_g3_6
 (8 15)  (350 431)  (350 431)  routing T_7_26.sp4_h_r_10 <X> T_7_26.sp4_v_t_47
 (9 15)  (351 431)  (351 431)  routing T_7_26.sp4_h_r_10 <X> T_7_26.sp4_v_t_47
 (14 15)  (356 431)  (356 431)  routing T_7_26.sp4_h_l_17 <X> T_7_26.lc_trk_g3_4
 (15 15)  (357 431)  (357 431)  routing T_7_26.sp4_h_l_17 <X> T_7_26.lc_trk_g3_4
 (16 15)  (358 431)  (358 431)  routing T_7_26.sp4_h_l_17 <X> T_7_26.lc_trk_g3_4
 (17 15)  (359 431)  (359 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (360 431)  (360 431)  routing T_7_26.sp4_h_l_16 <X> T_7_26.lc_trk_g3_5
 (22 15)  (364 431)  (364 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


RAM_Tile_8_26

 (8 4)  (404 420)  (404 420)  routing T_8_26.sp4_h_l_41 <X> T_8_26.sp4_h_r_4
 (9 5)  (405 421)  (405 421)  routing T_8_26.sp4_v_t_41 <X> T_8_26.sp4_v_b_4
 (13 6)  (409 422)  (409 422)  routing T_8_26.sp4_h_r_5 <X> T_8_26.sp4_v_t_40
 (12 7)  (408 423)  (408 423)  routing T_8_26.sp4_h_r_5 <X> T_8_26.sp4_v_t_40
 (8 12)  (404 428)  (404 428)  routing T_8_26.sp4_h_l_39 <X> T_8_26.sp4_h_r_10
 (10 12)  (406 428)  (406 428)  routing T_8_26.sp4_h_l_39 <X> T_8_26.sp4_h_r_10
 (8 14)  (404 430)  (404 430)  routing T_8_26.sp4_v_t_41 <X> T_8_26.sp4_h_l_47
 (9 14)  (405 430)  (405 430)  routing T_8_26.sp4_v_t_41 <X> T_8_26.sp4_h_l_47
 (10 14)  (406 430)  (406 430)  routing T_8_26.sp4_v_t_41 <X> T_8_26.sp4_h_l_47


LogicTile_9_26

 (10 0)  (448 416)  (448 416)  routing T_9_26.sp4_v_t_45 <X> T_9_26.sp4_h_r_1
 (12 0)  (450 416)  (450 416)  routing T_9_26.sp4_h_l_46 <X> T_9_26.sp4_h_r_2
 (15 0)  (453 416)  (453 416)  routing T_9_26.sp4_h_l_4 <X> T_9_26.lc_trk_g0_1
 (16 0)  (454 416)  (454 416)  routing T_9_26.sp4_h_l_4 <X> T_9_26.lc_trk_g0_1
 (17 0)  (455 416)  (455 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (456 416)  (456 416)  routing T_9_26.sp4_h_l_4 <X> T_9_26.lc_trk_g0_1
 (26 0)  (464 416)  (464 416)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 416)  (465 416)  routing T_9_26.lc_trk_g1_0 <X> T_9_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 416)  (467 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 416)  (470 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 416)  (471 416)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 416)  (474 416)  LC_0 Logic Functioning bit
 (37 0)  (475 416)  (475 416)  LC_0 Logic Functioning bit
 (38 0)  (476 416)  (476 416)  LC_0 Logic Functioning bit
 (41 0)  (479 416)  (479 416)  LC_0 Logic Functioning bit
 (43 0)  (481 416)  (481 416)  LC_0 Logic Functioning bit
 (45 0)  (483 416)  (483 416)  LC_0 Logic Functioning bit
 (13 1)  (451 417)  (451 417)  routing T_9_26.sp4_h_l_46 <X> T_9_26.sp4_h_r_2
 (18 1)  (456 417)  (456 417)  routing T_9_26.sp4_h_l_4 <X> T_9_26.lc_trk_g0_1
 (26 1)  (464 417)  (464 417)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 417)  (465 417)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 417)  (466 417)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 417)  (467 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 417)  (469 417)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 417)  (470 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (471 417)  (471 417)  routing T_9_26.lc_trk_g3_1 <X> T_9_26.input_2_0
 (34 1)  (472 417)  (472 417)  routing T_9_26.lc_trk_g3_1 <X> T_9_26.input_2_0
 (36 1)  (474 417)  (474 417)  LC_0 Logic Functioning bit
 (41 1)  (479 417)  (479 417)  LC_0 Logic Functioning bit
 (43 1)  (481 417)  (481 417)  LC_0 Logic Functioning bit
 (51 1)  (489 417)  (489 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (438 418)  (438 418)  routing T_9_26.glb_netwk_3 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (2 2)  (440 418)  (440 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (446 418)  (446 418)  routing T_9_26.sp4_v_t_36 <X> T_9_26.sp4_h_l_36
 (9 2)  (447 418)  (447 418)  routing T_9_26.sp4_v_t_36 <X> T_9_26.sp4_h_l_36
 (15 2)  (453 418)  (453 418)  routing T_9_26.sp4_h_r_13 <X> T_9_26.lc_trk_g0_5
 (16 2)  (454 418)  (454 418)  routing T_9_26.sp4_h_r_13 <X> T_9_26.lc_trk_g0_5
 (17 2)  (455 418)  (455 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (456 418)  (456 418)  routing T_9_26.sp4_h_r_13 <X> T_9_26.lc_trk_g0_5
 (29 2)  (467 418)  (467 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 418)  (468 418)  routing T_9_26.lc_trk_g0_6 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 418)  (469 418)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 418)  (470 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 418)  (471 418)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 418)  (472 418)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 418)  (474 418)  LC_1 Logic Functioning bit
 (37 2)  (475 418)  (475 418)  LC_1 Logic Functioning bit
 (41 2)  (479 418)  (479 418)  LC_1 Logic Functioning bit
 (42 2)  (480 418)  (480 418)  LC_1 Logic Functioning bit
 (43 2)  (481 418)  (481 418)  LC_1 Logic Functioning bit
 (45 2)  (483 418)  (483 418)  LC_1 Logic Functioning bit
 (52 2)  (490 418)  (490 418)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (438 419)  (438 419)  routing T_9_26.glb_netwk_3 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (22 3)  (460 419)  (460 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (461 419)  (461 419)  routing T_9_26.sp4_h_r_6 <X> T_9_26.lc_trk_g0_6
 (24 3)  (462 419)  (462 419)  routing T_9_26.sp4_h_r_6 <X> T_9_26.lc_trk_g0_6
 (25 3)  (463 419)  (463 419)  routing T_9_26.sp4_h_r_6 <X> T_9_26.lc_trk_g0_6
 (26 3)  (464 419)  (464 419)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 419)  (466 419)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 419)  (467 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 419)  (468 419)  routing T_9_26.lc_trk_g0_6 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 419)  (469 419)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 419)  (470 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (471 419)  (471 419)  routing T_9_26.lc_trk_g2_1 <X> T_9_26.input_2_1
 (36 3)  (474 419)  (474 419)  LC_1 Logic Functioning bit
 (37 3)  (475 419)  (475 419)  LC_1 Logic Functioning bit
 (43 3)  (481 419)  (481 419)  LC_1 Logic Functioning bit
 (47 3)  (485 419)  (485 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (486 419)  (486 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (452 420)  (452 420)  routing T_9_26.wire_logic_cluster/lc_0/out <X> T_9_26.lc_trk_g1_0
 (21 4)  (459 420)  (459 420)  routing T_9_26.wire_logic_cluster/lc_3/out <X> T_9_26.lc_trk_g1_3
 (22 4)  (460 420)  (460 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (464 420)  (464 420)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (466 420)  (466 420)  routing T_9_26.lc_trk_g2_1 <X> T_9_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 420)  (467 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 420)  (469 420)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 420)  (470 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 420)  (471 420)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 420)  (473 420)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.input_2_2
 (36 4)  (474 420)  (474 420)  LC_2 Logic Functioning bit
 (37 4)  (475 420)  (475 420)  LC_2 Logic Functioning bit
 (41 4)  (479 420)  (479 420)  LC_2 Logic Functioning bit
 (43 4)  (481 420)  (481 420)  LC_2 Logic Functioning bit
 (47 4)  (485 420)  (485 420)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (17 5)  (455 421)  (455 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (464 421)  (464 421)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 421)  (466 421)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 421)  (467 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 421)  (470 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (471 421)  (471 421)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.input_2_2
 (34 5)  (472 421)  (472 421)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.input_2_2
 (36 5)  (474 421)  (474 421)  LC_2 Logic Functioning bit
 (37 5)  (475 421)  (475 421)  LC_2 Logic Functioning bit
 (41 5)  (479 421)  (479 421)  LC_2 Logic Functioning bit
 (42 5)  (480 421)  (480 421)  LC_2 Logic Functioning bit
 (8 6)  (446 422)  (446 422)  routing T_9_26.sp4_v_t_41 <X> T_9_26.sp4_h_l_41
 (9 6)  (447 422)  (447 422)  routing T_9_26.sp4_v_t_41 <X> T_9_26.sp4_h_l_41
 (17 6)  (455 422)  (455 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 422)  (456 422)  routing T_9_26.wire_logic_cluster/lc_5/out <X> T_9_26.lc_trk_g1_5
 (21 6)  (459 422)  (459 422)  routing T_9_26.wire_logic_cluster/lc_7/out <X> T_9_26.lc_trk_g1_7
 (22 6)  (460 422)  (460 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (464 422)  (464 422)  routing T_9_26.lc_trk_g0_5 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 422)  (465 422)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 422)  (467 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 422)  (470 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 422)  (471 422)  routing T_9_26.lc_trk_g3_3 <X> T_9_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 422)  (472 422)  routing T_9_26.lc_trk_g3_3 <X> T_9_26.wire_logic_cluster/lc_3/in_3
 (40 6)  (478 422)  (478 422)  LC_3 Logic Functioning bit
 (42 6)  (480 422)  (480 422)  LC_3 Logic Functioning bit
 (45 6)  (483 422)  (483 422)  LC_3 Logic Functioning bit
 (29 7)  (467 423)  (467 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 423)  (468 423)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 423)  (469 423)  routing T_9_26.lc_trk_g3_3 <X> T_9_26.wire_logic_cluster/lc_3/in_3
 (51 7)  (489 423)  (489 423)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (443 424)  (443 424)  routing T_9_26.sp4_h_l_38 <X> T_9_26.sp4_h_r_6
 (10 8)  (448 424)  (448 424)  routing T_9_26.sp4_v_t_39 <X> T_9_26.sp4_h_r_7
 (17 8)  (455 424)  (455 424)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 424)  (456 424)  routing T_9_26.wire_logic_cluster/lc_1/out <X> T_9_26.lc_trk_g2_1
 (22 8)  (460 424)  (460 424)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (462 424)  (462 424)  routing T_9_26.tnr_op_3 <X> T_9_26.lc_trk_g2_3
 (28 8)  (466 424)  (466 424)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 424)  (467 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 424)  (469 424)  routing T_9_26.lc_trk_g0_5 <X> T_9_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 424)  (470 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (4 9)  (442 425)  (442 425)  routing T_9_26.sp4_h_l_38 <X> T_9_26.sp4_h_r_6
 (26 9)  (464 425)  (464 425)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 425)  (465 425)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 425)  (467 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 425)  (468 425)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_4/in_1
 (41 9)  (479 425)  (479 425)  LC_4 Logic Functioning bit
 (43 9)  (481 425)  (481 425)  LC_4 Logic Functioning bit
 (17 10)  (455 426)  (455 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (463 426)  (463 426)  routing T_9_26.wire_logic_cluster/lc_6/out <X> T_9_26.lc_trk_g2_6
 (27 10)  (465 426)  (465 426)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 426)  (466 426)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 426)  (467 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 426)  (468 426)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 426)  (469 426)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 426)  (470 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 426)  (472 426)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 426)  (474 426)  LC_5 Logic Functioning bit
 (37 10)  (475 426)  (475 426)  LC_5 Logic Functioning bit
 (38 10)  (476 426)  (476 426)  LC_5 Logic Functioning bit
 (39 10)  (477 426)  (477 426)  LC_5 Logic Functioning bit
 (45 10)  (483 426)  (483 426)  LC_5 Logic Functioning bit
 (22 11)  (460 427)  (460 427)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (464 427)  (464 427)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 427)  (466 427)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 427)  (467 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 427)  (468 427)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 427)  (470 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (471 427)  (471 427)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.input_2_5
 (34 11)  (472 427)  (472 427)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.input_2_5
 (35 11)  (473 427)  (473 427)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.input_2_5
 (36 11)  (474 427)  (474 427)  LC_5 Logic Functioning bit
 (37 11)  (475 427)  (475 427)  LC_5 Logic Functioning bit
 (38 11)  (476 427)  (476 427)  LC_5 Logic Functioning bit
 (42 11)  (480 427)  (480 427)  LC_5 Logic Functioning bit
 (53 11)  (491 427)  (491 427)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (453 428)  (453 428)  routing T_9_26.sp4_h_r_33 <X> T_9_26.lc_trk_g3_1
 (16 12)  (454 428)  (454 428)  routing T_9_26.sp4_h_r_33 <X> T_9_26.lc_trk_g3_1
 (17 12)  (455 428)  (455 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (456 428)  (456 428)  routing T_9_26.sp4_h_r_33 <X> T_9_26.lc_trk_g3_1
 (22 12)  (460 428)  (460 428)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (462 428)  (462 428)  routing T_9_26.tnr_op_3 <X> T_9_26.lc_trk_g3_3
 (25 12)  (463 428)  (463 428)  routing T_9_26.sp4_h_r_42 <X> T_9_26.lc_trk_g3_2
 (26 12)  (464 428)  (464 428)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 428)  (465 428)  routing T_9_26.lc_trk_g3_6 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 428)  (466 428)  routing T_9_26.lc_trk_g3_6 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 428)  (467 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 428)  (468 428)  routing T_9_26.lc_trk_g3_6 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 428)  (470 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 428)  (471 428)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 428)  (473 428)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.input_2_6
 (36 12)  (474 428)  (474 428)  LC_6 Logic Functioning bit
 (38 12)  (476 428)  (476 428)  LC_6 Logic Functioning bit
 (41 12)  (479 428)  (479 428)  LC_6 Logic Functioning bit
 (43 12)  (481 428)  (481 428)  LC_6 Logic Functioning bit
 (45 12)  (483 428)  (483 428)  LC_6 Logic Functioning bit
 (22 13)  (460 429)  (460 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (461 429)  (461 429)  routing T_9_26.sp4_h_r_42 <X> T_9_26.lc_trk_g3_2
 (24 13)  (462 429)  (462 429)  routing T_9_26.sp4_h_r_42 <X> T_9_26.lc_trk_g3_2
 (25 13)  (463 429)  (463 429)  routing T_9_26.sp4_h_r_42 <X> T_9_26.lc_trk_g3_2
 (26 13)  (464 429)  (464 429)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 429)  (466 429)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 429)  (467 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 429)  (468 429)  routing T_9_26.lc_trk_g3_6 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 429)  (469 429)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 429)  (470 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (471 429)  (471 429)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.input_2_6
 (34 13)  (472 429)  (472 429)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.input_2_6
 (35 13)  (473 429)  (473 429)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.input_2_6
 (37 13)  (475 429)  (475 429)  LC_6 Logic Functioning bit
 (38 13)  (476 429)  (476 429)  LC_6 Logic Functioning bit
 (40 13)  (478 429)  (478 429)  LC_6 Logic Functioning bit
 (42 13)  (480 429)  (480 429)  LC_6 Logic Functioning bit
 (46 13)  (484 429)  (484 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (491 429)  (491 429)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (15 14)  (453 430)  (453 430)  routing T_9_26.rgt_op_5 <X> T_9_26.lc_trk_g3_5
 (17 14)  (455 430)  (455 430)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (456 430)  (456 430)  routing T_9_26.rgt_op_5 <X> T_9_26.lc_trk_g3_5
 (22 14)  (460 430)  (460 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (463 430)  (463 430)  routing T_9_26.sp4_h_r_38 <X> T_9_26.lc_trk_g3_6
 (27 14)  (465 430)  (465 430)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 430)  (466 430)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 430)  (467 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 430)  (468 430)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 430)  (469 430)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 430)  (470 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 430)  (472 430)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 430)  (474 430)  LC_7 Logic Functioning bit
 (37 14)  (475 430)  (475 430)  LC_7 Logic Functioning bit
 (38 14)  (476 430)  (476 430)  LC_7 Logic Functioning bit
 (39 14)  (477 430)  (477 430)  LC_7 Logic Functioning bit
 (45 14)  (483 430)  (483 430)  LC_7 Logic Functioning bit
 (47 14)  (485 430)  (485 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (489 430)  (489 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (460 431)  (460 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (461 431)  (461 431)  routing T_9_26.sp4_h_r_38 <X> T_9_26.lc_trk_g3_6
 (24 15)  (462 431)  (462 431)  routing T_9_26.sp4_h_r_38 <X> T_9_26.lc_trk_g3_6
 (26 15)  (464 431)  (464 431)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 431)  (466 431)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 431)  (467 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 431)  (468 431)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 431)  (469 431)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 431)  (470 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (474 431)  (474 431)  LC_7 Logic Functioning bit
 (37 15)  (475 431)  (475 431)  LC_7 Logic Functioning bit
 (38 15)  (476 431)  (476 431)  LC_7 Logic Functioning bit
 (42 15)  (480 431)  (480 431)  LC_7 Logic Functioning bit
 (48 15)  (486 431)  (486 431)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_26

 (8 0)  (500 416)  (500 416)  routing T_10_26.sp4_v_b_1 <X> T_10_26.sp4_h_r_1
 (9 0)  (501 416)  (501 416)  routing T_10_26.sp4_v_b_1 <X> T_10_26.sp4_h_r_1
 (15 0)  (507 416)  (507 416)  routing T_10_26.top_op_1 <X> T_10_26.lc_trk_g0_1
 (17 0)  (509 416)  (509 416)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (514 416)  (514 416)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (516 416)  (516 416)  routing T_10_26.top_op_3 <X> T_10_26.lc_trk_g0_3
 (26 0)  (518 416)  (518 416)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 416)  (519 416)  routing T_10_26.lc_trk_g1_0 <X> T_10_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 416)  (521 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 416)  (524 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (527 416)  (527 416)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.input_2_0
 (36 0)  (528 416)  (528 416)  LC_0 Logic Functioning bit
 (37 0)  (529 416)  (529 416)  LC_0 Logic Functioning bit
 (38 0)  (530 416)  (530 416)  LC_0 Logic Functioning bit
 (41 0)  (533 416)  (533 416)  LC_0 Logic Functioning bit
 (43 0)  (535 416)  (535 416)  LC_0 Logic Functioning bit
 (45 0)  (537 416)  (537 416)  LC_0 Logic Functioning bit
 (47 0)  (539 416)  (539 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (510 417)  (510 417)  routing T_10_26.top_op_1 <X> T_10_26.lc_trk_g0_1
 (21 1)  (513 417)  (513 417)  routing T_10_26.top_op_3 <X> T_10_26.lc_trk_g0_3
 (27 1)  (519 417)  (519 417)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 417)  (521 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 417)  (523 417)  routing T_10_26.lc_trk_g0_3 <X> T_10_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 417)  (524 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (526 417)  (526 417)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.input_2_0
 (35 1)  (527 417)  (527 417)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.input_2_0
 (36 1)  (528 417)  (528 417)  LC_0 Logic Functioning bit
 (41 1)  (533 417)  (533 417)  LC_0 Logic Functioning bit
 (43 1)  (535 417)  (535 417)  LC_0 Logic Functioning bit
 (51 1)  (543 417)  (543 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (492 418)  (492 418)  routing T_10_26.glb_netwk_3 <X> T_10_26.wire_logic_cluster/lc_7/clk
 (2 2)  (494 418)  (494 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (500 418)  (500 418)  routing T_10_26.sp4_v_t_42 <X> T_10_26.sp4_h_l_36
 (9 2)  (501 418)  (501 418)  routing T_10_26.sp4_v_t_42 <X> T_10_26.sp4_h_l_36
 (10 2)  (502 418)  (502 418)  routing T_10_26.sp4_v_t_42 <X> T_10_26.sp4_h_l_36
 (15 2)  (507 418)  (507 418)  routing T_10_26.lft_op_5 <X> T_10_26.lc_trk_g0_5
 (17 2)  (509 418)  (509 418)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (510 418)  (510 418)  routing T_10_26.lft_op_5 <X> T_10_26.lc_trk_g0_5
 (25 2)  (517 418)  (517 418)  routing T_10_26.sp4_h_r_14 <X> T_10_26.lc_trk_g0_6
 (27 2)  (519 418)  (519 418)  routing T_10_26.lc_trk_g1_1 <X> T_10_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 418)  (521 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 418)  (523 418)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 418)  (524 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 418)  (526 418)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 418)  (528 418)  LC_1 Logic Functioning bit
 (38 2)  (530 418)  (530 418)  LC_1 Logic Functioning bit
 (43 2)  (535 418)  (535 418)  LC_1 Logic Functioning bit
 (45 2)  (537 418)  (537 418)  LC_1 Logic Functioning bit
 (47 2)  (539 418)  (539 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (492 419)  (492 419)  routing T_10_26.glb_netwk_3 <X> T_10_26.wire_logic_cluster/lc_7/clk
 (22 3)  (514 419)  (514 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (515 419)  (515 419)  routing T_10_26.sp4_h_r_14 <X> T_10_26.lc_trk_g0_6
 (24 3)  (516 419)  (516 419)  routing T_10_26.sp4_h_r_14 <X> T_10_26.lc_trk_g0_6
 (26 3)  (518 419)  (518 419)  routing T_10_26.lc_trk_g0_3 <X> T_10_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 419)  (521 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 419)  (524 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (525 419)  (525 419)  routing T_10_26.lc_trk_g2_1 <X> T_10_26.input_2_1
 (36 3)  (528 419)  (528 419)  LC_1 Logic Functioning bit
 (38 3)  (530 419)  (530 419)  LC_1 Logic Functioning bit
 (41 3)  (533 419)  (533 419)  LC_1 Logic Functioning bit
 (42 3)  (534 419)  (534 419)  LC_1 Logic Functioning bit
 (43 3)  (535 419)  (535 419)  LC_1 Logic Functioning bit
 (4 4)  (496 420)  (496 420)  routing T_10_26.sp4_v_t_38 <X> T_10_26.sp4_v_b_3
 (14 4)  (506 420)  (506 420)  routing T_10_26.wire_logic_cluster/lc_0/out <X> T_10_26.lc_trk_g1_0
 (17 4)  (509 420)  (509 420)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (510 420)  (510 420)  routing T_10_26.wire_logic_cluster/lc_1/out <X> T_10_26.lc_trk_g1_1
 (21 4)  (513 420)  (513 420)  routing T_10_26.bnr_op_3 <X> T_10_26.lc_trk_g1_3
 (22 4)  (514 420)  (514 420)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (518 420)  (518 420)  routing T_10_26.lc_trk_g0_6 <X> T_10_26.wire_logic_cluster/lc_2/in_0
 (29 4)  (521 420)  (521 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 420)  (523 420)  routing T_10_26.lc_trk_g0_5 <X> T_10_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 420)  (524 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 420)  (528 420)  LC_2 Logic Functioning bit
 (37 4)  (529 420)  (529 420)  LC_2 Logic Functioning bit
 (38 4)  (530 420)  (530 420)  LC_2 Logic Functioning bit
 (39 4)  (531 420)  (531 420)  LC_2 Logic Functioning bit
 (11 5)  (503 421)  (503 421)  routing T_10_26.sp4_h_l_44 <X> T_10_26.sp4_h_r_5
 (13 5)  (505 421)  (505 421)  routing T_10_26.sp4_h_l_44 <X> T_10_26.sp4_h_r_5
 (17 5)  (509 421)  (509 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (513 421)  (513 421)  routing T_10_26.bnr_op_3 <X> T_10_26.lc_trk_g1_3
 (26 5)  (518 421)  (518 421)  routing T_10_26.lc_trk_g0_6 <X> T_10_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 421)  (521 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (40 5)  (532 421)  (532 421)  LC_2 Logic Functioning bit
 (41 5)  (533 421)  (533 421)  LC_2 Logic Functioning bit
 (42 5)  (534 421)  (534 421)  LC_2 Logic Functioning bit
 (43 5)  (535 421)  (535 421)  LC_2 Logic Functioning bit
 (14 6)  (506 422)  (506 422)  routing T_10_26.wire_logic_cluster/lc_4/out <X> T_10_26.lc_trk_g1_4
 (15 6)  (507 422)  (507 422)  routing T_10_26.bot_op_5 <X> T_10_26.lc_trk_g1_5
 (17 6)  (509 422)  (509 422)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (513 422)  (513 422)  routing T_10_26.sp4_h_l_2 <X> T_10_26.lc_trk_g1_7
 (22 6)  (514 422)  (514 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (515 422)  (515 422)  routing T_10_26.sp4_h_l_2 <X> T_10_26.lc_trk_g1_7
 (24 6)  (516 422)  (516 422)  routing T_10_26.sp4_h_l_2 <X> T_10_26.lc_trk_g1_7
 (25 6)  (517 422)  (517 422)  routing T_10_26.wire_logic_cluster/lc_6/out <X> T_10_26.lc_trk_g1_6
 (27 6)  (519 422)  (519 422)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 422)  (521 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 422)  (523 422)  routing T_10_26.lc_trk_g0_6 <X> T_10_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 422)  (524 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (529 422)  (529 422)  LC_3 Logic Functioning bit
 (39 6)  (531 422)  (531 422)  LC_3 Logic Functioning bit
 (41 6)  (533 422)  (533 422)  LC_3 Logic Functioning bit
 (43 6)  (535 422)  (535 422)  LC_3 Logic Functioning bit
 (10 7)  (502 423)  (502 423)  routing T_10_26.sp4_h_l_46 <X> T_10_26.sp4_v_t_41
 (17 7)  (509 423)  (509 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (514 423)  (514 423)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (522 423)  (522 423)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 423)  (523 423)  routing T_10_26.lc_trk_g0_6 <X> T_10_26.wire_logic_cluster/lc_3/in_3
 (37 7)  (529 423)  (529 423)  LC_3 Logic Functioning bit
 (39 7)  (531 423)  (531 423)  LC_3 Logic Functioning bit
 (41 7)  (533 423)  (533 423)  LC_3 Logic Functioning bit
 (43 7)  (535 423)  (535 423)  LC_3 Logic Functioning bit
 (15 8)  (507 424)  (507 424)  routing T_10_26.sp4_h_r_41 <X> T_10_26.lc_trk_g2_1
 (16 8)  (508 424)  (508 424)  routing T_10_26.sp4_h_r_41 <X> T_10_26.lc_trk_g2_1
 (17 8)  (509 424)  (509 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (510 424)  (510 424)  routing T_10_26.sp4_h_r_41 <X> T_10_26.lc_trk_g2_1
 (26 8)  (518 424)  (518 424)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 424)  (519 424)  routing T_10_26.lc_trk_g1_4 <X> T_10_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 424)  (521 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 424)  (522 424)  routing T_10_26.lc_trk_g1_4 <X> T_10_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 424)  (524 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 424)  (528 424)  LC_4 Logic Functioning bit
 (38 8)  (530 424)  (530 424)  LC_4 Logic Functioning bit
 (41 8)  (533 424)  (533 424)  LC_4 Logic Functioning bit
 (43 8)  (535 424)  (535 424)  LC_4 Logic Functioning bit
 (45 8)  (537 424)  (537 424)  LC_4 Logic Functioning bit
 (15 9)  (507 425)  (507 425)  routing T_10_26.tnr_op_0 <X> T_10_26.lc_trk_g2_0
 (17 9)  (509 425)  (509 425)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (510 425)  (510 425)  routing T_10_26.sp4_h_r_41 <X> T_10_26.lc_trk_g2_1
 (27 9)  (519 425)  (519 425)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 425)  (521 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 425)  (523 425)  routing T_10_26.lc_trk_g0_3 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (41 9)  (533 425)  (533 425)  LC_4 Logic Functioning bit
 (43 9)  (535 425)  (535 425)  LC_4 Logic Functioning bit
 (27 10)  (519 426)  (519 426)  routing T_10_26.lc_trk_g3_1 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 426)  (520 426)  routing T_10_26.lc_trk_g3_1 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 426)  (521 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 426)  (524 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 426)  (525 426)  routing T_10_26.lc_trk_g2_0 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 426)  (527 426)  routing T_10_26.lc_trk_g3_6 <X> T_10_26.input_2_5
 (36 10)  (528 426)  (528 426)  LC_5 Logic Functioning bit
 (37 10)  (529 426)  (529 426)  LC_5 Logic Functioning bit
 (39 10)  (531 426)  (531 426)  LC_5 Logic Functioning bit
 (41 10)  (533 426)  (533 426)  LC_5 Logic Functioning bit
 (43 10)  (535 426)  (535 426)  LC_5 Logic Functioning bit
 (26 11)  (518 427)  (518 427)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 427)  (519 427)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 427)  (520 427)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 427)  (521 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 427)  (524 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (525 427)  (525 427)  routing T_10_26.lc_trk_g3_6 <X> T_10_26.input_2_5
 (34 11)  (526 427)  (526 427)  routing T_10_26.lc_trk_g3_6 <X> T_10_26.input_2_5
 (35 11)  (527 427)  (527 427)  routing T_10_26.lc_trk_g3_6 <X> T_10_26.input_2_5
 (36 11)  (528 427)  (528 427)  LC_5 Logic Functioning bit
 (37 11)  (529 427)  (529 427)  LC_5 Logic Functioning bit
 (39 11)  (531 427)  (531 427)  LC_5 Logic Functioning bit
 (12 12)  (504 428)  (504 428)  routing T_10_26.sp4_h_l_45 <X> T_10_26.sp4_h_r_11
 (15 12)  (507 428)  (507 428)  routing T_10_26.tnr_op_1 <X> T_10_26.lc_trk_g3_1
 (17 12)  (509 428)  (509 428)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (26 12)  (518 428)  (518 428)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 428)  (519 428)  routing T_10_26.lc_trk_g1_6 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 428)  (521 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 428)  (522 428)  routing T_10_26.lc_trk_g1_6 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 428)  (524 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 428)  (528 428)  LC_6 Logic Functioning bit
 (38 12)  (530 428)  (530 428)  LC_6 Logic Functioning bit
 (41 12)  (533 428)  (533 428)  LC_6 Logic Functioning bit
 (43 12)  (535 428)  (535 428)  LC_6 Logic Functioning bit
 (45 12)  (537 428)  (537 428)  LC_6 Logic Functioning bit
 (51 12)  (543 428)  (543 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (13 13)  (505 429)  (505 429)  routing T_10_26.sp4_h_l_45 <X> T_10_26.sp4_h_r_11
 (22 13)  (514 429)  (514 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (515 429)  (515 429)  routing T_10_26.sp4_v_b_42 <X> T_10_26.lc_trk_g3_2
 (24 13)  (516 429)  (516 429)  routing T_10_26.sp4_v_b_42 <X> T_10_26.lc_trk_g3_2
 (27 13)  (519 429)  (519 429)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 429)  (521 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 429)  (522 429)  routing T_10_26.lc_trk_g1_6 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 429)  (523 429)  routing T_10_26.lc_trk_g0_3 <X> T_10_26.wire_logic_cluster/lc_6/in_3
 (41 13)  (533 429)  (533 429)  LC_6 Logic Functioning bit
 (43 13)  (535 429)  (535 429)  LC_6 Logic Functioning bit
 (4 14)  (496 430)  (496 430)  routing T_10_26.sp4_v_b_1 <X> T_10_26.sp4_v_t_44
 (5 14)  (497 430)  (497 430)  routing T_10_26.sp4_v_b_9 <X> T_10_26.sp4_h_l_44
 (6 14)  (498 430)  (498 430)  routing T_10_26.sp4_v_b_1 <X> T_10_26.sp4_v_t_44
 (12 14)  (504 430)  (504 430)  routing T_10_26.sp4_v_t_40 <X> T_10_26.sp4_h_l_46
 (25 14)  (517 430)  (517 430)  routing T_10_26.sp4_v_b_38 <X> T_10_26.lc_trk_g3_6
 (29 14)  (521 430)  (521 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 430)  (522 430)  routing T_10_26.lc_trk_g0_6 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 430)  (523 430)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 430)  (524 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 430)  (526 430)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 430)  (528 430)  LC_7 Logic Functioning bit
 (38 14)  (530 430)  (530 430)  LC_7 Logic Functioning bit
 (45 14)  (537 430)  (537 430)  LC_7 Logic Functioning bit
 (51 14)  (543 430)  (543 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (11 15)  (503 431)  (503 431)  routing T_10_26.sp4_v_t_40 <X> T_10_26.sp4_h_l_46
 (13 15)  (505 431)  (505 431)  routing T_10_26.sp4_v_t_40 <X> T_10_26.sp4_h_l_46
 (22 15)  (514 431)  (514 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (515 431)  (515 431)  routing T_10_26.sp4_v_b_38 <X> T_10_26.lc_trk_g3_6
 (25 15)  (517 431)  (517 431)  routing T_10_26.sp4_v_b_38 <X> T_10_26.lc_trk_g3_6
 (26 15)  (518 431)  (518 431)  routing T_10_26.lc_trk_g0_3 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 431)  (521 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 431)  (522 431)  routing T_10_26.lc_trk_g0_6 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 431)  (528 431)  LC_7 Logic Functioning bit
 (38 15)  (530 431)  (530 431)  LC_7 Logic Functioning bit
 (41 15)  (533 431)  (533 431)  LC_7 Logic Functioning bit
 (43 15)  (535 431)  (535 431)  LC_7 Logic Functioning bit
 (46 15)  (538 431)  (538 431)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_26

 (14 0)  (560 416)  (560 416)  routing T_11_26.wire_logic_cluster/lc_0/out <X> T_11_26.lc_trk_g0_0
 (28 0)  (574 416)  (574 416)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 416)  (575 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 416)  (576 416)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 416)  (578 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 416)  (579 416)  routing T_11_26.lc_trk_g2_3 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 416)  (582 416)  LC_0 Logic Functioning bit
 (37 0)  (583 416)  (583 416)  LC_0 Logic Functioning bit
 (38 0)  (584 416)  (584 416)  LC_0 Logic Functioning bit
 (39 0)  (585 416)  (585 416)  LC_0 Logic Functioning bit
 (41 0)  (587 416)  (587 416)  LC_0 Logic Functioning bit
 (43 0)  (589 416)  (589 416)  LC_0 Logic Functioning bit
 (45 0)  (591 416)  (591 416)  LC_0 Logic Functioning bit
 (47 0)  (593 416)  (593 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (563 417)  (563 417)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (575 417)  (575 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 417)  (577 417)  routing T_11_26.lc_trk_g2_3 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (37 1)  (583 417)  (583 417)  LC_0 Logic Functioning bit
 (39 1)  (585 417)  (585 417)  LC_0 Logic Functioning bit
 (40 1)  (586 417)  (586 417)  LC_0 Logic Functioning bit
 (42 1)  (588 417)  (588 417)  LC_0 Logic Functioning bit
 (0 2)  (546 418)  (546 418)  routing T_11_26.glb_netwk_3 <X> T_11_26.wire_logic_cluster/lc_7/clk
 (2 2)  (548 418)  (548 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (554 418)  (554 418)  routing T_11_26.sp4_v_t_36 <X> T_11_26.sp4_h_l_36
 (9 2)  (555 418)  (555 418)  routing T_11_26.sp4_v_t_36 <X> T_11_26.sp4_h_l_36
 (14 2)  (560 418)  (560 418)  routing T_11_26.lft_op_4 <X> T_11_26.lc_trk_g0_4
 (25 2)  (571 418)  (571 418)  routing T_11_26.sp4_h_l_11 <X> T_11_26.lc_trk_g0_6
 (27 2)  (573 418)  (573 418)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 418)  (574 418)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 418)  (575 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 418)  (576 418)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 418)  (578 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 418)  (579 418)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 418)  (580 418)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 418)  (582 418)  LC_1 Logic Functioning bit
 (37 2)  (583 418)  (583 418)  LC_1 Logic Functioning bit
 (38 2)  (584 418)  (584 418)  LC_1 Logic Functioning bit
 (39 2)  (585 418)  (585 418)  LC_1 Logic Functioning bit
 (45 2)  (591 418)  (591 418)  LC_1 Logic Functioning bit
 (0 3)  (546 419)  (546 419)  routing T_11_26.glb_netwk_3 <X> T_11_26.wire_logic_cluster/lc_7/clk
 (15 3)  (561 419)  (561 419)  routing T_11_26.lft_op_4 <X> T_11_26.lc_trk_g0_4
 (17 3)  (563 419)  (563 419)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (568 419)  (568 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 419)  (569 419)  routing T_11_26.sp4_h_l_11 <X> T_11_26.lc_trk_g0_6
 (24 3)  (570 419)  (570 419)  routing T_11_26.sp4_h_l_11 <X> T_11_26.lc_trk_g0_6
 (25 3)  (571 419)  (571 419)  routing T_11_26.sp4_h_l_11 <X> T_11_26.lc_trk_g0_6
 (26 3)  (572 419)  (572 419)  routing T_11_26.lc_trk_g2_3 <X> T_11_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 419)  (574 419)  routing T_11_26.lc_trk_g2_3 <X> T_11_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 419)  (575 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 419)  (582 419)  LC_1 Logic Functioning bit
 (37 3)  (583 419)  (583 419)  LC_1 Logic Functioning bit
 (38 3)  (584 419)  (584 419)  LC_1 Logic Functioning bit
 (39 3)  (585 419)  (585 419)  LC_1 Logic Functioning bit
 (40 3)  (586 419)  (586 419)  LC_1 Logic Functioning bit
 (42 3)  (588 419)  (588 419)  LC_1 Logic Functioning bit
 (53 3)  (599 419)  (599 419)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (560 420)  (560 420)  routing T_11_26.lft_op_0 <X> T_11_26.lc_trk_g1_0
 (22 4)  (568 420)  (568 420)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (570 420)  (570 420)  routing T_11_26.top_op_3 <X> T_11_26.lc_trk_g1_3
 (26 4)  (572 420)  (572 420)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 420)  (573 420)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 420)  (574 420)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 420)  (575 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 420)  (578 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 420)  (579 420)  routing T_11_26.lc_trk_g2_3 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 420)  (581 420)  routing T_11_26.lc_trk_g0_6 <X> T_11_26.input_2_2
 (36 4)  (582 420)  (582 420)  LC_2 Logic Functioning bit
 (37 4)  (583 420)  (583 420)  LC_2 Logic Functioning bit
 (38 4)  (584 420)  (584 420)  LC_2 Logic Functioning bit
 (41 4)  (587 420)  (587 420)  LC_2 Logic Functioning bit
 (43 4)  (589 420)  (589 420)  LC_2 Logic Functioning bit
 (45 4)  (591 420)  (591 420)  LC_2 Logic Functioning bit
 (15 5)  (561 421)  (561 421)  routing T_11_26.lft_op_0 <X> T_11_26.lc_trk_g1_0
 (17 5)  (563 421)  (563 421)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (567 421)  (567 421)  routing T_11_26.top_op_3 <X> T_11_26.lc_trk_g1_3
 (27 5)  (573 421)  (573 421)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 421)  (574 421)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 421)  (575 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 421)  (576 421)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 421)  (577 421)  routing T_11_26.lc_trk_g2_3 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 421)  (578 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (581 421)  (581 421)  routing T_11_26.lc_trk_g0_6 <X> T_11_26.input_2_2
 (36 5)  (582 421)  (582 421)  LC_2 Logic Functioning bit
 (41 5)  (587 421)  (587 421)  LC_2 Logic Functioning bit
 (43 5)  (589 421)  (589 421)  LC_2 Logic Functioning bit
 (48 5)  (594 421)  (594 421)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (13 6)  (559 422)  (559 422)  routing T_11_26.sp4_v_b_5 <X> T_11_26.sp4_v_t_40
 (14 6)  (560 422)  (560 422)  routing T_11_26.wire_logic_cluster/lc_4/out <X> T_11_26.lc_trk_g1_4
 (17 6)  (563 422)  (563 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 422)  (564 422)  routing T_11_26.wire_logic_cluster/lc_5/out <X> T_11_26.lc_trk_g1_5
 (27 6)  (573 422)  (573 422)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 422)  (574 422)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 422)  (575 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 422)  (576 422)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 422)  (578 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 422)  (580 422)  routing T_11_26.lc_trk_g1_3 <X> T_11_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 422)  (582 422)  LC_3 Logic Functioning bit
 (38 6)  (584 422)  (584 422)  LC_3 Logic Functioning bit
 (45 6)  (591 422)  (591 422)  LC_3 Logic Functioning bit
 (17 7)  (563 423)  (563 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (31 7)  (577 423)  (577 423)  routing T_11_26.lc_trk_g1_3 <X> T_11_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 423)  (582 423)  LC_3 Logic Functioning bit
 (38 7)  (584 423)  (584 423)  LC_3 Logic Functioning bit
 (22 8)  (568 424)  (568 424)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (570 424)  (570 424)  routing T_11_26.tnl_op_3 <X> T_11_26.lc_trk_g2_3
 (26 8)  (572 424)  (572 424)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 424)  (573 424)  routing T_11_26.lc_trk_g1_4 <X> T_11_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 424)  (575 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 424)  (576 424)  routing T_11_26.lc_trk_g1_4 <X> T_11_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 424)  (578 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 424)  (579 424)  routing T_11_26.lc_trk_g2_3 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 424)  (582 424)  LC_4 Logic Functioning bit
 (37 8)  (583 424)  (583 424)  LC_4 Logic Functioning bit
 (38 8)  (584 424)  (584 424)  LC_4 Logic Functioning bit
 (39 8)  (585 424)  (585 424)  LC_4 Logic Functioning bit
 (41 8)  (587 424)  (587 424)  LC_4 Logic Functioning bit
 (43 8)  (589 424)  (589 424)  LC_4 Logic Functioning bit
 (45 8)  (591 424)  (591 424)  LC_4 Logic Functioning bit
 (51 8)  (597 424)  (597 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (599 424)  (599 424)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (21 9)  (567 425)  (567 425)  routing T_11_26.tnl_op_3 <X> T_11_26.lc_trk_g2_3
 (27 9)  (573 425)  (573 425)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 425)  (574 425)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 425)  (575 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 425)  (577 425)  routing T_11_26.lc_trk_g2_3 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 425)  (582 425)  LC_4 Logic Functioning bit
 (38 9)  (584 425)  (584 425)  LC_4 Logic Functioning bit
 (41 9)  (587 425)  (587 425)  LC_4 Logic Functioning bit
 (43 9)  (589 425)  (589 425)  LC_4 Logic Functioning bit
 (48 9)  (594 425)  (594 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (4 10)  (550 426)  (550 426)  routing T_11_26.sp4_v_b_10 <X> T_11_26.sp4_v_t_43
 (6 10)  (552 426)  (552 426)  routing T_11_26.sp4_v_b_10 <X> T_11_26.sp4_v_t_43
 (17 10)  (563 426)  (563 426)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (564 426)  (564 426)  routing T_11_26.bnl_op_5 <X> T_11_26.lc_trk_g2_5
 (27 10)  (573 426)  (573 426)  routing T_11_26.lc_trk_g1_5 <X> T_11_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 426)  (575 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 426)  (576 426)  routing T_11_26.lc_trk_g1_5 <X> T_11_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 426)  (577 426)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 426)  (578 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 426)  (579 426)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 426)  (580 426)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 426)  (581 426)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.input_2_5
 (36 10)  (582 426)  (582 426)  LC_5 Logic Functioning bit
 (38 10)  (584 426)  (584 426)  LC_5 Logic Functioning bit
 (43 10)  (589 426)  (589 426)  LC_5 Logic Functioning bit
 (45 10)  (591 426)  (591 426)  LC_5 Logic Functioning bit
 (18 11)  (564 427)  (564 427)  routing T_11_26.bnl_op_5 <X> T_11_26.lc_trk_g2_5
 (26 11)  (572 427)  (572 427)  routing T_11_26.lc_trk_g2_3 <X> T_11_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 427)  (574 427)  routing T_11_26.lc_trk_g2_3 <X> T_11_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 427)  (575 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 427)  (578 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (579 427)  (579 427)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.input_2_5
 (34 11)  (580 427)  (580 427)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.input_2_5
 (35 11)  (581 427)  (581 427)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.input_2_5
 (36 11)  (582 427)  (582 427)  LC_5 Logic Functioning bit
 (38 11)  (584 427)  (584 427)  LC_5 Logic Functioning bit
 (41 11)  (587 427)  (587 427)  LC_5 Logic Functioning bit
 (42 11)  (588 427)  (588 427)  LC_5 Logic Functioning bit
 (43 11)  (589 427)  (589 427)  LC_5 Logic Functioning bit
 (17 12)  (563 428)  (563 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 428)  (564 428)  routing T_11_26.wire_logic_cluster/lc_1/out <X> T_11_26.lc_trk_g3_1
 (22 12)  (568 428)  (568 428)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (570 428)  (570 428)  routing T_11_26.tnr_op_3 <X> T_11_26.lc_trk_g3_3
 (25 12)  (571 428)  (571 428)  routing T_11_26.wire_logic_cluster/lc_2/out <X> T_11_26.lc_trk_g3_2
 (27 12)  (573 428)  (573 428)  routing T_11_26.lc_trk_g1_0 <X> T_11_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 428)  (575 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 428)  (578 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 428)  (579 428)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 428)  (580 428)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (38 12)  (584 428)  (584 428)  LC_6 Logic Functioning bit
 (39 12)  (585 428)  (585 428)  LC_6 Logic Functioning bit
 (42 12)  (588 428)  (588 428)  LC_6 Logic Functioning bit
 (43 12)  (589 428)  (589 428)  LC_6 Logic Functioning bit
 (22 13)  (568 429)  (568 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (572 429)  (572 429)  routing T_11_26.lc_trk_g3_3 <X> T_11_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 429)  (573 429)  routing T_11_26.lc_trk_g3_3 <X> T_11_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 429)  (574 429)  routing T_11_26.lc_trk_g3_3 <X> T_11_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 429)  (575 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 429)  (577 429)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 429)  (578 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (582 429)  (582 429)  LC_6 Logic Functioning bit
 (37 13)  (583 429)  (583 429)  LC_6 Logic Functioning bit
 (40 13)  (586 429)  (586 429)  LC_6 Logic Functioning bit
 (41 13)  (587 429)  (587 429)  LC_6 Logic Functioning bit
 (52 13)  (598 429)  (598 429)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (13 14)  (559 430)  (559 430)  routing T_11_26.sp4_h_r_11 <X> T_11_26.sp4_v_t_46
 (17 14)  (563 430)  (563 430)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (564 430)  (564 430)  routing T_11_26.bnl_op_5 <X> T_11_26.lc_trk_g3_5
 (25 14)  (571 430)  (571 430)  routing T_11_26.rgt_op_6 <X> T_11_26.lc_trk_g3_6
 (27 14)  (573 430)  (573 430)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 430)  (574 430)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 430)  (575 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 430)  (577 430)  routing T_11_26.lc_trk_g0_4 <X> T_11_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 430)  (578 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 430)  (582 430)  LC_7 Logic Functioning bit
 (39 14)  (585 430)  (585 430)  LC_7 Logic Functioning bit
 (41 14)  (587 430)  (587 430)  LC_7 Logic Functioning bit
 (42 14)  (588 430)  (588 430)  LC_7 Logic Functioning bit
 (50 14)  (596 430)  (596 430)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (597 430)  (597 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (6 15)  (552 431)  (552 431)  routing T_11_26.sp4_h_r_9 <X> T_11_26.sp4_h_l_44
 (12 15)  (558 431)  (558 431)  routing T_11_26.sp4_h_r_11 <X> T_11_26.sp4_v_t_46
 (18 15)  (564 431)  (564 431)  routing T_11_26.bnl_op_5 <X> T_11_26.lc_trk_g3_5
 (22 15)  (568 431)  (568 431)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (570 431)  (570 431)  routing T_11_26.rgt_op_6 <X> T_11_26.lc_trk_g3_6
 (36 15)  (582 431)  (582 431)  LC_7 Logic Functioning bit
 (39 15)  (585 431)  (585 431)  LC_7 Logic Functioning bit
 (41 15)  (587 431)  (587 431)  LC_7 Logic Functioning bit
 (42 15)  (588 431)  (588 431)  LC_7 Logic Functioning bit


LogicTile_12_26

 (14 0)  (614 416)  (614 416)  routing T_12_26.wire_logic_cluster/lc_0/out <X> T_12_26.lc_trk_g0_0
 (22 0)  (622 416)  (622 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (625 416)  (625 416)  routing T_12_26.lft_op_2 <X> T_12_26.lc_trk_g0_2
 (28 0)  (628 416)  (628 416)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 416)  (629 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 416)  (630 416)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 416)  (631 416)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 416)  (632 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 416)  (633 416)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 416)  (634 416)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 416)  (636 416)  LC_0 Logic Functioning bit
 (38 0)  (638 416)  (638 416)  LC_0 Logic Functioning bit
 (41 0)  (641 416)  (641 416)  LC_0 Logic Functioning bit
 (43 0)  (643 416)  (643 416)  LC_0 Logic Functioning bit
 (45 0)  (645 416)  (645 416)  LC_0 Logic Functioning bit
 (17 1)  (617 417)  (617 417)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (621 417)  (621 417)  routing T_12_26.sp4_r_v_b_32 <X> T_12_26.lc_trk_g0_3
 (22 1)  (622 417)  (622 417)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 417)  (624 417)  routing T_12_26.lft_op_2 <X> T_12_26.lc_trk_g0_2
 (29 1)  (629 417)  (629 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 417)  (630 417)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 417)  (631 417)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_0/in_3
 (40 1)  (640 417)  (640 417)  LC_0 Logic Functioning bit
 (42 1)  (642 417)  (642 417)  LC_0 Logic Functioning bit
 (0 2)  (600 418)  (600 418)  routing T_12_26.glb_netwk_3 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (2 2)  (602 418)  (602 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (605 418)  (605 418)  routing T_12_26.sp4_v_t_37 <X> T_12_26.sp4_h_l_37
 (16 2)  (616 418)  (616 418)  routing T_12_26.sp12_h_r_13 <X> T_12_26.lc_trk_g0_5
 (17 2)  (617 418)  (617 418)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (27 2)  (627 418)  (627 418)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 418)  (628 418)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 418)  (629 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 418)  (632 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 418)  (636 418)  LC_1 Logic Functioning bit
 (37 2)  (637 418)  (637 418)  LC_1 Logic Functioning bit
 (38 2)  (638 418)  (638 418)  LC_1 Logic Functioning bit
 (39 2)  (639 418)  (639 418)  LC_1 Logic Functioning bit
 (41 2)  (641 418)  (641 418)  LC_1 Logic Functioning bit
 (43 2)  (643 418)  (643 418)  LC_1 Logic Functioning bit
 (0 3)  (600 419)  (600 419)  routing T_12_26.glb_netwk_3 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (6 3)  (606 419)  (606 419)  routing T_12_26.sp4_v_t_37 <X> T_12_26.sp4_h_l_37
 (22 3)  (622 419)  (622 419)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (623 419)  (623 419)  routing T_12_26.sp12_h_r_14 <X> T_12_26.lc_trk_g0_6
 (27 3)  (627 419)  (627 419)  routing T_12_26.lc_trk_g3_0 <X> T_12_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 419)  (628 419)  routing T_12_26.lc_trk_g3_0 <X> T_12_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 419)  (629 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 419)  (631 419)  routing T_12_26.lc_trk_g0_2 <X> T_12_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 419)  (636 419)  LC_1 Logic Functioning bit
 (38 3)  (638 419)  (638 419)  LC_1 Logic Functioning bit
 (48 3)  (648 419)  (648 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (622 420)  (622 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (627 420)  (627 420)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 420)  (628 420)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 420)  (629 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 420)  (631 420)  routing T_12_26.lc_trk_g0_5 <X> T_12_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 420)  (632 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (635 420)  (635 420)  routing T_12_26.lc_trk_g1_5 <X> T_12_26.input_2_2
 (38 4)  (638 420)  (638 420)  LC_2 Logic Functioning bit
 (39 4)  (639 420)  (639 420)  LC_2 Logic Functioning bit
 (42 4)  (642 420)  (642 420)  LC_2 Logic Functioning bit
 (43 4)  (643 420)  (643 420)  LC_2 Logic Functioning bit
 (46 4)  (646 420)  (646 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (21 5)  (621 421)  (621 421)  routing T_12_26.sp4_r_v_b_27 <X> T_12_26.lc_trk_g1_3
 (26 5)  (626 421)  (626 421)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 421)  (627 421)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 421)  (629 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 421)  (630 421)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 421)  (632 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (634 421)  (634 421)  routing T_12_26.lc_trk_g1_5 <X> T_12_26.input_2_2
 (36 5)  (636 421)  (636 421)  LC_2 Logic Functioning bit
 (37 5)  (637 421)  (637 421)  LC_2 Logic Functioning bit
 (40 5)  (640 421)  (640 421)  LC_2 Logic Functioning bit
 (41 5)  (641 421)  (641 421)  LC_2 Logic Functioning bit
 (12 6)  (612 422)  (612 422)  routing T_12_26.sp4_v_t_40 <X> T_12_26.sp4_h_l_40
 (16 6)  (616 422)  (616 422)  routing T_12_26.sp4_v_b_13 <X> T_12_26.lc_trk_g1_5
 (17 6)  (617 422)  (617 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (618 422)  (618 422)  routing T_12_26.sp4_v_b_13 <X> T_12_26.lc_trk_g1_5
 (26 6)  (626 422)  (626 422)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 422)  (627 422)  routing T_12_26.lc_trk_g3_3 <X> T_12_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 422)  (628 422)  routing T_12_26.lc_trk_g3_3 <X> T_12_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 422)  (629 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 422)  (631 422)  routing T_12_26.lc_trk_g3_7 <X> T_12_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 422)  (632 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 422)  (633 422)  routing T_12_26.lc_trk_g3_7 <X> T_12_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 422)  (634 422)  routing T_12_26.lc_trk_g3_7 <X> T_12_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 422)  (636 422)  LC_3 Logic Functioning bit
 (38 6)  (638 422)  (638 422)  LC_3 Logic Functioning bit
 (45 6)  (645 422)  (645 422)  LC_3 Logic Functioning bit
 (46 6)  (646 422)  (646 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (611 423)  (611 423)  routing T_12_26.sp4_v_t_40 <X> T_12_26.sp4_h_l_40
 (18 7)  (618 423)  (618 423)  routing T_12_26.sp4_v_b_13 <X> T_12_26.lc_trk_g1_5
 (22 7)  (622 423)  (622 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (623 423)  (623 423)  routing T_12_26.sp4_v_b_22 <X> T_12_26.lc_trk_g1_6
 (24 7)  (624 423)  (624 423)  routing T_12_26.sp4_v_b_22 <X> T_12_26.lc_trk_g1_6
 (26 7)  (626 423)  (626 423)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 423)  (627 423)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 423)  (628 423)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 423)  (629 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 423)  (630 423)  routing T_12_26.lc_trk_g3_3 <X> T_12_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 423)  (631 423)  routing T_12_26.lc_trk_g3_7 <X> T_12_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 423)  (636 423)  LC_3 Logic Functioning bit
 (38 7)  (638 423)  (638 423)  LC_3 Logic Functioning bit
 (41 7)  (641 423)  (641 423)  LC_3 Logic Functioning bit
 (43 7)  (643 423)  (643 423)  LC_3 Logic Functioning bit
 (14 8)  (614 424)  (614 424)  routing T_12_26.bnl_op_0 <X> T_12_26.lc_trk_g2_0
 (15 8)  (615 424)  (615 424)  routing T_12_26.tnl_op_1 <X> T_12_26.lc_trk_g2_1
 (17 8)  (617 424)  (617 424)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (621 424)  (621 424)  routing T_12_26.bnl_op_3 <X> T_12_26.lc_trk_g2_3
 (22 8)  (622 424)  (622 424)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (625 424)  (625 424)  routing T_12_26.sp4_h_r_42 <X> T_12_26.lc_trk_g2_2
 (26 8)  (626 424)  (626 424)  routing T_12_26.lc_trk_g3_5 <X> T_12_26.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 424)  (628 424)  routing T_12_26.lc_trk_g2_1 <X> T_12_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 424)  (629 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 424)  (632 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 424)  (633 424)  routing T_12_26.lc_trk_g3_0 <X> T_12_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 424)  (634 424)  routing T_12_26.lc_trk_g3_0 <X> T_12_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 424)  (635 424)  routing T_12_26.lc_trk_g2_4 <X> T_12_26.input_2_4
 (36 8)  (636 424)  (636 424)  LC_4 Logic Functioning bit
 (37 8)  (637 424)  (637 424)  LC_4 Logic Functioning bit
 (39 8)  (639 424)  (639 424)  LC_4 Logic Functioning bit
 (41 8)  (641 424)  (641 424)  LC_4 Logic Functioning bit
 (43 8)  (643 424)  (643 424)  LC_4 Logic Functioning bit
 (48 8)  (648 424)  (648 424)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (14 9)  (614 425)  (614 425)  routing T_12_26.bnl_op_0 <X> T_12_26.lc_trk_g2_0
 (17 9)  (617 425)  (617 425)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (618 425)  (618 425)  routing T_12_26.tnl_op_1 <X> T_12_26.lc_trk_g2_1
 (21 9)  (621 425)  (621 425)  routing T_12_26.bnl_op_3 <X> T_12_26.lc_trk_g2_3
 (22 9)  (622 425)  (622 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (623 425)  (623 425)  routing T_12_26.sp4_h_r_42 <X> T_12_26.lc_trk_g2_2
 (24 9)  (624 425)  (624 425)  routing T_12_26.sp4_h_r_42 <X> T_12_26.lc_trk_g2_2
 (25 9)  (625 425)  (625 425)  routing T_12_26.sp4_h_r_42 <X> T_12_26.lc_trk_g2_2
 (27 9)  (627 425)  (627 425)  routing T_12_26.lc_trk_g3_5 <X> T_12_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 425)  (628 425)  routing T_12_26.lc_trk_g3_5 <X> T_12_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 425)  (629 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 425)  (632 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (633 425)  (633 425)  routing T_12_26.lc_trk_g2_4 <X> T_12_26.input_2_4
 (36 9)  (636 425)  (636 425)  LC_4 Logic Functioning bit
 (37 9)  (637 425)  (637 425)  LC_4 Logic Functioning bit
 (39 9)  (639 425)  (639 425)  LC_4 Logic Functioning bit
 (6 10)  (606 426)  (606 426)  routing T_12_26.sp4_h_l_36 <X> T_12_26.sp4_v_t_43
 (14 10)  (614 426)  (614 426)  routing T_12_26.sp4_h_r_36 <X> T_12_26.lc_trk_g2_4
 (15 10)  (615 426)  (615 426)  routing T_12_26.sp4_h_l_16 <X> T_12_26.lc_trk_g2_5
 (16 10)  (616 426)  (616 426)  routing T_12_26.sp4_h_l_16 <X> T_12_26.lc_trk_g2_5
 (17 10)  (617 426)  (617 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (621 426)  (621 426)  routing T_12_26.sp4_v_t_26 <X> T_12_26.lc_trk_g2_7
 (22 10)  (622 426)  (622 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (623 426)  (623 426)  routing T_12_26.sp4_v_t_26 <X> T_12_26.lc_trk_g2_7
 (25 10)  (625 426)  (625 426)  routing T_12_26.sp4_h_r_38 <X> T_12_26.lc_trk_g2_6
 (29 10)  (629 426)  (629 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 426)  (632 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 426)  (633 426)  routing T_12_26.lc_trk_g2_0 <X> T_12_26.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 426)  (637 426)  LC_5 Logic Functioning bit
 (39 10)  (639 426)  (639 426)  LC_5 Logic Functioning bit
 (41 10)  (641 426)  (641 426)  LC_5 Logic Functioning bit
 (43 10)  (643 426)  (643 426)  LC_5 Logic Functioning bit
 (15 11)  (615 427)  (615 427)  routing T_12_26.sp4_h_r_36 <X> T_12_26.lc_trk_g2_4
 (16 11)  (616 427)  (616 427)  routing T_12_26.sp4_h_r_36 <X> T_12_26.lc_trk_g2_4
 (17 11)  (617 427)  (617 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (618 427)  (618 427)  routing T_12_26.sp4_h_l_16 <X> T_12_26.lc_trk_g2_5
 (21 11)  (621 427)  (621 427)  routing T_12_26.sp4_v_t_26 <X> T_12_26.lc_trk_g2_7
 (22 11)  (622 427)  (622 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (623 427)  (623 427)  routing T_12_26.sp4_h_r_38 <X> T_12_26.lc_trk_g2_6
 (24 11)  (624 427)  (624 427)  routing T_12_26.sp4_h_r_38 <X> T_12_26.lc_trk_g2_6
 (37 11)  (637 427)  (637 427)  LC_5 Logic Functioning bit
 (39 11)  (639 427)  (639 427)  LC_5 Logic Functioning bit
 (41 11)  (641 427)  (641 427)  LC_5 Logic Functioning bit
 (43 11)  (643 427)  (643 427)  LC_5 Logic Functioning bit
 (15 12)  (615 428)  (615 428)  routing T_12_26.sp4_h_r_25 <X> T_12_26.lc_trk_g3_1
 (16 12)  (616 428)  (616 428)  routing T_12_26.sp4_h_r_25 <X> T_12_26.lc_trk_g3_1
 (17 12)  (617 428)  (617 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (621 428)  (621 428)  routing T_12_26.wire_logic_cluster/lc_3/out <X> T_12_26.lc_trk_g3_3
 (22 12)  (622 428)  (622 428)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (625 428)  (625 428)  routing T_12_26.sp4_v_t_23 <X> T_12_26.lc_trk_g3_2
 (26 12)  (626 428)  (626 428)  routing T_12_26.lc_trk_g0_6 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 428)  (629 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 428)  (631 428)  routing T_12_26.lc_trk_g1_6 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 428)  (632 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 428)  (634 428)  routing T_12_26.lc_trk_g1_6 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (38 12)  (638 428)  (638 428)  LC_6 Logic Functioning bit
 (39 12)  (639 428)  (639 428)  LC_6 Logic Functioning bit
 (42 12)  (642 428)  (642 428)  LC_6 Logic Functioning bit
 (43 12)  (643 428)  (643 428)  LC_6 Logic Functioning bit
 (14 13)  (614 429)  (614 429)  routing T_12_26.tnl_op_0 <X> T_12_26.lc_trk_g3_0
 (15 13)  (615 429)  (615 429)  routing T_12_26.tnl_op_0 <X> T_12_26.lc_trk_g3_0
 (17 13)  (617 429)  (617 429)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (618 429)  (618 429)  routing T_12_26.sp4_h_r_25 <X> T_12_26.lc_trk_g3_1
 (22 13)  (622 429)  (622 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (623 429)  (623 429)  routing T_12_26.sp4_v_t_23 <X> T_12_26.lc_trk_g3_2
 (25 13)  (625 429)  (625 429)  routing T_12_26.sp4_v_t_23 <X> T_12_26.lc_trk_g3_2
 (26 13)  (626 429)  (626 429)  routing T_12_26.lc_trk_g0_6 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 429)  (629 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 429)  (630 429)  routing T_12_26.lc_trk_g0_3 <X> T_12_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 429)  (631 429)  routing T_12_26.lc_trk_g1_6 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 429)  (632 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (633 429)  (633 429)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.input_2_6
 (35 13)  (635 429)  (635 429)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.input_2_6
 (36 13)  (636 429)  (636 429)  LC_6 Logic Functioning bit
 (37 13)  (637 429)  (637 429)  LC_6 Logic Functioning bit
 (40 13)  (640 429)  (640 429)  LC_6 Logic Functioning bit
 (41 13)  (641 429)  (641 429)  LC_6 Logic Functioning bit
 (4 14)  (604 430)  (604 430)  routing T_12_26.sp4_h_r_9 <X> T_12_26.sp4_v_t_44
 (15 14)  (615 430)  (615 430)  routing T_12_26.sp4_v_t_32 <X> T_12_26.lc_trk_g3_5
 (16 14)  (616 430)  (616 430)  routing T_12_26.sp4_v_t_32 <X> T_12_26.lc_trk_g3_5
 (17 14)  (617 430)  (617 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (621 430)  (621 430)  routing T_12_26.sp4_v_t_26 <X> T_12_26.lc_trk_g3_7
 (22 14)  (622 430)  (622 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 430)  (623 430)  routing T_12_26.sp4_v_t_26 <X> T_12_26.lc_trk_g3_7
 (29 14)  (629 430)  (629 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 430)  (630 430)  routing T_12_26.lc_trk_g0_6 <X> T_12_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 430)  (631 430)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 430)  (632 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 430)  (633 430)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 430)  (635 430)  routing T_12_26.lc_trk_g2_5 <X> T_12_26.input_2_7
 (38 14)  (638 430)  (638 430)  LC_7 Logic Functioning bit
 (39 14)  (639 430)  (639 430)  LC_7 Logic Functioning bit
 (42 14)  (642 430)  (642 430)  LC_7 Logic Functioning bit
 (43 14)  (643 430)  (643 430)  LC_7 Logic Functioning bit
 (53 14)  (653 430)  (653 430)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (5 15)  (605 431)  (605 431)  routing T_12_26.sp4_h_r_9 <X> T_12_26.sp4_v_t_44
 (8 15)  (608 431)  (608 431)  routing T_12_26.sp4_h_l_47 <X> T_12_26.sp4_v_t_47
 (21 15)  (621 431)  (621 431)  routing T_12_26.sp4_v_t_26 <X> T_12_26.lc_trk_g3_7
 (22 15)  (622 431)  (622 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (626 431)  (626 431)  routing T_12_26.lc_trk_g2_3 <X> T_12_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 431)  (628 431)  routing T_12_26.lc_trk_g2_3 <X> T_12_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 431)  (629 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 431)  (630 431)  routing T_12_26.lc_trk_g0_6 <X> T_12_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 431)  (631 431)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 431)  (632 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (633 431)  (633 431)  routing T_12_26.lc_trk_g2_5 <X> T_12_26.input_2_7
 (36 15)  (636 431)  (636 431)  LC_7 Logic Functioning bit
 (37 15)  (637 431)  (637 431)  LC_7 Logic Functioning bit
 (40 15)  (640 431)  (640 431)  LC_7 Logic Functioning bit
 (41 15)  (641 431)  (641 431)  LC_7 Logic Functioning bit


LogicTile_13_26

 (22 0)  (676 416)  (676 416)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 416)  (678 416)  routing T_13_26.top_op_3 <X> T_13_26.lc_trk_g0_3
 (25 0)  (679 416)  (679 416)  routing T_13_26.wire_logic_cluster/lc_2/out <X> T_13_26.lc_trk_g0_2
 (29 0)  (683 416)  (683 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 416)  (684 416)  routing T_13_26.lc_trk_g0_5 <X> T_13_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 416)  (685 416)  routing T_13_26.lc_trk_g2_7 <X> T_13_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 416)  (686 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 416)  (687 416)  routing T_13_26.lc_trk_g2_7 <X> T_13_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 416)  (690 416)  LC_0 Logic Functioning bit
 (37 0)  (691 416)  (691 416)  LC_0 Logic Functioning bit
 (38 0)  (692 416)  (692 416)  LC_0 Logic Functioning bit
 (39 0)  (693 416)  (693 416)  LC_0 Logic Functioning bit
 (41 0)  (695 416)  (695 416)  LC_0 Logic Functioning bit
 (43 0)  (697 416)  (697 416)  LC_0 Logic Functioning bit
 (21 1)  (675 417)  (675 417)  routing T_13_26.top_op_3 <X> T_13_26.lc_trk_g0_3
 (22 1)  (676 417)  (676 417)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (31 1)  (685 417)  (685 417)  routing T_13_26.lc_trk_g2_7 <X> T_13_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 417)  (690 417)  LC_0 Logic Functioning bit
 (37 1)  (691 417)  (691 417)  LC_0 Logic Functioning bit
 (38 1)  (692 417)  (692 417)  LC_0 Logic Functioning bit
 (39 1)  (693 417)  (693 417)  LC_0 Logic Functioning bit
 (41 1)  (695 417)  (695 417)  LC_0 Logic Functioning bit
 (43 1)  (697 417)  (697 417)  LC_0 Logic Functioning bit
 (0 2)  (654 418)  (654 418)  routing T_13_26.glb_netwk_3 <X> T_13_26.wire_logic_cluster/lc_7/clk
 (2 2)  (656 418)  (656 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (671 418)  (671 418)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 418)  (672 418)  routing T_13_26.wire_logic_cluster/lc_5/out <X> T_13_26.lc_trk_g0_5
 (27 2)  (681 418)  (681 418)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 418)  (682 418)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 418)  (683 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 418)  (684 418)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 418)  (686 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 418)  (690 418)  LC_1 Logic Functioning bit
 (38 2)  (692 418)  (692 418)  LC_1 Logic Functioning bit
 (41 2)  (695 418)  (695 418)  LC_1 Logic Functioning bit
 (45 2)  (699 418)  (699 418)  LC_1 Logic Functioning bit
 (0 3)  (654 419)  (654 419)  routing T_13_26.glb_netwk_3 <X> T_13_26.wire_logic_cluster/lc_7/clk
 (26 3)  (680 419)  (680 419)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 419)  (681 419)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 419)  (682 419)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 419)  (683 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 419)  (684 419)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 419)  (685 419)  routing T_13_26.lc_trk_g0_2 <X> T_13_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 419)  (686 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (689 419)  (689 419)  routing T_13_26.lc_trk_g0_3 <X> T_13_26.input_2_1
 (37 3)  (691 419)  (691 419)  LC_1 Logic Functioning bit
 (39 3)  (693 419)  (693 419)  LC_1 Logic Functioning bit
 (22 4)  (676 420)  (676 420)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 420)  (678 420)  routing T_13_26.top_op_3 <X> T_13_26.lc_trk_g1_3
 (28 4)  (682 420)  (682 420)  routing T_13_26.lc_trk_g2_5 <X> T_13_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 420)  (683 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 420)  (684 420)  routing T_13_26.lc_trk_g2_5 <X> T_13_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 420)  (686 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 420)  (687 420)  routing T_13_26.lc_trk_g2_3 <X> T_13_26.wire_logic_cluster/lc_2/in_3
 (38 4)  (692 420)  (692 420)  LC_2 Logic Functioning bit
 (45 4)  (699 420)  (699 420)  LC_2 Logic Functioning bit
 (46 4)  (700 420)  (700 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (21 5)  (675 421)  (675 421)  routing T_13_26.top_op_3 <X> T_13_26.lc_trk_g1_3
 (26 5)  (680 421)  (680 421)  routing T_13_26.lc_trk_g1_3 <X> T_13_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 421)  (681 421)  routing T_13_26.lc_trk_g1_3 <X> T_13_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 421)  (683 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 421)  (685 421)  routing T_13_26.lc_trk_g2_3 <X> T_13_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 421)  (686 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 421)  (689 421)  routing T_13_26.lc_trk_g0_2 <X> T_13_26.input_2_2
 (51 5)  (705 421)  (705 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (707 421)  (707 421)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 8)  (676 424)  (676 424)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (677 424)  (677 424)  routing T_13_26.sp12_v_b_19 <X> T_13_26.lc_trk_g2_3
 (21 9)  (675 425)  (675 425)  routing T_13_26.sp12_v_b_19 <X> T_13_26.lc_trk_g2_3
 (16 10)  (670 426)  (670 426)  routing T_13_26.sp4_v_b_37 <X> T_13_26.lc_trk_g2_5
 (17 10)  (671 426)  (671 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 426)  (672 426)  routing T_13_26.sp4_v_b_37 <X> T_13_26.lc_trk_g2_5
 (21 10)  (675 426)  (675 426)  routing T_13_26.wire_logic_cluster/lc_7/out <X> T_13_26.lc_trk_g2_7
 (22 10)  (676 426)  (676 426)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (680 426)  (680 426)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 426)  (681 426)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 426)  (682 426)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 426)  (683 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 426)  (684 426)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 426)  (686 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 426)  (690 426)  LC_5 Logic Functioning bit
 (38 10)  (692 426)  (692 426)  LC_5 Logic Functioning bit
 (41 10)  (695 426)  (695 426)  LC_5 Logic Functioning bit
 (45 10)  (699 426)  (699 426)  LC_5 Logic Functioning bit
 (18 11)  (672 427)  (672 427)  routing T_13_26.sp4_v_b_37 <X> T_13_26.lc_trk_g2_5
 (26 11)  (680 427)  (680 427)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 427)  (681 427)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 427)  (682 427)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 427)  (683 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 427)  (684 427)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 427)  (685 427)  routing T_13_26.lc_trk_g0_2 <X> T_13_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 427)  (686 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (689 427)  (689 427)  routing T_13_26.lc_trk_g0_3 <X> T_13_26.input_2_5
 (37 11)  (691 427)  (691 427)  LC_5 Logic Functioning bit
 (39 11)  (693 427)  (693 427)  LC_5 Logic Functioning bit
 (22 13)  (676 429)  (676 429)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (678 429)  (678 429)  routing T_13_26.tnr_op_2 <X> T_13_26.lc_trk_g3_2
 (21 14)  (675 430)  (675 430)  routing T_13_26.sp4_v_t_26 <X> T_13_26.lc_trk_g3_7
 (22 14)  (676 430)  (676 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (677 430)  (677 430)  routing T_13_26.sp4_v_t_26 <X> T_13_26.lc_trk_g3_7
 (26 14)  (680 430)  (680 430)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 430)  (681 430)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 430)  (682 430)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 430)  (683 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 430)  (684 430)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 430)  (686 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 430)  (690 430)  LC_7 Logic Functioning bit
 (38 14)  (692 430)  (692 430)  LC_7 Logic Functioning bit
 (41 14)  (695 430)  (695 430)  LC_7 Logic Functioning bit
 (45 14)  (699 430)  (699 430)  LC_7 Logic Functioning bit
 (15 15)  (669 431)  (669 431)  routing T_13_26.tnr_op_4 <X> T_13_26.lc_trk_g3_4
 (17 15)  (671 431)  (671 431)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (675 431)  (675 431)  routing T_13_26.sp4_v_t_26 <X> T_13_26.lc_trk_g3_7
 (22 15)  (676 431)  (676 431)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (678 431)  (678 431)  routing T_13_26.tnr_op_6 <X> T_13_26.lc_trk_g3_6
 (27 15)  (681 431)  (681 431)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 431)  (682 431)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 431)  (683 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 431)  (684 431)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 431)  (685 431)  routing T_13_26.lc_trk_g0_2 <X> T_13_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 431)  (686 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (689 431)  (689 431)  routing T_13_26.lc_trk_g0_3 <X> T_13_26.input_2_7
 (37 15)  (691 431)  (691 431)  LC_7 Logic Functioning bit
 (39 15)  (693 431)  (693 431)  LC_7 Logic Functioning bit


IO_Tile_0_25



LogicTile_1_25

 (22 0)  (40 400)  (40 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (41 400)  (41 400)  routing T_1_25.sp4_h_r_3 <X> T_1_25.lc_trk_g0_3
 (24 0)  (42 400)  (42 400)  routing T_1_25.sp4_h_r_3 <X> T_1_25.lc_trk_g0_3
 (25 0)  (43 400)  (43 400)  routing T_1_25.sp4_h_r_10 <X> T_1_25.lc_trk_g0_2
 (27 0)  (45 400)  (45 400)  routing T_1_25.lc_trk_g3_0 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 400)  (46 400)  routing T_1_25.lc_trk_g3_0 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 400)  (47 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 400)  (50 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 400)  (54 400)  LC_0 Logic Functioning bit
 (39 0)  (57 400)  (57 400)  LC_0 Logic Functioning bit
 (41 0)  (59 400)  (59 400)  LC_0 Logic Functioning bit
 (42 0)  (60 400)  (60 400)  LC_0 Logic Functioning bit
 (44 0)  (62 400)  (62 400)  LC_0 Logic Functioning bit
 (45 0)  (63 400)  (63 400)  LC_0 Logic Functioning bit
 (46 0)  (64 400)  (64 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (39 401)  (39 401)  routing T_1_25.sp4_h_r_3 <X> T_1_25.lc_trk_g0_3
 (22 1)  (40 401)  (40 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (41 401)  (41 401)  routing T_1_25.sp4_h_r_10 <X> T_1_25.lc_trk_g0_2
 (24 1)  (42 401)  (42 401)  routing T_1_25.sp4_h_r_10 <X> T_1_25.lc_trk_g0_2
 (36 1)  (54 401)  (54 401)  LC_0 Logic Functioning bit
 (39 1)  (57 401)  (57 401)  LC_0 Logic Functioning bit
 (41 1)  (59 401)  (59 401)  LC_0 Logic Functioning bit
 (42 1)  (60 401)  (60 401)  LC_0 Logic Functioning bit
 (49 1)  (67 401)  (67 401)  Carry_In_Mux bit 

 (0 2)  (18 402)  (18 402)  routing T_1_25.glb_netwk_3 <X> T_1_25.wire_logic_cluster/lc_7/clk
 (2 2)  (20 402)  (20 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (45 402)  (45 402)  routing T_1_25.lc_trk_g3_1 <X> T_1_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 402)  (46 402)  routing T_1_25.lc_trk_g3_1 <X> T_1_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 402)  (47 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 402)  (50 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 402)  (54 402)  LC_1 Logic Functioning bit
 (39 2)  (57 402)  (57 402)  LC_1 Logic Functioning bit
 (41 2)  (59 402)  (59 402)  LC_1 Logic Functioning bit
 (42 2)  (60 402)  (60 402)  LC_1 Logic Functioning bit
 (45 2)  (63 402)  (63 402)  LC_1 Logic Functioning bit
 (0 3)  (18 403)  (18 403)  routing T_1_25.glb_netwk_3 <X> T_1_25.wire_logic_cluster/lc_7/clk
 (36 3)  (54 403)  (54 403)  LC_1 Logic Functioning bit
 (39 3)  (57 403)  (57 403)  LC_1 Logic Functioning bit
 (41 3)  (59 403)  (59 403)  LC_1 Logic Functioning bit
 (42 3)  (60 403)  (60 403)  LC_1 Logic Functioning bit
 (46 3)  (64 403)  (64 403)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (10 7)  (28 407)  (28 407)  routing T_1_25.sp4_h_l_46 <X> T_1_25.sp4_v_t_41
 (7 10)  (25 410)  (25 410)  Column buffer control bit: LH_colbuf_cntl_3

 (21 10)  (39 410)  (39 410)  routing T_1_25.wire_logic_cluster/lc_7/out <X> T_1_25.lc_trk_g2_7
 (22 10)  (40 410)  (40 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (14 12)  (32 412)  (32 412)  routing T_1_25.wire_logic_cluster/lc_0/out <X> T_1_25.lc_trk_g3_0
 (17 12)  (35 412)  (35 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 412)  (36 412)  routing T_1_25.wire_logic_cluster/lc_1/out <X> T_1_25.lc_trk_g3_1
 (17 13)  (35 413)  (35 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 14)  (40 414)  (40 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (44 414)  (44 414)  routing T_1_25.lc_trk_g2_7 <X> T_1_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 414)  (45 414)  routing T_1_25.lc_trk_g3_7 <X> T_1_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 414)  (46 414)  routing T_1_25.lc_trk_g3_7 <X> T_1_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 414)  (47 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 414)  (48 414)  routing T_1_25.lc_trk_g3_7 <X> T_1_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 414)  (50 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (54 414)  (54 414)  LC_7 Logic Functioning bit
 (38 14)  (56 414)  (56 414)  LC_7 Logic Functioning bit
 (39 14)  (57 414)  (57 414)  LC_7 Logic Functioning bit
 (41 14)  (59 414)  (59 414)  LC_7 Logic Functioning bit
 (43 14)  (61 414)  (61 414)  LC_7 Logic Functioning bit
 (45 14)  (63 414)  (63 414)  LC_7 Logic Functioning bit
 (8 15)  (26 415)  (26 415)  routing T_1_25.sp4_h_r_4 <X> T_1_25.sp4_v_t_47
 (9 15)  (27 415)  (27 415)  routing T_1_25.sp4_h_r_4 <X> T_1_25.sp4_v_t_47
 (10 15)  (28 415)  (28 415)  routing T_1_25.sp4_h_r_4 <X> T_1_25.sp4_v_t_47
 (11 15)  (29 415)  (29 415)  routing T_1_25.sp4_h_r_3 <X> T_1_25.sp4_h_l_46
 (13 15)  (31 415)  (31 415)  routing T_1_25.sp4_h_r_3 <X> T_1_25.sp4_h_l_46
 (26 15)  (44 415)  (44 415)  routing T_1_25.lc_trk_g2_7 <X> T_1_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 415)  (46 415)  routing T_1_25.lc_trk_g2_7 <X> T_1_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 415)  (47 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 415)  (48 415)  routing T_1_25.lc_trk_g3_7 <X> T_1_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (49 415)  (49 415)  routing T_1_25.lc_trk_g0_2 <X> T_1_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 415)  (50 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (53 415)  (53 415)  routing T_1_25.lc_trk_g0_3 <X> T_1_25.input_2_7
 (37 15)  (55 415)  (55 415)  LC_7 Logic Functioning bit
 (39 15)  (57 415)  (57 415)  LC_7 Logic Functioning bit
 (42 15)  (60 415)  (60 415)  LC_7 Logic Functioning bit


LogicTile_2_25

 (14 0)  (86 400)  (86 400)  routing T_2_25.bnr_op_0 <X> T_2_25.lc_trk_g0_0
 (15 0)  (87 400)  (87 400)  routing T_2_25.top_op_1 <X> T_2_25.lc_trk_g0_1
 (17 0)  (89 400)  (89 400)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (93 400)  (93 400)  routing T_2_25.wire_logic_cluster/lc_3/out <X> T_2_25.lc_trk_g0_3
 (22 0)  (94 400)  (94 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (97 400)  (97 400)  routing T_2_25.wire_logic_cluster/lc_2/out <X> T_2_25.lc_trk_g0_2
 (28 0)  (100 400)  (100 400)  routing T_2_25.lc_trk_g2_7 <X> T_2_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 400)  (101 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 400)  (102 400)  routing T_2_25.lc_trk_g2_7 <X> T_2_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 400)  (104 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (107 400)  (107 400)  routing T_2_25.lc_trk_g1_7 <X> T_2_25.input_2_0
 (36 0)  (108 400)  (108 400)  LC_0 Logic Functioning bit
 (37 0)  (109 400)  (109 400)  LC_0 Logic Functioning bit
 (38 0)  (110 400)  (110 400)  LC_0 Logic Functioning bit
 (41 0)  (113 400)  (113 400)  LC_0 Logic Functioning bit
 (43 0)  (115 400)  (115 400)  LC_0 Logic Functioning bit
 (8 1)  (80 401)  (80 401)  routing T_2_25.sp4_h_r_1 <X> T_2_25.sp4_v_b_1
 (13 1)  (85 401)  (85 401)  routing T_2_25.sp4_v_t_44 <X> T_2_25.sp4_h_r_2
 (14 1)  (86 401)  (86 401)  routing T_2_25.bnr_op_0 <X> T_2_25.lc_trk_g0_0
 (17 1)  (89 401)  (89 401)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (90 401)  (90 401)  routing T_2_25.top_op_1 <X> T_2_25.lc_trk_g0_1
 (22 1)  (94 401)  (94 401)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (101 401)  (101 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 401)  (102 401)  routing T_2_25.lc_trk_g2_7 <X> T_2_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 401)  (103 401)  routing T_2_25.lc_trk_g0_3 <X> T_2_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 401)  (104 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (106 401)  (106 401)  routing T_2_25.lc_trk_g1_7 <X> T_2_25.input_2_0
 (35 1)  (107 401)  (107 401)  routing T_2_25.lc_trk_g1_7 <X> T_2_25.input_2_0
 (36 1)  (108 401)  (108 401)  LC_0 Logic Functioning bit
 (39 1)  (111 401)  (111 401)  LC_0 Logic Functioning bit
 (40 1)  (112 401)  (112 401)  LC_0 Logic Functioning bit
 (0 2)  (72 402)  (72 402)  routing T_2_25.glb_netwk_3 <X> T_2_25.wire_logic_cluster/lc_7/clk
 (2 2)  (74 402)  (74 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (98 402)  (98 402)  routing T_2_25.lc_trk_g2_5 <X> T_2_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 402)  (99 402)  routing T_2_25.lc_trk_g1_5 <X> T_2_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 402)  (101 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 402)  (102 402)  routing T_2_25.lc_trk_g1_5 <X> T_2_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 402)  (104 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 402)  (105 402)  routing T_2_25.lc_trk_g3_1 <X> T_2_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 402)  (106 402)  routing T_2_25.lc_trk_g3_1 <X> T_2_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 402)  (108 402)  LC_1 Logic Functioning bit
 (37 2)  (109 402)  (109 402)  LC_1 Logic Functioning bit
 (38 2)  (110 402)  (110 402)  LC_1 Logic Functioning bit
 (39 2)  (111 402)  (111 402)  LC_1 Logic Functioning bit
 (41 2)  (113 402)  (113 402)  LC_1 Logic Functioning bit
 (43 2)  (115 402)  (115 402)  LC_1 Logic Functioning bit
 (45 2)  (117 402)  (117 402)  LC_1 Logic Functioning bit
 (0 3)  (72 403)  (72 403)  routing T_2_25.glb_netwk_3 <X> T_2_25.wire_logic_cluster/lc_7/clk
 (22 3)  (94 403)  (94 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (95 403)  (95 403)  routing T_2_25.sp4_h_r_6 <X> T_2_25.lc_trk_g0_6
 (24 3)  (96 403)  (96 403)  routing T_2_25.sp4_h_r_6 <X> T_2_25.lc_trk_g0_6
 (25 3)  (97 403)  (97 403)  routing T_2_25.sp4_h_r_6 <X> T_2_25.lc_trk_g0_6
 (28 3)  (100 403)  (100 403)  routing T_2_25.lc_trk_g2_5 <X> T_2_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 403)  (101 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (108 403)  (108 403)  LC_1 Logic Functioning bit
 (38 3)  (110 403)  (110 403)  LC_1 Logic Functioning bit
 (28 4)  (100 404)  (100 404)  routing T_2_25.lc_trk_g2_5 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 404)  (101 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 404)  (102 404)  routing T_2_25.lc_trk_g2_5 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 404)  (104 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 404)  (105 404)  routing T_2_25.lc_trk_g2_3 <X> T_2_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 404)  (108 404)  LC_2 Logic Functioning bit
 (38 4)  (110 404)  (110 404)  LC_2 Logic Functioning bit
 (45 4)  (117 404)  (117 404)  LC_2 Logic Functioning bit
 (14 5)  (86 405)  (86 405)  routing T_2_25.top_op_0 <X> T_2_25.lc_trk_g1_0
 (15 5)  (87 405)  (87 405)  routing T_2_25.top_op_0 <X> T_2_25.lc_trk_g1_0
 (17 5)  (89 405)  (89 405)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (98 405)  (98 405)  routing T_2_25.lc_trk_g0_2 <X> T_2_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 405)  (101 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 405)  (103 405)  routing T_2_25.lc_trk_g2_3 <X> T_2_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 405)  (108 405)  LC_2 Logic Functioning bit
 (37 5)  (109 405)  (109 405)  LC_2 Logic Functioning bit
 (38 5)  (110 405)  (110 405)  LC_2 Logic Functioning bit
 (39 5)  (111 405)  (111 405)  LC_2 Logic Functioning bit
 (40 5)  (112 405)  (112 405)  LC_2 Logic Functioning bit
 (42 5)  (114 405)  (114 405)  LC_2 Logic Functioning bit
 (15 6)  (87 406)  (87 406)  routing T_2_25.top_op_5 <X> T_2_25.lc_trk_g1_5
 (17 6)  (89 406)  (89 406)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (93 406)  (93 406)  routing T_2_25.bnr_op_7 <X> T_2_25.lc_trk_g1_7
 (22 6)  (94 406)  (94 406)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (97 406)  (97 406)  routing T_2_25.bnr_op_6 <X> T_2_25.lc_trk_g1_6
 (26 6)  (98 406)  (98 406)  routing T_2_25.lc_trk_g1_6 <X> T_2_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 406)  (99 406)  routing T_2_25.lc_trk_g3_1 <X> T_2_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 406)  (100 406)  routing T_2_25.lc_trk_g3_1 <X> T_2_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 406)  (101 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 406)  (103 406)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 406)  (104 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 406)  (105 406)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 406)  (108 406)  LC_3 Logic Functioning bit
 (37 6)  (109 406)  (109 406)  LC_3 Logic Functioning bit
 (38 6)  (110 406)  (110 406)  LC_3 Logic Functioning bit
 (39 6)  (111 406)  (111 406)  LC_3 Logic Functioning bit
 (41 6)  (113 406)  (113 406)  LC_3 Logic Functioning bit
 (43 6)  (115 406)  (115 406)  LC_3 Logic Functioning bit
 (18 7)  (90 407)  (90 407)  routing T_2_25.top_op_5 <X> T_2_25.lc_trk_g1_5
 (21 7)  (93 407)  (93 407)  routing T_2_25.bnr_op_7 <X> T_2_25.lc_trk_g1_7
 (22 7)  (94 407)  (94 407)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (97 407)  (97 407)  routing T_2_25.bnr_op_6 <X> T_2_25.lc_trk_g1_6
 (26 7)  (98 407)  (98 407)  routing T_2_25.lc_trk_g1_6 <X> T_2_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 407)  (99 407)  routing T_2_25.lc_trk_g1_6 <X> T_2_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 407)  (101 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 407)  (103 407)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 407)  (108 407)  LC_3 Logic Functioning bit
 (38 7)  (110 407)  (110 407)  LC_3 Logic Functioning bit
 (22 8)  (94 408)  (94 408)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (96 408)  (96 408)  routing T_2_25.tnl_op_3 <X> T_2_25.lc_trk_g2_3
 (26 8)  (98 408)  (98 408)  routing T_2_25.lc_trk_g0_6 <X> T_2_25.wire_logic_cluster/lc_4/in_0
 (29 8)  (101 408)  (101 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 408)  (103 408)  routing T_2_25.lc_trk_g3_4 <X> T_2_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 408)  (104 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 408)  (105 408)  routing T_2_25.lc_trk_g3_4 <X> T_2_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 408)  (106 408)  routing T_2_25.lc_trk_g3_4 <X> T_2_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 408)  (108 408)  LC_4 Logic Functioning bit
 (38 8)  (110 408)  (110 408)  LC_4 Logic Functioning bit
 (41 8)  (113 408)  (113 408)  LC_4 Logic Functioning bit
 (8 9)  (80 409)  (80 409)  routing T_2_25.sp4_v_t_41 <X> T_2_25.sp4_v_b_7
 (10 9)  (82 409)  (82 409)  routing T_2_25.sp4_v_t_41 <X> T_2_25.sp4_v_b_7
 (21 9)  (93 409)  (93 409)  routing T_2_25.tnl_op_3 <X> T_2_25.lc_trk_g2_3
 (22 9)  (94 409)  (94 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (95 409)  (95 409)  routing T_2_25.sp4_v_b_42 <X> T_2_25.lc_trk_g2_2
 (24 9)  (96 409)  (96 409)  routing T_2_25.sp4_v_b_42 <X> T_2_25.lc_trk_g2_2
 (26 9)  (98 409)  (98 409)  routing T_2_25.lc_trk_g0_6 <X> T_2_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 409)  (101 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (104 409)  (104 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (105 409)  (105 409)  routing T_2_25.lc_trk_g2_2 <X> T_2_25.input_2_4
 (35 9)  (107 409)  (107 409)  routing T_2_25.lc_trk_g2_2 <X> T_2_25.input_2_4
 (36 9)  (108 409)  (108 409)  LC_4 Logic Functioning bit
 (37 9)  (109 409)  (109 409)  LC_4 Logic Functioning bit
 (39 9)  (111 409)  (111 409)  LC_4 Logic Functioning bit
 (40 9)  (112 409)  (112 409)  LC_4 Logic Functioning bit
 (43 9)  (115 409)  (115 409)  LC_4 Logic Functioning bit
 (7 10)  (79 410)  (79 410)  Column buffer control bit: LH_colbuf_cntl_3

 (16 10)  (88 410)  (88 410)  routing T_2_25.sp4_v_t_16 <X> T_2_25.lc_trk_g2_5
 (17 10)  (89 410)  (89 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (90 410)  (90 410)  routing T_2_25.sp4_v_t_16 <X> T_2_25.lc_trk_g2_5
 (21 10)  (93 410)  (93 410)  routing T_2_25.wire_logic_cluster/lc_7/out <X> T_2_25.lc_trk_g2_7
 (22 10)  (94 410)  (94 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (97 410)  (97 410)  routing T_2_25.wire_logic_cluster/lc_6/out <X> T_2_25.lc_trk_g2_6
 (28 10)  (100 410)  (100 410)  routing T_2_25.lc_trk_g2_2 <X> T_2_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 410)  (101 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 410)  (103 410)  routing T_2_25.lc_trk_g3_5 <X> T_2_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 410)  (104 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 410)  (105 410)  routing T_2_25.lc_trk_g3_5 <X> T_2_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 410)  (106 410)  routing T_2_25.lc_trk_g3_5 <X> T_2_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 410)  (108 410)  LC_5 Logic Functioning bit
 (37 10)  (109 410)  (109 410)  LC_5 Logic Functioning bit
 (43 10)  (115 410)  (115 410)  LC_5 Logic Functioning bit
 (50 10)  (122 410)  (122 410)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (94 411)  (94 411)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (99 411)  (99 411)  routing T_2_25.lc_trk_g1_0 <X> T_2_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 411)  (101 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 411)  (102 411)  routing T_2_25.lc_trk_g2_2 <X> T_2_25.wire_logic_cluster/lc_5/in_1
 (36 11)  (108 411)  (108 411)  LC_5 Logic Functioning bit
 (37 11)  (109 411)  (109 411)  LC_5 Logic Functioning bit
 (39 11)  (111 411)  (111 411)  LC_5 Logic Functioning bit
 (40 11)  (112 411)  (112 411)  LC_5 Logic Functioning bit
 (43 11)  (115 411)  (115 411)  LC_5 Logic Functioning bit
 (17 12)  (89 412)  (89 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 412)  (90 412)  routing T_2_25.wire_logic_cluster/lc_1/out <X> T_2_25.lc_trk_g3_1
 (26 12)  (98 412)  (98 412)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.wire_logic_cluster/lc_6/in_0
 (31 12)  (103 412)  (103 412)  routing T_2_25.lc_trk_g2_5 <X> T_2_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 412)  (104 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 412)  (105 412)  routing T_2_25.lc_trk_g2_5 <X> T_2_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 412)  (108 412)  LC_6 Logic Functioning bit
 (37 12)  (109 412)  (109 412)  LC_6 Logic Functioning bit
 (41 12)  (113 412)  (113 412)  LC_6 Logic Functioning bit
 (43 12)  (115 412)  (115 412)  LC_6 Logic Functioning bit
 (45 12)  (117 412)  (117 412)  LC_6 Logic Functioning bit
 (50 12)  (122 412)  (122 412)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (98 413)  (98 413)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 413)  (100 413)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 413)  (101 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (108 413)  (108 413)  LC_6 Logic Functioning bit
 (37 13)  (109 413)  (109 413)  LC_6 Logic Functioning bit
 (40 13)  (112 413)  (112 413)  LC_6 Logic Functioning bit
 (42 13)  (114 413)  (114 413)  LC_6 Logic Functioning bit
 (15 14)  (87 414)  (87 414)  routing T_2_25.tnr_op_5 <X> T_2_25.lc_trk_g3_5
 (17 14)  (89 414)  (89 414)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (93 414)  (93 414)  routing T_2_25.sp4_v_t_26 <X> T_2_25.lc_trk_g3_7
 (22 14)  (94 414)  (94 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (95 414)  (95 414)  routing T_2_25.sp4_v_t_26 <X> T_2_25.lc_trk_g3_7
 (26 14)  (98 414)  (98 414)  routing T_2_25.lc_trk_g1_6 <X> T_2_25.wire_logic_cluster/lc_7/in_0
 (29 14)  (101 414)  (101 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 414)  (103 414)  routing T_2_25.lc_trk_g3_7 <X> T_2_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 414)  (104 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 414)  (105 414)  routing T_2_25.lc_trk_g3_7 <X> T_2_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 414)  (106 414)  routing T_2_25.lc_trk_g3_7 <X> T_2_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 414)  (108 414)  LC_7 Logic Functioning bit
 (37 14)  (109 414)  (109 414)  LC_7 Logic Functioning bit
 (38 14)  (110 414)  (110 414)  LC_7 Logic Functioning bit
 (39 14)  (111 414)  (111 414)  LC_7 Logic Functioning bit
 (41 14)  (113 414)  (113 414)  LC_7 Logic Functioning bit
 (43 14)  (115 414)  (115 414)  LC_7 Logic Functioning bit
 (14 15)  (86 415)  (86 415)  routing T_2_25.sp4_h_l_17 <X> T_2_25.lc_trk_g3_4
 (15 15)  (87 415)  (87 415)  routing T_2_25.sp4_h_l_17 <X> T_2_25.lc_trk_g3_4
 (16 15)  (88 415)  (88 415)  routing T_2_25.sp4_h_l_17 <X> T_2_25.lc_trk_g3_4
 (17 15)  (89 415)  (89 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (93 415)  (93 415)  routing T_2_25.sp4_v_t_26 <X> T_2_25.lc_trk_g3_7
 (26 15)  (98 415)  (98 415)  routing T_2_25.lc_trk_g1_6 <X> T_2_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 415)  (99 415)  routing T_2_25.lc_trk_g1_6 <X> T_2_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 415)  (101 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 415)  (102 415)  routing T_2_25.lc_trk_g0_2 <X> T_2_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 415)  (103 415)  routing T_2_25.lc_trk_g3_7 <X> T_2_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 415)  (108 415)  LC_7 Logic Functioning bit
 (38 15)  (110 415)  (110 415)  LC_7 Logic Functioning bit


LogicTile_3_25

 (6 0)  (132 400)  (132 400)  routing T_3_25.sp4_v_t_44 <X> T_3_25.sp4_v_b_0
 (22 0)  (148 400)  (148 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (151 400)  (151 400)  routing T_3_25.bnr_op_2 <X> T_3_25.lc_trk_g0_2
 (5 1)  (131 401)  (131 401)  routing T_3_25.sp4_v_t_44 <X> T_3_25.sp4_v_b_0
 (9 1)  (135 401)  (135 401)  routing T_3_25.sp4_v_t_36 <X> T_3_25.sp4_v_b_1
 (21 1)  (147 401)  (147 401)  routing T_3_25.sp4_r_v_b_32 <X> T_3_25.lc_trk_g0_3
 (22 1)  (148 401)  (148 401)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (151 401)  (151 401)  routing T_3_25.bnr_op_2 <X> T_3_25.lc_trk_g0_2
 (6 2)  (132 402)  (132 402)  routing T_3_25.sp4_h_l_42 <X> T_3_25.sp4_v_t_37
 (15 2)  (141 402)  (141 402)  routing T_3_25.sp4_v_b_21 <X> T_3_25.lc_trk_g0_5
 (16 2)  (142 402)  (142 402)  routing T_3_25.sp4_v_b_21 <X> T_3_25.lc_trk_g0_5
 (17 2)  (143 402)  (143 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (148 402)  (148 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (152 402)  (152 402)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_1/in_0
 (29 2)  (155 402)  (155 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 402)  (157 402)  routing T_3_25.lc_trk_g0_6 <X> T_3_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 402)  (158 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (162 402)  (162 402)  LC_1 Logic Functioning bit
 (38 2)  (164 402)  (164 402)  LC_1 Logic Functioning bit
 (41 2)  (167 402)  (167 402)  LC_1 Logic Functioning bit
 (43 2)  (169 402)  (169 402)  LC_1 Logic Functioning bit
 (21 3)  (147 403)  (147 403)  routing T_3_25.sp4_r_v_b_31 <X> T_3_25.lc_trk_g0_7
 (22 3)  (148 403)  (148 403)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (150 403)  (150 403)  routing T_3_25.bot_op_6 <X> T_3_25.lc_trk_g0_6
 (26 3)  (152 403)  (152 403)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (153 403)  (153 403)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 403)  (155 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 403)  (156 403)  routing T_3_25.lc_trk_g0_2 <X> T_3_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 403)  (157 403)  routing T_3_25.lc_trk_g0_6 <X> T_3_25.wire_logic_cluster/lc_1/in_3
 (37 3)  (163 403)  (163 403)  LC_1 Logic Functioning bit
 (39 3)  (165 403)  (165 403)  LC_1 Logic Functioning bit
 (41 3)  (167 403)  (167 403)  LC_1 Logic Functioning bit
 (43 3)  (169 403)  (169 403)  LC_1 Logic Functioning bit
 (14 4)  (140 404)  (140 404)  routing T_3_25.lft_op_0 <X> T_3_25.lc_trk_g1_0
 (26 4)  (152 404)  (152 404)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_2/in_0
 (28 4)  (154 404)  (154 404)  routing T_3_25.lc_trk_g2_1 <X> T_3_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 404)  (155 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 404)  (158 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 404)  (160 404)  routing T_3_25.lc_trk_g1_0 <X> T_3_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 404)  (162 404)  LC_2 Logic Functioning bit
 (38 4)  (164 404)  (164 404)  LC_2 Logic Functioning bit
 (42 4)  (168 404)  (168 404)  LC_2 Logic Functioning bit
 (50 4)  (176 404)  (176 404)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (141 405)  (141 405)  routing T_3_25.lft_op_0 <X> T_3_25.lc_trk_g1_0
 (17 5)  (143 405)  (143 405)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (152 405)  (152 405)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 405)  (153 405)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 405)  (155 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (162 405)  (162 405)  LC_2 Logic Functioning bit
 (37 5)  (163 405)  (163 405)  LC_2 Logic Functioning bit
 (38 5)  (164 405)  (164 405)  LC_2 Logic Functioning bit
 (39 5)  (165 405)  (165 405)  LC_2 Logic Functioning bit
 (43 5)  (169 405)  (169 405)  LC_2 Logic Functioning bit
 (53 5)  (179 405)  (179 405)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 6)  (148 406)  (148 406)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (150 406)  (150 406)  routing T_3_25.bot_op_7 <X> T_3_25.lc_trk_g1_7
 (25 6)  (151 406)  (151 406)  routing T_3_25.bnr_op_6 <X> T_3_25.lc_trk_g1_6
 (26 6)  (152 406)  (152 406)  routing T_3_25.lc_trk_g0_5 <X> T_3_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (153 406)  (153 406)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 406)  (155 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 406)  (156 406)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 406)  (157 406)  routing T_3_25.lc_trk_g0_6 <X> T_3_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 406)  (158 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (162 406)  (162 406)  LC_3 Logic Functioning bit
 (38 6)  (164 406)  (164 406)  LC_3 Logic Functioning bit
 (22 7)  (148 407)  (148 407)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (151 407)  (151 407)  routing T_3_25.bnr_op_6 <X> T_3_25.lc_trk_g1_6
 (29 7)  (155 407)  (155 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 407)  (156 407)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 407)  (157 407)  routing T_3_25.lc_trk_g0_6 <X> T_3_25.wire_logic_cluster/lc_3/in_3
 (3 8)  (129 408)  (129 408)  routing T_3_25.sp12_h_r_1 <X> T_3_25.sp12_v_b_1
 (16 8)  (142 408)  (142 408)  routing T_3_25.sp4_v_b_33 <X> T_3_25.lc_trk_g2_1
 (17 8)  (143 408)  (143 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (144 408)  (144 408)  routing T_3_25.sp4_v_b_33 <X> T_3_25.lc_trk_g2_1
 (3 9)  (129 409)  (129 409)  routing T_3_25.sp12_h_r_1 <X> T_3_25.sp12_v_b_1
 (18 9)  (144 409)  (144 409)  routing T_3_25.sp4_v_b_33 <X> T_3_25.lc_trk_g2_1
 (7 10)  (133 410)  (133 410)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (134 410)  (134 410)  routing T_3_25.sp4_h_r_11 <X> T_3_25.sp4_h_l_42
 (10 10)  (136 410)  (136 410)  routing T_3_25.sp4_h_r_11 <X> T_3_25.sp4_h_l_42
 (26 10)  (152 410)  (152 410)  routing T_3_25.lc_trk_g3_4 <X> T_3_25.wire_logic_cluster/lc_5/in_0
 (28 10)  (154 410)  (154 410)  routing T_3_25.lc_trk_g2_4 <X> T_3_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 410)  (155 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 410)  (156 410)  routing T_3_25.lc_trk_g2_4 <X> T_3_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 410)  (157 410)  routing T_3_25.lc_trk_g3_7 <X> T_3_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 410)  (158 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 410)  (159 410)  routing T_3_25.lc_trk_g3_7 <X> T_3_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 410)  (160 410)  routing T_3_25.lc_trk_g3_7 <X> T_3_25.wire_logic_cluster/lc_5/in_3
 (38 10)  (164 410)  (164 410)  LC_5 Logic Functioning bit
 (39 10)  (165 410)  (165 410)  LC_5 Logic Functioning bit
 (42 10)  (168 410)  (168 410)  LC_5 Logic Functioning bit
 (43 10)  (169 410)  (169 410)  LC_5 Logic Functioning bit
 (53 10)  (179 410)  (179 410)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (140 411)  (140 411)  routing T_3_25.sp4_h_l_17 <X> T_3_25.lc_trk_g2_4
 (15 11)  (141 411)  (141 411)  routing T_3_25.sp4_h_l_17 <X> T_3_25.lc_trk_g2_4
 (16 11)  (142 411)  (142 411)  routing T_3_25.sp4_h_l_17 <X> T_3_25.lc_trk_g2_4
 (17 11)  (143 411)  (143 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (153 411)  (153 411)  routing T_3_25.lc_trk_g3_4 <X> T_3_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 411)  (154 411)  routing T_3_25.lc_trk_g3_4 <X> T_3_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 411)  (155 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 411)  (157 411)  routing T_3_25.lc_trk_g3_7 <X> T_3_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (158 411)  (158 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (161 411)  (161 411)  routing T_3_25.lc_trk_g0_3 <X> T_3_25.input_2_5
 (36 11)  (162 411)  (162 411)  LC_5 Logic Functioning bit
 (37 11)  (163 411)  (163 411)  LC_5 Logic Functioning bit
 (40 11)  (166 411)  (166 411)  LC_5 Logic Functioning bit
 (41 11)  (167 411)  (167 411)  LC_5 Logic Functioning bit
 (26 12)  (152 412)  (152 412)  routing T_3_25.lc_trk_g3_5 <X> T_3_25.wire_logic_cluster/lc_6/in_0
 (29 12)  (155 412)  (155 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 412)  (156 412)  routing T_3_25.lc_trk_g0_7 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 412)  (158 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 412)  (159 412)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 412)  (160 412)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 412)  (162 412)  LC_6 Logic Functioning bit
 (37 12)  (163 412)  (163 412)  LC_6 Logic Functioning bit
 (38 12)  (164 412)  (164 412)  LC_6 Logic Functioning bit
 (39 12)  (165 412)  (165 412)  LC_6 Logic Functioning bit
 (41 12)  (167 412)  (167 412)  LC_6 Logic Functioning bit
 (43 12)  (169 412)  (169 412)  LC_6 Logic Functioning bit
 (22 13)  (148 413)  (148 413)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (150 413)  (150 413)  routing T_3_25.tnl_op_2 <X> T_3_25.lc_trk_g3_2
 (25 13)  (151 413)  (151 413)  routing T_3_25.tnl_op_2 <X> T_3_25.lc_trk_g3_2
 (27 13)  (153 413)  (153 413)  routing T_3_25.lc_trk_g3_5 <X> T_3_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 413)  (154 413)  routing T_3_25.lc_trk_g3_5 <X> T_3_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 413)  (155 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 413)  (156 413)  routing T_3_25.lc_trk_g0_7 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 413)  (157 413)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (162 413)  (162 413)  LC_6 Logic Functioning bit
 (38 13)  (164 413)  (164 413)  LC_6 Logic Functioning bit
 (46 13)  (172 413)  (172 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (140 414)  (140 414)  routing T_3_25.sp4_h_r_44 <X> T_3_25.lc_trk_g3_4
 (15 14)  (141 414)  (141 414)  routing T_3_25.sp4_v_t_32 <X> T_3_25.lc_trk_g3_5
 (16 14)  (142 414)  (142 414)  routing T_3_25.sp4_v_t_32 <X> T_3_25.lc_trk_g3_5
 (17 14)  (143 414)  (143 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (148 414)  (148 414)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (150 414)  (150 414)  routing T_3_25.tnl_op_7 <X> T_3_25.lc_trk_g3_7
 (14 15)  (140 415)  (140 415)  routing T_3_25.sp4_h_r_44 <X> T_3_25.lc_trk_g3_4
 (15 15)  (141 415)  (141 415)  routing T_3_25.sp4_h_r_44 <X> T_3_25.lc_trk_g3_4
 (16 15)  (142 415)  (142 415)  routing T_3_25.sp4_h_r_44 <X> T_3_25.lc_trk_g3_4
 (17 15)  (143 415)  (143 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (147 415)  (147 415)  routing T_3_25.tnl_op_7 <X> T_3_25.lc_trk_g3_7


LogicTile_4_25

 (14 0)  (194 400)  (194 400)  routing T_4_25.bnr_op_0 <X> T_4_25.lc_trk_g0_0
 (21 0)  (201 400)  (201 400)  routing T_4_25.wire_logic_cluster/lc_3/out <X> T_4_25.lc_trk_g0_3
 (22 0)  (202 400)  (202 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (205 400)  (205 400)  routing T_4_25.sp12_h_r_2 <X> T_4_25.lc_trk_g0_2
 (29 0)  (209 400)  (209 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 400)  (212 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 400)  (213 400)  routing T_4_25.lc_trk_g2_1 <X> T_4_25.wire_logic_cluster/lc_0/in_3
 (40 0)  (220 400)  (220 400)  LC_0 Logic Functioning bit
 (42 0)  (222 400)  (222 400)  LC_0 Logic Functioning bit
 (14 1)  (194 401)  (194 401)  routing T_4_25.bnr_op_0 <X> T_4_25.lc_trk_g0_0
 (17 1)  (197 401)  (197 401)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (202 401)  (202 401)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (204 401)  (204 401)  routing T_4_25.sp12_h_r_2 <X> T_4_25.lc_trk_g0_2
 (25 1)  (205 401)  (205 401)  routing T_4_25.sp12_h_r_2 <X> T_4_25.lc_trk_g0_2
 (30 1)  (210 401)  (210 401)  routing T_4_25.lc_trk_g0_3 <X> T_4_25.wire_logic_cluster/lc_0/in_1
 (40 1)  (220 401)  (220 401)  LC_0 Logic Functioning bit
 (42 1)  (222 401)  (222 401)  LC_0 Logic Functioning bit
 (53 1)  (233 401)  (233 401)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (180 402)  (180 402)  routing T_4_25.glb_netwk_3 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (2 2)  (182 402)  (182 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (206 402)  (206 402)  routing T_4_25.lc_trk_g2_5 <X> T_4_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 402)  (207 402)  routing T_4_25.lc_trk_g3_1 <X> T_4_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 402)  (208 402)  routing T_4_25.lc_trk_g3_1 <X> T_4_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 402)  (209 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (211 402)  (211 402)  routing T_4_25.lc_trk_g2_4 <X> T_4_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 402)  (212 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 402)  (213 402)  routing T_4_25.lc_trk_g2_4 <X> T_4_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 402)  (216 402)  LC_1 Logic Functioning bit
 (38 2)  (218 402)  (218 402)  LC_1 Logic Functioning bit
 (45 2)  (225 402)  (225 402)  LC_1 Logic Functioning bit
 (0 3)  (180 403)  (180 403)  routing T_4_25.glb_netwk_3 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (28 3)  (208 403)  (208 403)  routing T_4_25.lc_trk_g2_5 <X> T_4_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 403)  (209 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (216 403)  (216 403)  LC_1 Logic Functioning bit
 (37 3)  (217 403)  (217 403)  LC_1 Logic Functioning bit
 (38 3)  (218 403)  (218 403)  LC_1 Logic Functioning bit
 (39 3)  (219 403)  (219 403)  LC_1 Logic Functioning bit
 (41 3)  (221 403)  (221 403)  LC_1 Logic Functioning bit
 (43 3)  (223 403)  (223 403)  LC_1 Logic Functioning bit
 (51 3)  (231 403)  (231 403)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (13 4)  (193 404)  (193 404)  routing T_4_25.sp4_h_l_40 <X> T_4_25.sp4_v_b_5
 (16 4)  (196 404)  (196 404)  routing T_4_25.sp4_v_b_9 <X> T_4_25.lc_trk_g1_1
 (17 4)  (197 404)  (197 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (198 404)  (198 404)  routing T_4_25.sp4_v_b_9 <X> T_4_25.lc_trk_g1_1
 (21 4)  (201 404)  (201 404)  routing T_4_25.lft_op_3 <X> T_4_25.lc_trk_g1_3
 (22 4)  (202 404)  (202 404)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (204 404)  (204 404)  routing T_4_25.lft_op_3 <X> T_4_25.lc_trk_g1_3
 (28 4)  (208 404)  (208 404)  routing T_4_25.lc_trk_g2_7 <X> T_4_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 404)  (209 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 404)  (210 404)  routing T_4_25.lc_trk_g2_7 <X> T_4_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 404)  (212 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 404)  (213 404)  routing T_4_25.lc_trk_g3_2 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 404)  (214 404)  routing T_4_25.lc_trk_g3_2 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 404)  (216 404)  LC_2 Logic Functioning bit
 (37 4)  (217 404)  (217 404)  LC_2 Logic Functioning bit
 (38 4)  (218 404)  (218 404)  LC_2 Logic Functioning bit
 (39 4)  (219 404)  (219 404)  LC_2 Logic Functioning bit
 (41 4)  (221 404)  (221 404)  LC_2 Logic Functioning bit
 (43 4)  (223 404)  (223 404)  LC_2 Logic Functioning bit
 (12 5)  (192 405)  (192 405)  routing T_4_25.sp4_h_l_40 <X> T_4_25.sp4_v_b_5
 (15 5)  (195 405)  (195 405)  routing T_4_25.sp4_v_t_5 <X> T_4_25.lc_trk_g1_0
 (16 5)  (196 405)  (196 405)  routing T_4_25.sp4_v_t_5 <X> T_4_25.lc_trk_g1_0
 (17 5)  (197 405)  (197 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (198 405)  (198 405)  routing T_4_25.sp4_v_b_9 <X> T_4_25.lc_trk_g1_1
 (29 5)  (209 405)  (209 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 405)  (210 405)  routing T_4_25.lc_trk_g2_7 <X> T_4_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 405)  (211 405)  routing T_4_25.lc_trk_g3_2 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 405)  (216 405)  LC_2 Logic Functioning bit
 (38 5)  (218 405)  (218 405)  LC_2 Logic Functioning bit
 (8 6)  (188 406)  (188 406)  routing T_4_25.sp4_v_t_41 <X> T_4_25.sp4_h_l_41
 (9 6)  (189 406)  (189 406)  routing T_4_25.sp4_v_t_41 <X> T_4_25.sp4_h_l_41
 (21 6)  (201 406)  (201 406)  routing T_4_25.wire_logic_cluster/lc_7/out <X> T_4_25.lc_trk_g1_7
 (22 6)  (202 406)  (202 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (208 406)  (208 406)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 406)  (209 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 406)  (210 406)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 406)  (212 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 406)  (213 406)  routing T_4_25.lc_trk_g2_2 <X> T_4_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 406)  (216 406)  LC_3 Logic Functioning bit
 (38 6)  (218 406)  (218 406)  LC_3 Logic Functioning bit
 (39 6)  (219 406)  (219 406)  LC_3 Logic Functioning bit
 (40 6)  (220 406)  (220 406)  LC_3 Logic Functioning bit
 (41 6)  (221 406)  (221 406)  LC_3 Logic Functioning bit
 (43 6)  (223 406)  (223 406)  LC_3 Logic Functioning bit
 (45 6)  (225 406)  (225 406)  LC_3 Logic Functioning bit
 (46 6)  (226 406)  (226 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (232 406)  (232 406)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (206 407)  (206 407)  routing T_4_25.lc_trk_g0_3 <X> T_4_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 407)  (209 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 407)  (210 407)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 407)  (211 407)  routing T_4_25.lc_trk_g2_2 <X> T_4_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 407)  (212 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (213 407)  (213 407)  routing T_4_25.lc_trk_g2_1 <X> T_4_25.input_2_3
 (37 7)  (217 407)  (217 407)  LC_3 Logic Functioning bit
 (38 7)  (218 407)  (218 407)  LC_3 Logic Functioning bit
 (39 7)  (219 407)  (219 407)  LC_3 Logic Functioning bit
 (41 7)  (221 407)  (221 407)  LC_3 Logic Functioning bit
 (47 7)  (227 407)  (227 407)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (231 407)  (231 407)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (233 407)  (233 407)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (195 408)  (195 408)  routing T_4_25.tnr_op_1 <X> T_4_25.lc_trk_g2_1
 (17 8)  (197 408)  (197 408)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (205 408)  (205 408)  routing T_4_25.sp4_h_r_34 <X> T_4_25.lc_trk_g2_2
 (27 8)  (207 408)  (207 408)  routing T_4_25.lc_trk_g1_0 <X> T_4_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 408)  (209 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 408)  (211 408)  routing T_4_25.lc_trk_g3_4 <X> T_4_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 408)  (212 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 408)  (213 408)  routing T_4_25.lc_trk_g3_4 <X> T_4_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 408)  (214 408)  routing T_4_25.lc_trk_g3_4 <X> T_4_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 408)  (215 408)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.input_2_4
 (36 8)  (216 408)  (216 408)  LC_4 Logic Functioning bit
 (37 8)  (217 408)  (217 408)  LC_4 Logic Functioning bit
 (38 8)  (218 408)  (218 408)  LC_4 Logic Functioning bit
 (42 8)  (222 408)  (222 408)  LC_4 Logic Functioning bit
 (22 9)  (202 409)  (202 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (203 409)  (203 409)  routing T_4_25.sp4_h_r_34 <X> T_4_25.lc_trk_g2_2
 (24 9)  (204 409)  (204 409)  routing T_4_25.sp4_h_r_34 <X> T_4_25.lc_trk_g2_2
 (26 9)  (206 409)  (206 409)  routing T_4_25.lc_trk_g1_3 <X> T_4_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (207 409)  (207 409)  routing T_4_25.lc_trk_g1_3 <X> T_4_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 409)  (209 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (212 409)  (212 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (213 409)  (213 409)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.input_2_4
 (34 9)  (214 409)  (214 409)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.input_2_4
 (35 9)  (215 409)  (215 409)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.input_2_4
 (37 9)  (217 409)  (217 409)  LC_4 Logic Functioning bit
 (42 9)  (222 409)  (222 409)  LC_4 Logic Functioning bit
 (7 10)  (187 410)  (187 410)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (197 410)  (197 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (19 10)  (199 410)  (199 410)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (201 410)  (201 410)  routing T_4_25.sp4_v_t_26 <X> T_4_25.lc_trk_g2_7
 (22 10)  (202 410)  (202 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (203 410)  (203 410)  routing T_4_25.sp4_v_t_26 <X> T_4_25.lc_trk_g2_7
 (25 10)  (205 410)  (205 410)  routing T_4_25.rgt_op_6 <X> T_4_25.lc_trk_g2_6
 (26 10)  (206 410)  (206 410)  routing T_4_25.lc_trk_g3_4 <X> T_4_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (209 410)  (209 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (212 410)  (212 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 410)  (214 410)  routing T_4_25.lc_trk_g1_1 <X> T_4_25.wire_logic_cluster/lc_5/in_3
 (42 10)  (222 410)  (222 410)  LC_5 Logic Functioning bit
 (45 10)  (225 410)  (225 410)  LC_5 Logic Functioning bit
 (47 10)  (227 410)  (227 410)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (230 410)  (230 410)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (232 410)  (232 410)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (194 411)  (194 411)  routing T_4_25.sp4_r_v_b_36 <X> T_4_25.lc_trk_g2_4
 (17 11)  (197 411)  (197 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (201 411)  (201 411)  routing T_4_25.sp4_v_t_26 <X> T_4_25.lc_trk_g2_7
 (22 11)  (202 411)  (202 411)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (204 411)  (204 411)  routing T_4_25.rgt_op_6 <X> T_4_25.lc_trk_g2_6
 (27 11)  (207 411)  (207 411)  routing T_4_25.lc_trk_g3_4 <X> T_4_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 411)  (208 411)  routing T_4_25.lc_trk_g3_4 <X> T_4_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 411)  (209 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 411)  (210 411)  routing T_4_25.lc_trk_g0_2 <X> T_4_25.wire_logic_cluster/lc_5/in_1
 (41 11)  (221 411)  (221 411)  LC_5 Logic Functioning bit
 (42 11)  (222 411)  (222 411)  LC_5 Logic Functioning bit
 (43 11)  (223 411)  (223 411)  LC_5 Logic Functioning bit
 (17 12)  (197 412)  (197 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 412)  (198 412)  routing T_4_25.wire_logic_cluster/lc_1/out <X> T_4_25.lc_trk_g3_1
 (26 12)  (206 412)  (206 412)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (207 412)  (207 412)  routing T_4_25.lc_trk_g1_0 <X> T_4_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 412)  (209 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 412)  (211 412)  routing T_4_25.lc_trk_g3_4 <X> T_4_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 412)  (212 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 412)  (213 412)  routing T_4_25.lc_trk_g3_4 <X> T_4_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 412)  (214 412)  routing T_4_25.lc_trk_g3_4 <X> T_4_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 412)  (216 412)  LC_6 Logic Functioning bit
 (22 13)  (202 413)  (202 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (203 413)  (203 413)  routing T_4_25.sp4_h_l_15 <X> T_4_25.lc_trk_g3_2
 (24 13)  (204 413)  (204 413)  routing T_4_25.sp4_h_l_15 <X> T_4_25.lc_trk_g3_2
 (25 13)  (205 413)  (205 413)  routing T_4_25.sp4_h_l_15 <X> T_4_25.lc_trk_g3_2
 (26 13)  (206 413)  (206 413)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (207 413)  (207 413)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 413)  (208 413)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 413)  (209 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (212 413)  (212 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (215 413)  (215 413)  routing T_4_25.lc_trk_g0_2 <X> T_4_25.input_2_6
 (36 13)  (216 413)  (216 413)  LC_6 Logic Functioning bit
 (39 13)  (219 413)  (219 413)  LC_6 Logic Functioning bit
 (40 13)  (220 413)  (220 413)  LC_6 Logic Functioning bit
 (5 14)  (185 414)  (185 414)  routing T_4_25.sp4_v_t_44 <X> T_4_25.sp4_h_l_44
 (21 14)  (201 414)  (201 414)  routing T_4_25.rgt_op_7 <X> T_4_25.lc_trk_g3_7
 (22 14)  (202 414)  (202 414)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (204 414)  (204 414)  routing T_4_25.rgt_op_7 <X> T_4_25.lc_trk_g3_7
 (27 14)  (207 414)  (207 414)  routing T_4_25.lc_trk_g1_7 <X> T_4_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 414)  (209 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 414)  (210 414)  routing T_4_25.lc_trk_g1_7 <X> T_4_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 414)  (212 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 414)  (214 414)  routing T_4_25.lc_trk_g1_1 <X> T_4_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 414)  (216 414)  LC_7 Logic Functioning bit
 (38 14)  (218 414)  (218 414)  LC_7 Logic Functioning bit
 (41 14)  (221 414)  (221 414)  LC_7 Logic Functioning bit
 (42 14)  (222 414)  (222 414)  LC_7 Logic Functioning bit
 (45 14)  (225 414)  (225 414)  LC_7 Logic Functioning bit
 (50 14)  (230 414)  (230 414)  Cascade bit: LH_LC07_inmux02_5

 (6 15)  (186 415)  (186 415)  routing T_4_25.sp4_v_t_44 <X> T_4_25.sp4_h_l_44
 (16 15)  (196 415)  (196 415)  routing T_4_25.sp12_v_b_12 <X> T_4_25.lc_trk_g3_4
 (17 15)  (197 415)  (197 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (27 15)  (207 415)  (207 415)  routing T_4_25.lc_trk_g1_0 <X> T_4_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 415)  (209 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 415)  (210 415)  routing T_4_25.lc_trk_g1_7 <X> T_4_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (216 415)  (216 415)  LC_7 Logic Functioning bit
 (38 15)  (218 415)  (218 415)  LC_7 Logic Functioning bit
 (41 15)  (221 415)  (221 415)  LC_7 Logic Functioning bit
 (43 15)  (223 415)  (223 415)  LC_7 Logic Functioning bit


LogicTile_5_25

 (13 0)  (247 400)  (247 400)  routing T_5_25.sp4_h_l_39 <X> T_5_25.sp4_v_b_2
 (16 0)  (250 400)  (250 400)  routing T_5_25.sp12_h_r_9 <X> T_5_25.lc_trk_g0_1
 (17 0)  (251 400)  (251 400)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (21 0)  (255 400)  (255 400)  routing T_5_25.lft_op_3 <X> T_5_25.lc_trk_g0_3
 (22 0)  (256 400)  (256 400)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (258 400)  (258 400)  routing T_5_25.lft_op_3 <X> T_5_25.lc_trk_g0_3
 (29 0)  (263 400)  (263 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 400)  (264 400)  routing T_5_25.lc_trk_g0_7 <X> T_5_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (265 400)  (265 400)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 400)  (266 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 400)  (267 400)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (39 0)  (273 400)  (273 400)  LC_0 Logic Functioning bit
 (40 0)  (274 400)  (274 400)  LC_0 Logic Functioning bit
 (52 0)  (286 400)  (286 400)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (12 1)  (246 401)  (246 401)  routing T_5_25.sp4_h_l_39 <X> T_5_25.sp4_v_b_2
 (22 1)  (256 401)  (256 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (260 401)  (260 401)  routing T_5_25.lc_trk_g1_3 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 401)  (261 401)  routing T_5_25.lc_trk_g1_3 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 401)  (263 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 401)  (264 401)  routing T_5_25.lc_trk_g0_7 <X> T_5_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 401)  (265 401)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 401)  (266 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (268 401)  (268 401)  routing T_5_25.lc_trk_g1_1 <X> T_5_25.input_2_0
 (38 1)  (272 401)  (272 401)  LC_0 Logic Functioning bit
 (40 1)  (274 401)  (274 401)  LC_0 Logic Functioning bit
 (41 1)  (275 401)  (275 401)  LC_0 Logic Functioning bit
 (42 1)  (276 401)  (276 401)  LC_0 Logic Functioning bit
 (0 2)  (234 402)  (234 402)  routing T_5_25.glb_netwk_3 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (2 2)  (236 402)  (236 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (255 402)  (255 402)  routing T_5_25.lft_op_7 <X> T_5_25.lc_trk_g0_7
 (22 2)  (256 402)  (256 402)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (258 402)  (258 402)  routing T_5_25.lft_op_7 <X> T_5_25.lc_trk_g0_7
 (0 3)  (234 403)  (234 403)  routing T_5_25.glb_netwk_3 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (9 3)  (243 403)  (243 403)  routing T_5_25.sp4_v_b_5 <X> T_5_25.sp4_v_t_36
 (10 3)  (244 403)  (244 403)  routing T_5_25.sp4_v_b_5 <X> T_5_25.sp4_v_t_36
 (15 4)  (249 404)  (249 404)  routing T_5_25.top_op_1 <X> T_5_25.lc_trk_g1_1
 (17 4)  (251 404)  (251 404)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (255 404)  (255 404)  routing T_5_25.lft_op_3 <X> T_5_25.lc_trk_g1_3
 (22 4)  (256 404)  (256 404)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (258 404)  (258 404)  routing T_5_25.lft_op_3 <X> T_5_25.lc_trk_g1_3
 (29 4)  (263 404)  (263 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 404)  (266 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 404)  (267 404)  routing T_5_25.lc_trk_g2_3 <X> T_5_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 404)  (270 404)  LC_2 Logic Functioning bit
 (38 4)  (272 404)  (272 404)  LC_2 Logic Functioning bit
 (45 4)  (279 404)  (279 404)  LC_2 Logic Functioning bit
 (47 4)  (281 404)  (281 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (18 5)  (252 405)  (252 405)  routing T_5_25.top_op_1 <X> T_5_25.lc_trk_g1_1
 (31 5)  (265 405)  (265 405)  routing T_5_25.lc_trk_g2_3 <X> T_5_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 405)  (270 405)  LC_2 Logic Functioning bit
 (38 5)  (272 405)  (272 405)  LC_2 Logic Functioning bit
 (8 6)  (242 406)  (242 406)  routing T_5_25.sp4_v_t_47 <X> T_5_25.sp4_h_l_41
 (9 6)  (243 406)  (243 406)  routing T_5_25.sp4_v_t_47 <X> T_5_25.sp4_h_l_41
 (10 6)  (244 406)  (244 406)  routing T_5_25.sp4_v_t_47 <X> T_5_25.sp4_h_l_41
 (31 6)  (265 406)  (265 406)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 406)  (266 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 406)  (267 406)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 406)  (270 406)  LC_3 Logic Functioning bit
 (38 6)  (272 406)  (272 406)  LC_3 Logic Functioning bit
 (45 6)  (279 406)  (279 406)  LC_3 Logic Functioning bit
 (46 6)  (280 406)  (280 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (29 7)  (263 407)  (263 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 407)  (265 407)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.wire_logic_cluster/lc_3/in_3
 (37 7)  (271 407)  (271 407)  LC_3 Logic Functioning bit
 (39 7)  (273 407)  (273 407)  LC_3 Logic Functioning bit
 (11 8)  (245 408)  (245 408)  routing T_5_25.sp4_v_t_40 <X> T_5_25.sp4_v_b_8
 (22 8)  (256 408)  (256 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (257 408)  (257 408)  routing T_5_25.sp4_h_r_27 <X> T_5_25.lc_trk_g2_3
 (24 8)  (258 408)  (258 408)  routing T_5_25.sp4_h_r_27 <X> T_5_25.lc_trk_g2_3
 (29 8)  (263 408)  (263 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 408)  (266 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 408)  (267 408)  routing T_5_25.lc_trk_g3_0 <X> T_5_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 408)  (268 408)  routing T_5_25.lc_trk_g3_0 <X> T_5_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 408)  (270 408)  LC_4 Logic Functioning bit
 (38 8)  (272 408)  (272 408)  LC_4 Logic Functioning bit
 (45 8)  (279 408)  (279 408)  LC_4 Logic Functioning bit
 (12 9)  (246 409)  (246 409)  routing T_5_25.sp4_v_t_40 <X> T_5_25.sp4_v_b_8
 (21 9)  (255 409)  (255 409)  routing T_5_25.sp4_h_r_27 <X> T_5_25.lc_trk_g2_3
 (36 9)  (270 409)  (270 409)  LC_4 Logic Functioning bit
 (38 9)  (272 409)  (272 409)  LC_4 Logic Functioning bit
 (51 9)  (285 409)  (285 409)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (7 10)  (241 410)  (241 410)  Column buffer control bit: LH_colbuf_cntl_3

 (21 10)  (255 410)  (255 410)  routing T_5_25.wire_logic_cluster/lc_7/out <X> T_5_25.lc_trk_g2_7
 (22 10)  (256 410)  (256 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (31 10)  (265 410)  (265 410)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 410)  (266 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 410)  (267 410)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 410)  (270 410)  LC_5 Logic Functioning bit
 (38 10)  (272 410)  (272 410)  LC_5 Logic Functioning bit
 (45 10)  (279 410)  (279 410)  LC_5 Logic Functioning bit
 (14 11)  (248 411)  (248 411)  routing T_5_25.sp4_h_l_17 <X> T_5_25.lc_trk_g2_4
 (15 11)  (249 411)  (249 411)  routing T_5_25.sp4_h_l_17 <X> T_5_25.lc_trk_g2_4
 (16 11)  (250 411)  (250 411)  routing T_5_25.sp4_h_l_17 <X> T_5_25.lc_trk_g2_4
 (17 11)  (251 411)  (251 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (256 411)  (256 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (257 411)  (257 411)  routing T_5_25.sp4_h_r_30 <X> T_5_25.lc_trk_g2_6
 (24 11)  (258 411)  (258 411)  routing T_5_25.sp4_h_r_30 <X> T_5_25.lc_trk_g2_6
 (25 11)  (259 411)  (259 411)  routing T_5_25.sp4_h_r_30 <X> T_5_25.lc_trk_g2_6
 (29 11)  (263 411)  (263 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (271 411)  (271 411)  LC_5 Logic Functioning bit
 (39 11)  (273 411)  (273 411)  LC_5 Logic Functioning bit
 (51 11)  (285 411)  (285 411)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (29 12)  (263 412)  (263 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 412)  (264 412)  routing T_5_25.lc_trk_g0_7 <X> T_5_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 412)  (265 412)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 412)  (266 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 412)  (267 412)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 412)  (270 412)  LC_6 Logic Functioning bit
 (37 12)  (271 412)  (271 412)  LC_6 Logic Functioning bit
 (38 12)  (272 412)  (272 412)  LC_6 Logic Functioning bit
 (39 12)  (273 412)  (273 412)  LC_6 Logic Functioning bit
 (41 12)  (275 412)  (275 412)  LC_6 Logic Functioning bit
 (43 12)  (277 412)  (277 412)  LC_6 Logic Functioning bit
 (14 13)  (248 413)  (248 413)  routing T_5_25.sp4_h_r_24 <X> T_5_25.lc_trk_g3_0
 (15 13)  (249 413)  (249 413)  routing T_5_25.sp4_h_r_24 <X> T_5_25.lc_trk_g3_0
 (16 13)  (250 413)  (250 413)  routing T_5_25.sp4_h_r_24 <X> T_5_25.lc_trk_g3_0
 (17 13)  (251 413)  (251 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (30 13)  (264 413)  (264 413)  routing T_5_25.lc_trk_g0_7 <X> T_5_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 413)  (265 413)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (270 413)  (270 413)  LC_6 Logic Functioning bit
 (37 13)  (271 413)  (271 413)  LC_6 Logic Functioning bit
 (38 13)  (272 413)  (272 413)  LC_6 Logic Functioning bit
 (39 13)  (273 413)  (273 413)  LC_6 Logic Functioning bit
 (41 13)  (275 413)  (275 413)  LC_6 Logic Functioning bit
 (43 13)  (277 413)  (277 413)  LC_6 Logic Functioning bit
 (8 14)  (242 414)  (242 414)  routing T_5_25.sp4_v_t_41 <X> T_5_25.sp4_h_l_47
 (9 14)  (243 414)  (243 414)  routing T_5_25.sp4_v_t_41 <X> T_5_25.sp4_h_l_47
 (10 14)  (244 414)  (244 414)  routing T_5_25.sp4_v_t_41 <X> T_5_25.sp4_h_l_47
 (29 14)  (263 414)  (263 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (266 414)  (266 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 414)  (268 414)  routing T_5_25.lc_trk_g1_1 <X> T_5_25.wire_logic_cluster/lc_7/in_3
 (38 14)  (272 414)  (272 414)  LC_7 Logic Functioning bit
 (40 14)  (274 414)  (274 414)  LC_7 Logic Functioning bit
 (41 14)  (275 414)  (275 414)  LC_7 Logic Functioning bit
 (42 14)  (276 414)  (276 414)  LC_7 Logic Functioning bit
 (45 14)  (279 414)  (279 414)  LC_7 Logic Functioning bit
 (50 14)  (284 414)  (284 414)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (260 415)  (260 415)  routing T_5_25.lc_trk_g0_3 <X> T_5_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 415)  (263 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 415)  (264 415)  routing T_5_25.lc_trk_g0_2 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (41 15)  (275 415)  (275 415)  LC_7 Logic Functioning bit
 (43 15)  (277 415)  (277 415)  LC_7 Logic Functioning bit
 (51 15)  (285 415)  (285 415)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_25

 (27 0)  (315 400)  (315 400)  routing T_6_25.lc_trk_g3_0 <X> T_6_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 400)  (316 400)  routing T_6_25.lc_trk_g3_0 <X> T_6_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 400)  (317 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 400)  (320 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (324 400)  (324 400)  LC_0 Logic Functioning bit
 (39 0)  (327 400)  (327 400)  LC_0 Logic Functioning bit
 (41 0)  (329 400)  (329 400)  LC_0 Logic Functioning bit
 (42 0)  (330 400)  (330 400)  LC_0 Logic Functioning bit
 (44 0)  (332 400)  (332 400)  LC_0 Logic Functioning bit
 (45 0)  (333 400)  (333 400)  LC_0 Logic Functioning bit
 (46 0)  (334 400)  (334 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (324 401)  (324 401)  LC_0 Logic Functioning bit
 (39 1)  (327 401)  (327 401)  LC_0 Logic Functioning bit
 (41 1)  (329 401)  (329 401)  LC_0 Logic Functioning bit
 (42 1)  (330 401)  (330 401)  LC_0 Logic Functioning bit
 (50 1)  (338 401)  (338 401)  Carry_In_Mux bit 

 (0 2)  (288 402)  (288 402)  routing T_6_25.glb_netwk_3 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (2 2)  (290 402)  (290 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (315 402)  (315 402)  routing T_6_25.lc_trk_g3_1 <X> T_6_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 402)  (316 402)  routing T_6_25.lc_trk_g3_1 <X> T_6_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 402)  (317 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 402)  (320 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (324 402)  (324 402)  LC_1 Logic Functioning bit
 (39 2)  (327 402)  (327 402)  LC_1 Logic Functioning bit
 (41 2)  (329 402)  (329 402)  LC_1 Logic Functioning bit
 (42 2)  (330 402)  (330 402)  LC_1 Logic Functioning bit
 (44 2)  (332 402)  (332 402)  LC_1 Logic Functioning bit
 (45 2)  (333 402)  (333 402)  LC_1 Logic Functioning bit
 (0 3)  (288 403)  (288 403)  routing T_6_25.glb_netwk_3 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (36 3)  (324 403)  (324 403)  LC_1 Logic Functioning bit
 (39 3)  (327 403)  (327 403)  LC_1 Logic Functioning bit
 (41 3)  (329 403)  (329 403)  LC_1 Logic Functioning bit
 (42 3)  (330 403)  (330 403)  LC_1 Logic Functioning bit
 (53 3)  (341 403)  (341 403)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (309 404)  (309 404)  routing T_6_25.wire_logic_cluster/lc_3/out <X> T_6_25.lc_trk_g1_3
 (22 4)  (310 404)  (310 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (313 404)  (313 404)  routing T_6_25.wire_logic_cluster/lc_2/out <X> T_6_25.lc_trk_g1_2
 (27 4)  (315 404)  (315 404)  routing T_6_25.lc_trk_g1_2 <X> T_6_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 404)  (317 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 404)  (320 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (324 404)  (324 404)  LC_2 Logic Functioning bit
 (39 4)  (327 404)  (327 404)  LC_2 Logic Functioning bit
 (41 4)  (329 404)  (329 404)  LC_2 Logic Functioning bit
 (42 4)  (330 404)  (330 404)  LC_2 Logic Functioning bit
 (44 4)  (332 404)  (332 404)  LC_2 Logic Functioning bit
 (45 4)  (333 404)  (333 404)  LC_2 Logic Functioning bit
 (47 4)  (335 404)  (335 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (310 405)  (310 405)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (318 405)  (318 405)  routing T_6_25.lc_trk_g1_2 <X> T_6_25.wire_logic_cluster/lc_2/in_1
 (36 5)  (324 405)  (324 405)  LC_2 Logic Functioning bit
 (39 5)  (327 405)  (327 405)  LC_2 Logic Functioning bit
 (41 5)  (329 405)  (329 405)  LC_2 Logic Functioning bit
 (42 5)  (330 405)  (330 405)  LC_2 Logic Functioning bit
 (17 6)  (305 406)  (305 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 406)  (306 406)  routing T_6_25.wire_logic_cluster/lc_5/out <X> T_6_25.lc_trk_g1_5
 (25 6)  (313 406)  (313 406)  routing T_6_25.wire_logic_cluster/lc_6/out <X> T_6_25.lc_trk_g1_6
 (27 6)  (315 406)  (315 406)  routing T_6_25.lc_trk_g1_3 <X> T_6_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 406)  (317 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 406)  (320 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (324 406)  (324 406)  LC_3 Logic Functioning bit
 (39 6)  (327 406)  (327 406)  LC_3 Logic Functioning bit
 (41 6)  (329 406)  (329 406)  LC_3 Logic Functioning bit
 (42 6)  (330 406)  (330 406)  LC_3 Logic Functioning bit
 (44 6)  (332 406)  (332 406)  LC_3 Logic Functioning bit
 (45 6)  (333 406)  (333 406)  LC_3 Logic Functioning bit
 (53 6)  (341 406)  (341 406)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (310 407)  (310 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (318 407)  (318 407)  routing T_6_25.lc_trk_g1_3 <X> T_6_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (324 407)  (324 407)  LC_3 Logic Functioning bit
 (39 7)  (327 407)  (327 407)  LC_3 Logic Functioning bit
 (41 7)  (329 407)  (329 407)  LC_3 Logic Functioning bit
 (42 7)  (330 407)  (330 407)  LC_3 Logic Functioning bit
 (27 8)  (315 408)  (315 408)  routing T_6_25.lc_trk_g3_4 <X> T_6_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 408)  (316 408)  routing T_6_25.lc_trk_g3_4 <X> T_6_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 408)  (317 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 408)  (318 408)  routing T_6_25.lc_trk_g3_4 <X> T_6_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 408)  (320 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (324 408)  (324 408)  LC_4 Logic Functioning bit
 (39 8)  (327 408)  (327 408)  LC_4 Logic Functioning bit
 (41 8)  (329 408)  (329 408)  LC_4 Logic Functioning bit
 (42 8)  (330 408)  (330 408)  LC_4 Logic Functioning bit
 (44 8)  (332 408)  (332 408)  LC_4 Logic Functioning bit
 (45 8)  (333 408)  (333 408)  LC_4 Logic Functioning bit
 (47 8)  (335 408)  (335 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (36 9)  (324 409)  (324 409)  LC_4 Logic Functioning bit
 (39 9)  (327 409)  (327 409)  LC_4 Logic Functioning bit
 (41 9)  (329 409)  (329 409)  LC_4 Logic Functioning bit
 (42 9)  (330 409)  (330 409)  LC_4 Logic Functioning bit
 (5 10)  (293 410)  (293 410)  routing T_6_25.sp4_v_b_6 <X> T_6_25.sp4_h_l_43
 (7 10)  (295 410)  (295 410)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (315 410)  (315 410)  routing T_6_25.lc_trk_g1_5 <X> T_6_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 410)  (317 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 410)  (318 410)  routing T_6_25.lc_trk_g1_5 <X> T_6_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 410)  (320 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (324 410)  (324 410)  LC_5 Logic Functioning bit
 (39 10)  (327 410)  (327 410)  LC_5 Logic Functioning bit
 (41 10)  (329 410)  (329 410)  LC_5 Logic Functioning bit
 (42 10)  (330 410)  (330 410)  LC_5 Logic Functioning bit
 (44 10)  (332 410)  (332 410)  LC_5 Logic Functioning bit
 (45 10)  (333 410)  (333 410)  LC_5 Logic Functioning bit
 (53 10)  (341 410)  (341 410)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (36 11)  (324 411)  (324 411)  LC_5 Logic Functioning bit
 (39 11)  (327 411)  (327 411)  LC_5 Logic Functioning bit
 (41 11)  (329 411)  (329 411)  LC_5 Logic Functioning bit
 (42 11)  (330 411)  (330 411)  LC_5 Logic Functioning bit
 (14 12)  (302 412)  (302 412)  routing T_6_25.wire_logic_cluster/lc_0/out <X> T_6_25.lc_trk_g3_0
 (17 12)  (305 412)  (305 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 412)  (306 412)  routing T_6_25.wire_logic_cluster/lc_1/out <X> T_6_25.lc_trk_g3_1
 (27 12)  (315 412)  (315 412)  routing T_6_25.lc_trk_g1_6 <X> T_6_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 412)  (317 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 412)  (318 412)  routing T_6_25.lc_trk_g1_6 <X> T_6_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 412)  (320 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (324 412)  (324 412)  LC_6 Logic Functioning bit
 (39 12)  (327 412)  (327 412)  LC_6 Logic Functioning bit
 (41 12)  (329 412)  (329 412)  LC_6 Logic Functioning bit
 (42 12)  (330 412)  (330 412)  LC_6 Logic Functioning bit
 (44 12)  (332 412)  (332 412)  LC_6 Logic Functioning bit
 (45 12)  (333 412)  (333 412)  LC_6 Logic Functioning bit
 (17 13)  (305 413)  (305 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (318 413)  (318 413)  routing T_6_25.lc_trk_g1_6 <X> T_6_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (324 413)  (324 413)  LC_6 Logic Functioning bit
 (39 13)  (327 413)  (327 413)  LC_6 Logic Functioning bit
 (41 13)  (329 413)  (329 413)  LC_6 Logic Functioning bit
 (42 13)  (330 413)  (330 413)  LC_6 Logic Functioning bit
 (48 13)  (336 413)  (336 413)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (8 14)  (296 414)  (296 414)  routing T_6_25.sp4_v_t_47 <X> T_6_25.sp4_h_l_47
 (9 14)  (297 414)  (297 414)  routing T_6_25.sp4_v_t_47 <X> T_6_25.sp4_h_l_47
 (14 14)  (302 414)  (302 414)  routing T_6_25.wire_logic_cluster/lc_4/out <X> T_6_25.lc_trk_g3_4
 (21 14)  (309 414)  (309 414)  routing T_6_25.wire_logic_cluster/lc_7/out <X> T_6_25.lc_trk_g3_7
 (22 14)  (310 414)  (310 414)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (315 414)  (315 414)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 414)  (316 414)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 414)  (317 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 414)  (318 414)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 414)  (320 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (324 414)  (324 414)  LC_7 Logic Functioning bit
 (39 14)  (327 414)  (327 414)  LC_7 Logic Functioning bit
 (41 14)  (329 414)  (329 414)  LC_7 Logic Functioning bit
 (42 14)  (330 414)  (330 414)  LC_7 Logic Functioning bit
 (44 14)  (332 414)  (332 414)  LC_7 Logic Functioning bit
 (45 14)  (333 414)  (333 414)  LC_7 Logic Functioning bit
 (17 15)  (305 415)  (305 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (318 415)  (318 415)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (324 415)  (324 415)  LC_7 Logic Functioning bit
 (39 15)  (327 415)  (327 415)  LC_7 Logic Functioning bit
 (41 15)  (329 415)  (329 415)  LC_7 Logic Functioning bit
 (42 15)  (330 415)  (330 415)  LC_7 Logic Functioning bit
 (48 15)  (336 415)  (336 415)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_7_25

 (15 0)  (357 400)  (357 400)  routing T_7_25.top_op_1 <X> T_7_25.lc_trk_g0_1
 (17 0)  (359 400)  (359 400)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (367 400)  (367 400)  routing T_7_25.sp4_h_r_10 <X> T_7_25.lc_trk_g0_2
 (18 1)  (360 401)  (360 401)  routing T_7_25.top_op_1 <X> T_7_25.lc_trk_g0_1
 (22 1)  (364 401)  (364 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (365 401)  (365 401)  routing T_7_25.sp4_h_r_10 <X> T_7_25.lc_trk_g0_2
 (24 1)  (366 401)  (366 401)  routing T_7_25.sp4_h_r_10 <X> T_7_25.lc_trk_g0_2
 (0 2)  (342 402)  (342 402)  routing T_7_25.glb_netwk_3 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (2 2)  (344 402)  (344 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (348 402)  (348 402)  routing T_7_25.sp4_v_b_9 <X> T_7_25.sp4_v_t_37
 (29 2)  (371 402)  (371 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 402)  (372 402)  routing T_7_25.lc_trk_g0_6 <X> T_7_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 402)  (374 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 402)  (378 402)  LC_1 Logic Functioning bit
 (37 2)  (379 402)  (379 402)  LC_1 Logic Functioning bit
 (39 2)  (381 402)  (381 402)  LC_1 Logic Functioning bit
 (41 2)  (383 402)  (383 402)  LC_1 Logic Functioning bit
 (43 2)  (385 402)  (385 402)  LC_1 Logic Functioning bit
 (0 3)  (342 403)  (342 403)  routing T_7_25.glb_netwk_3 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (4 3)  (346 403)  (346 403)  routing T_7_25.sp4_h_r_4 <X> T_7_25.sp4_h_l_37
 (5 3)  (347 403)  (347 403)  routing T_7_25.sp4_v_b_9 <X> T_7_25.sp4_v_t_37
 (6 3)  (348 403)  (348 403)  routing T_7_25.sp4_h_r_4 <X> T_7_25.sp4_h_l_37
 (9 3)  (351 403)  (351 403)  routing T_7_25.sp4_v_b_5 <X> T_7_25.sp4_v_t_36
 (10 3)  (352 403)  (352 403)  routing T_7_25.sp4_v_b_5 <X> T_7_25.sp4_v_t_36
 (22 3)  (364 403)  (364 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (365 403)  (365 403)  routing T_7_25.sp4_v_b_22 <X> T_7_25.lc_trk_g0_6
 (24 3)  (366 403)  (366 403)  routing T_7_25.sp4_v_b_22 <X> T_7_25.lc_trk_g0_6
 (29 3)  (371 403)  (371 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 403)  (372 403)  routing T_7_25.lc_trk_g0_6 <X> T_7_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 403)  (373 403)  routing T_7_25.lc_trk_g0_2 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 403)  (374 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (376 403)  (376 403)  routing T_7_25.lc_trk_g1_0 <X> T_7_25.input_2_1
 (36 3)  (378 403)  (378 403)  LC_1 Logic Functioning bit
 (37 3)  (379 403)  (379 403)  LC_1 Logic Functioning bit
 (39 3)  (381 403)  (381 403)  LC_1 Logic Functioning bit
 (21 4)  (363 404)  (363 404)  routing T_7_25.wire_logic_cluster/lc_3/out <X> T_7_25.lc_trk_g1_3
 (22 4)  (364 404)  (364 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (368 404)  (368 404)  routing T_7_25.lc_trk_g0_6 <X> T_7_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 404)  (369 404)  routing T_7_25.lc_trk_g1_2 <X> T_7_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 404)  (371 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 404)  (373 404)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 404)  (374 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 404)  (375 404)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 404)  (376 404)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 404)  (378 404)  LC_2 Logic Functioning bit
 (37 4)  (379 404)  (379 404)  LC_2 Logic Functioning bit
 (43 4)  (385 404)  (385 404)  LC_2 Logic Functioning bit
 (50 4)  (392 404)  (392 404)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (356 405)  (356 405)  routing T_7_25.top_op_0 <X> T_7_25.lc_trk_g1_0
 (15 5)  (357 405)  (357 405)  routing T_7_25.top_op_0 <X> T_7_25.lc_trk_g1_0
 (17 5)  (359 405)  (359 405)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (364 405)  (364 405)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (366 405)  (366 405)  routing T_7_25.top_op_2 <X> T_7_25.lc_trk_g1_2
 (25 5)  (367 405)  (367 405)  routing T_7_25.top_op_2 <X> T_7_25.lc_trk_g1_2
 (26 5)  (368 405)  (368 405)  routing T_7_25.lc_trk_g0_6 <X> T_7_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 405)  (371 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 405)  (372 405)  routing T_7_25.lc_trk_g1_2 <X> T_7_25.wire_logic_cluster/lc_2/in_1
 (36 5)  (378 405)  (378 405)  LC_2 Logic Functioning bit
 (37 5)  (379 405)  (379 405)  LC_2 Logic Functioning bit
 (38 5)  (380 405)  (380 405)  LC_2 Logic Functioning bit
 (41 5)  (383 405)  (383 405)  LC_2 Logic Functioning bit
 (42 5)  (384 405)  (384 405)  LC_2 Logic Functioning bit
 (5 6)  (347 406)  (347 406)  routing T_7_25.sp4_h_r_0 <X> T_7_25.sp4_h_l_38
 (8 6)  (350 406)  (350 406)  routing T_7_25.sp4_h_r_8 <X> T_7_25.sp4_h_l_41
 (10 6)  (352 406)  (352 406)  routing T_7_25.sp4_h_r_8 <X> T_7_25.sp4_h_l_41
 (27 6)  (369 406)  (369 406)  routing T_7_25.lc_trk_g3_1 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 406)  (370 406)  routing T_7_25.lc_trk_g3_1 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 406)  (371 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 406)  (374 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 406)  (376 406)  routing T_7_25.lc_trk_g1_3 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 406)  (378 406)  LC_3 Logic Functioning bit
 (37 6)  (379 406)  (379 406)  LC_3 Logic Functioning bit
 (39 6)  (381 406)  (381 406)  LC_3 Logic Functioning bit
 (43 6)  (385 406)  (385 406)  LC_3 Logic Functioning bit
 (45 6)  (387 406)  (387 406)  LC_3 Logic Functioning bit
 (50 6)  (392 406)  (392 406)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (394 406)  (394 406)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (4 7)  (346 407)  (346 407)  routing T_7_25.sp4_h_r_0 <X> T_7_25.sp4_h_l_38
 (31 7)  (373 407)  (373 407)  routing T_7_25.lc_trk_g1_3 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 407)  (378 407)  LC_3 Logic Functioning bit
 (37 7)  (379 407)  (379 407)  LC_3 Logic Functioning bit
 (39 7)  (381 407)  (381 407)  LC_3 Logic Functioning bit
 (43 7)  (385 407)  (385 407)  LC_3 Logic Functioning bit
 (7 10)  (349 410)  (349 410)  Column buffer control bit: LH_colbuf_cntl_3

 (6 11)  (348 411)  (348 411)  routing T_7_25.sp4_h_r_6 <X> T_7_25.sp4_h_l_43
 (8 11)  (350 411)  (350 411)  routing T_7_25.sp4_h_r_7 <X> T_7_25.sp4_v_t_42
 (9 11)  (351 411)  (351 411)  routing T_7_25.sp4_h_r_7 <X> T_7_25.sp4_v_t_42
 (17 12)  (359 412)  (359 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (14 14)  (356 414)  (356 414)  routing T_7_25.sp4_v_b_36 <X> T_7_25.lc_trk_g3_4
 (14 15)  (356 415)  (356 415)  routing T_7_25.sp4_v_b_36 <X> T_7_25.lc_trk_g3_4
 (16 15)  (358 415)  (358 415)  routing T_7_25.sp4_v_b_36 <X> T_7_25.lc_trk_g3_4
 (17 15)  (359 415)  (359 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


RAM_Tile_8_25

 (4 6)  (400 406)  (400 406)  routing T_8_25.sp4_h_r_9 <X> T_8_25.sp4_v_t_38
 (6 6)  (402 406)  (402 406)  routing T_8_25.sp4_h_r_9 <X> T_8_25.sp4_v_t_38
 (5 7)  (401 407)  (401 407)  routing T_8_25.sp4_h_r_9 <X> T_8_25.sp4_v_t_38
 (8 8)  (404 408)  (404 408)  routing T_8_25.sp4_h_l_46 <X> T_8_25.sp4_h_r_7
 (10 8)  (406 408)  (406 408)  routing T_8_25.sp4_h_l_46 <X> T_8_25.sp4_h_r_7


LogicTile_9_25

 (14 0)  (452 400)  (452 400)  routing T_9_25.wire_logic_cluster/lc_0/out <X> T_9_25.lc_trk_g0_0
 (27 0)  (465 400)  (465 400)  routing T_9_25.lc_trk_g1_4 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 400)  (467 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 400)  (468 400)  routing T_9_25.lc_trk_g1_4 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (36 0)  (474 400)  (474 400)  LC_0 Logic Functioning bit
 (39 0)  (477 400)  (477 400)  LC_0 Logic Functioning bit
 (41 0)  (479 400)  (479 400)  LC_0 Logic Functioning bit
 (42 0)  (480 400)  (480 400)  LC_0 Logic Functioning bit
 (44 0)  (482 400)  (482 400)  LC_0 Logic Functioning bit
 (45 0)  (483 400)  (483 400)  LC_0 Logic Functioning bit
 (17 1)  (455 401)  (455 401)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (32 1)  (470 401)  (470 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (474 401)  (474 401)  LC_0 Logic Functioning bit
 (39 1)  (477 401)  (477 401)  LC_0 Logic Functioning bit
 (41 1)  (479 401)  (479 401)  LC_0 Logic Functioning bit
 (42 1)  (480 401)  (480 401)  LC_0 Logic Functioning bit
 (0 2)  (438 402)  (438 402)  routing T_9_25.glb_netwk_3 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (2 2)  (440 402)  (440 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (465 402)  (465 402)  routing T_9_25.lc_trk_g3_1 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 402)  (466 402)  routing T_9_25.lc_trk_g3_1 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 402)  (467 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 402)  (470 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 402)  (474 402)  LC_1 Logic Functioning bit
 (39 2)  (477 402)  (477 402)  LC_1 Logic Functioning bit
 (41 2)  (479 402)  (479 402)  LC_1 Logic Functioning bit
 (42 2)  (480 402)  (480 402)  LC_1 Logic Functioning bit
 (44 2)  (482 402)  (482 402)  LC_1 Logic Functioning bit
 (45 2)  (483 402)  (483 402)  LC_1 Logic Functioning bit
 (0 3)  (438 403)  (438 403)  routing T_9_25.glb_netwk_3 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (36 3)  (474 403)  (474 403)  LC_1 Logic Functioning bit
 (39 3)  (477 403)  (477 403)  LC_1 Logic Functioning bit
 (41 3)  (479 403)  (479 403)  LC_1 Logic Functioning bit
 (42 3)  (480 403)  (480 403)  LC_1 Logic Functioning bit
 (10 4)  (448 404)  (448 404)  routing T_9_25.sp4_v_t_46 <X> T_9_25.sp4_h_r_4
 (21 4)  (459 404)  (459 404)  routing T_9_25.wire_logic_cluster/lc_3/out <X> T_9_25.lc_trk_g1_3
 (22 4)  (460 404)  (460 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 404)  (463 404)  routing T_9_25.wire_logic_cluster/lc_2/out <X> T_9_25.lc_trk_g1_2
 (27 4)  (465 404)  (465 404)  routing T_9_25.lc_trk_g1_2 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 404)  (467 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 404)  (470 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 404)  (474 404)  LC_2 Logic Functioning bit
 (39 4)  (477 404)  (477 404)  LC_2 Logic Functioning bit
 (41 4)  (479 404)  (479 404)  LC_2 Logic Functioning bit
 (42 4)  (480 404)  (480 404)  LC_2 Logic Functioning bit
 (44 4)  (482 404)  (482 404)  LC_2 Logic Functioning bit
 (45 4)  (483 404)  (483 404)  LC_2 Logic Functioning bit
 (22 5)  (460 405)  (460 405)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (468 405)  (468 405)  routing T_9_25.lc_trk_g1_2 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 405)  (474 405)  LC_2 Logic Functioning bit
 (39 5)  (477 405)  (477 405)  LC_2 Logic Functioning bit
 (41 5)  (479 405)  (479 405)  LC_2 Logic Functioning bit
 (42 5)  (480 405)  (480 405)  LC_2 Logic Functioning bit
 (17 6)  (455 406)  (455 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 406)  (456 406)  routing T_9_25.wire_logic_cluster/lc_5/out <X> T_9_25.lc_trk_g1_5
 (21 6)  (459 406)  (459 406)  routing T_9_25.wire_logic_cluster/lc_7/out <X> T_9_25.lc_trk_g1_7
 (22 6)  (460 406)  (460 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (463 406)  (463 406)  routing T_9_25.wire_logic_cluster/lc_6/out <X> T_9_25.lc_trk_g1_6
 (27 6)  (465 406)  (465 406)  routing T_9_25.lc_trk_g1_3 <X> T_9_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 406)  (467 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 406)  (470 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 406)  (474 406)  LC_3 Logic Functioning bit
 (39 6)  (477 406)  (477 406)  LC_3 Logic Functioning bit
 (41 6)  (479 406)  (479 406)  LC_3 Logic Functioning bit
 (42 6)  (480 406)  (480 406)  LC_3 Logic Functioning bit
 (44 6)  (482 406)  (482 406)  LC_3 Logic Functioning bit
 (45 6)  (483 406)  (483 406)  LC_3 Logic Functioning bit
 (12 7)  (450 407)  (450 407)  routing T_9_25.sp4_h_l_40 <X> T_9_25.sp4_v_t_40
 (14 7)  (452 407)  (452 407)  routing T_9_25.top_op_4 <X> T_9_25.lc_trk_g1_4
 (15 7)  (453 407)  (453 407)  routing T_9_25.top_op_4 <X> T_9_25.lc_trk_g1_4
 (17 7)  (455 407)  (455 407)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (460 407)  (460 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (468 407)  (468 407)  routing T_9_25.lc_trk_g1_3 <X> T_9_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (474 407)  (474 407)  LC_3 Logic Functioning bit
 (39 7)  (477 407)  (477 407)  LC_3 Logic Functioning bit
 (41 7)  (479 407)  (479 407)  LC_3 Logic Functioning bit
 (42 7)  (480 407)  (480 407)  LC_3 Logic Functioning bit
 (27 8)  (465 408)  (465 408)  routing T_9_25.lc_trk_g3_4 <X> T_9_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 408)  (466 408)  routing T_9_25.lc_trk_g3_4 <X> T_9_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 408)  (467 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 408)  (468 408)  routing T_9_25.lc_trk_g3_4 <X> T_9_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 408)  (470 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 408)  (474 408)  LC_4 Logic Functioning bit
 (39 8)  (477 408)  (477 408)  LC_4 Logic Functioning bit
 (41 8)  (479 408)  (479 408)  LC_4 Logic Functioning bit
 (42 8)  (480 408)  (480 408)  LC_4 Logic Functioning bit
 (44 8)  (482 408)  (482 408)  LC_4 Logic Functioning bit
 (45 8)  (483 408)  (483 408)  LC_4 Logic Functioning bit
 (36 9)  (474 409)  (474 409)  LC_4 Logic Functioning bit
 (39 9)  (477 409)  (477 409)  LC_4 Logic Functioning bit
 (41 9)  (479 409)  (479 409)  LC_4 Logic Functioning bit
 (42 9)  (480 409)  (480 409)  LC_4 Logic Functioning bit
 (7 10)  (445 410)  (445 410)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (465 410)  (465 410)  routing T_9_25.lc_trk_g1_5 <X> T_9_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 410)  (467 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 410)  (468 410)  routing T_9_25.lc_trk_g1_5 <X> T_9_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 410)  (470 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 410)  (474 410)  LC_5 Logic Functioning bit
 (39 10)  (477 410)  (477 410)  LC_5 Logic Functioning bit
 (41 10)  (479 410)  (479 410)  LC_5 Logic Functioning bit
 (42 10)  (480 410)  (480 410)  LC_5 Logic Functioning bit
 (44 10)  (482 410)  (482 410)  LC_5 Logic Functioning bit
 (45 10)  (483 410)  (483 410)  LC_5 Logic Functioning bit
 (36 11)  (474 411)  (474 411)  LC_5 Logic Functioning bit
 (39 11)  (477 411)  (477 411)  LC_5 Logic Functioning bit
 (41 11)  (479 411)  (479 411)  LC_5 Logic Functioning bit
 (42 11)  (480 411)  (480 411)  LC_5 Logic Functioning bit
 (17 12)  (455 412)  (455 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 412)  (456 412)  routing T_9_25.wire_logic_cluster/lc_1/out <X> T_9_25.lc_trk_g3_1
 (27 12)  (465 412)  (465 412)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 412)  (467 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 412)  (468 412)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 412)  (470 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (474 412)  (474 412)  LC_6 Logic Functioning bit
 (39 12)  (477 412)  (477 412)  LC_6 Logic Functioning bit
 (41 12)  (479 412)  (479 412)  LC_6 Logic Functioning bit
 (42 12)  (480 412)  (480 412)  LC_6 Logic Functioning bit
 (44 12)  (482 412)  (482 412)  LC_6 Logic Functioning bit
 (45 12)  (483 412)  (483 412)  LC_6 Logic Functioning bit
 (30 13)  (468 413)  (468 413)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (474 413)  (474 413)  LC_6 Logic Functioning bit
 (39 13)  (477 413)  (477 413)  LC_6 Logic Functioning bit
 (41 13)  (479 413)  (479 413)  LC_6 Logic Functioning bit
 (42 13)  (480 413)  (480 413)  LC_6 Logic Functioning bit
 (14 14)  (452 414)  (452 414)  routing T_9_25.wire_logic_cluster/lc_4/out <X> T_9_25.lc_trk_g3_4
 (27 14)  (465 414)  (465 414)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 414)  (467 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 414)  (468 414)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 414)  (470 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (474 414)  (474 414)  LC_7 Logic Functioning bit
 (39 14)  (477 414)  (477 414)  LC_7 Logic Functioning bit
 (41 14)  (479 414)  (479 414)  LC_7 Logic Functioning bit
 (42 14)  (480 414)  (480 414)  LC_7 Logic Functioning bit
 (45 14)  (483 414)  (483 414)  LC_7 Logic Functioning bit
 (17 15)  (455 415)  (455 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (468 415)  (468 415)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (474 415)  (474 415)  LC_7 Logic Functioning bit
 (39 15)  (477 415)  (477 415)  LC_7 Logic Functioning bit
 (41 15)  (479 415)  (479 415)  LC_7 Logic Functioning bit
 (42 15)  (480 415)  (480 415)  LC_7 Logic Functioning bit


LogicTile_10_25

 (5 0)  (497 400)  (497 400)  routing T_10_25.sp4_v_b_6 <X> T_10_25.sp4_h_r_0
 (14 0)  (506 400)  (506 400)  routing T_10_25.lft_op_0 <X> T_10_25.lc_trk_g0_0
 (15 0)  (507 400)  (507 400)  routing T_10_25.lft_op_1 <X> T_10_25.lc_trk_g0_1
 (17 0)  (509 400)  (509 400)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (510 400)  (510 400)  routing T_10_25.lft_op_1 <X> T_10_25.lc_trk_g0_1
 (21 0)  (513 400)  (513 400)  routing T_10_25.lft_op_3 <X> T_10_25.lc_trk_g0_3
 (22 0)  (514 400)  (514 400)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (516 400)  (516 400)  routing T_10_25.lft_op_3 <X> T_10_25.lc_trk_g0_3
 (27 0)  (519 400)  (519 400)  routing T_10_25.lc_trk_g1_4 <X> T_10_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 400)  (521 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 400)  (522 400)  routing T_10_25.lc_trk_g1_4 <X> T_10_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 400)  (524 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 400)  (525 400)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 400)  (526 400)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 400)  (529 400)  LC_0 Logic Functioning bit
 (39 0)  (531 400)  (531 400)  LC_0 Logic Functioning bit
 (41 0)  (533 400)  (533 400)  LC_0 Logic Functioning bit
 (43 0)  (535 400)  (535 400)  LC_0 Logic Functioning bit
 (48 0)  (540 400)  (540 400)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (4 1)  (496 401)  (496 401)  routing T_10_25.sp4_v_b_6 <X> T_10_25.sp4_h_r_0
 (6 1)  (498 401)  (498 401)  routing T_10_25.sp4_v_b_6 <X> T_10_25.sp4_h_r_0
 (13 1)  (505 401)  (505 401)  routing T_10_25.sp4_v_t_44 <X> T_10_25.sp4_h_r_2
 (15 1)  (507 401)  (507 401)  routing T_10_25.lft_op_0 <X> T_10_25.lc_trk_g0_0
 (17 1)  (509 401)  (509 401)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (37 1)  (529 401)  (529 401)  LC_0 Logic Functioning bit
 (39 1)  (531 401)  (531 401)  LC_0 Logic Functioning bit
 (41 1)  (533 401)  (533 401)  LC_0 Logic Functioning bit
 (43 1)  (535 401)  (535 401)  LC_0 Logic Functioning bit
 (0 2)  (492 402)  (492 402)  routing T_10_25.glb_netwk_3 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (2 2)  (494 402)  (494 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (496 402)  (496 402)  routing T_10_25.sp4_v_b_0 <X> T_10_25.sp4_v_t_37
 (14 2)  (506 402)  (506 402)  routing T_10_25.lft_op_4 <X> T_10_25.lc_trk_g0_4
 (0 3)  (492 403)  (492 403)  routing T_10_25.glb_netwk_3 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (15 3)  (507 403)  (507 403)  routing T_10_25.lft_op_4 <X> T_10_25.lc_trk_g0_4
 (17 3)  (509 403)  (509 403)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (10 4)  (502 404)  (502 404)  routing T_10_25.sp4_v_t_46 <X> T_10_25.sp4_h_r_4
 (21 4)  (513 404)  (513 404)  routing T_10_25.wire_logic_cluster/lc_3/out <X> T_10_25.lc_trk_g1_3
 (22 4)  (514 404)  (514 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 404)  (517 404)  routing T_10_25.lft_op_2 <X> T_10_25.lc_trk_g1_2
 (28 4)  (520 404)  (520 404)  routing T_10_25.lc_trk_g2_5 <X> T_10_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 404)  (521 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 404)  (522 404)  routing T_10_25.lc_trk_g2_5 <X> T_10_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 404)  (523 404)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 404)  (524 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 404)  (525 404)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 404)  (526 404)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 404)  (528 404)  LC_2 Logic Functioning bit
 (37 4)  (529 404)  (529 404)  LC_2 Logic Functioning bit
 (38 4)  (530 404)  (530 404)  LC_2 Logic Functioning bit
 (39 4)  (531 404)  (531 404)  LC_2 Logic Functioning bit
 (41 4)  (533 404)  (533 404)  LC_2 Logic Functioning bit
 (43 4)  (535 404)  (535 404)  LC_2 Logic Functioning bit
 (45 4)  (537 404)  (537 404)  LC_2 Logic Functioning bit
 (46 4)  (538 404)  (538 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (16 5)  (508 405)  (508 405)  routing T_10_25.sp12_h_r_8 <X> T_10_25.lc_trk_g1_0
 (17 5)  (509 405)  (509 405)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (514 405)  (514 405)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (516 405)  (516 405)  routing T_10_25.lft_op_2 <X> T_10_25.lc_trk_g1_2
 (26 5)  (518 405)  (518 405)  routing T_10_25.lc_trk_g2_2 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 405)  (520 405)  routing T_10_25.lc_trk_g2_2 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 405)  (521 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 405)  (523 405)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (37 5)  (529 405)  (529 405)  LC_2 Logic Functioning bit
 (39 5)  (531 405)  (531 405)  LC_2 Logic Functioning bit
 (40 5)  (532 405)  (532 405)  LC_2 Logic Functioning bit
 (42 5)  (534 405)  (534 405)  LC_2 Logic Functioning bit
 (48 5)  (540 405)  (540 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (13 6)  (505 406)  (505 406)  routing T_10_25.sp4_h_r_5 <X> T_10_25.sp4_v_t_40
 (15 6)  (507 406)  (507 406)  routing T_10_25.lft_op_5 <X> T_10_25.lc_trk_g1_5
 (17 6)  (509 406)  (509 406)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (510 406)  (510 406)  routing T_10_25.lft_op_5 <X> T_10_25.lc_trk_g1_5
 (21 6)  (513 406)  (513 406)  routing T_10_25.lft_op_7 <X> T_10_25.lc_trk_g1_7
 (22 6)  (514 406)  (514 406)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (516 406)  (516 406)  routing T_10_25.lft_op_7 <X> T_10_25.lc_trk_g1_7
 (25 6)  (517 406)  (517 406)  routing T_10_25.lft_op_6 <X> T_10_25.lc_trk_g1_6
 (26 6)  (518 406)  (518 406)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 406)  (521 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 406)  (523 406)  routing T_10_25.lc_trk_g0_4 <X> T_10_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 406)  (524 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 406)  (528 406)  LC_3 Logic Functioning bit
 (37 6)  (529 406)  (529 406)  LC_3 Logic Functioning bit
 (38 6)  (530 406)  (530 406)  LC_3 Logic Functioning bit
 (39 6)  (531 406)  (531 406)  LC_3 Logic Functioning bit
 (41 6)  (533 406)  (533 406)  LC_3 Logic Functioning bit
 (42 6)  (534 406)  (534 406)  LC_3 Logic Functioning bit
 (43 6)  (535 406)  (535 406)  LC_3 Logic Functioning bit
 (12 7)  (504 407)  (504 407)  routing T_10_25.sp4_h_r_5 <X> T_10_25.sp4_v_t_40
 (14 7)  (506 407)  (506 407)  routing T_10_25.top_op_4 <X> T_10_25.lc_trk_g1_4
 (15 7)  (507 407)  (507 407)  routing T_10_25.top_op_4 <X> T_10_25.lc_trk_g1_4
 (17 7)  (509 407)  (509 407)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (514 407)  (514 407)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (516 407)  (516 407)  routing T_10_25.lft_op_6 <X> T_10_25.lc_trk_g1_6
 (26 7)  (518 407)  (518 407)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 407)  (519 407)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 407)  (521 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 407)  (524 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (526 407)  (526 407)  routing T_10_25.lc_trk_g1_2 <X> T_10_25.input_2_3
 (35 7)  (527 407)  (527 407)  routing T_10_25.lc_trk_g1_2 <X> T_10_25.input_2_3
 (36 7)  (528 407)  (528 407)  LC_3 Logic Functioning bit
 (37 7)  (529 407)  (529 407)  LC_3 Logic Functioning bit
 (38 7)  (530 407)  (530 407)  LC_3 Logic Functioning bit
 (39 7)  (531 407)  (531 407)  LC_3 Logic Functioning bit
 (40 7)  (532 407)  (532 407)  LC_3 Logic Functioning bit
 (41 7)  (533 407)  (533 407)  LC_3 Logic Functioning bit
 (42 7)  (534 407)  (534 407)  LC_3 Logic Functioning bit
 (43 7)  (535 407)  (535 407)  LC_3 Logic Functioning bit
 (22 8)  (514 408)  (514 408)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (516 408)  (516 408)  routing T_10_25.tnl_op_3 <X> T_10_25.lc_trk_g2_3
 (25 8)  (517 408)  (517 408)  routing T_10_25.wire_logic_cluster/lc_2/out <X> T_10_25.lc_trk_g2_2
 (26 8)  (518 408)  (518 408)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 408)  (521 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 408)  (524 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (527 408)  (527 408)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.input_2_4
 (36 8)  (528 408)  (528 408)  LC_4 Logic Functioning bit
 (37 8)  (529 408)  (529 408)  LC_4 Logic Functioning bit
 (38 8)  (530 408)  (530 408)  LC_4 Logic Functioning bit
 (39 8)  (531 408)  (531 408)  LC_4 Logic Functioning bit
 (41 8)  (533 408)  (533 408)  LC_4 Logic Functioning bit
 (42 8)  (534 408)  (534 408)  LC_4 Logic Functioning bit
 (43 8)  (535 408)  (535 408)  LC_4 Logic Functioning bit
 (15 9)  (507 409)  (507 409)  routing T_10_25.sp4_v_t_29 <X> T_10_25.lc_trk_g2_0
 (16 9)  (508 409)  (508 409)  routing T_10_25.sp4_v_t_29 <X> T_10_25.lc_trk_g2_0
 (17 9)  (509 409)  (509 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (513 409)  (513 409)  routing T_10_25.tnl_op_3 <X> T_10_25.lc_trk_g2_3
 (22 9)  (514 409)  (514 409)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (519 409)  (519 409)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 409)  (521 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 409)  (523 409)  routing T_10_25.lc_trk_g0_3 <X> T_10_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 409)  (524 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (526 409)  (526 409)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.input_2_4
 (35 9)  (527 409)  (527 409)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.input_2_4
 (36 9)  (528 409)  (528 409)  LC_4 Logic Functioning bit
 (37 9)  (529 409)  (529 409)  LC_4 Logic Functioning bit
 (38 9)  (530 409)  (530 409)  LC_4 Logic Functioning bit
 (39 9)  (531 409)  (531 409)  LC_4 Logic Functioning bit
 (40 9)  (532 409)  (532 409)  LC_4 Logic Functioning bit
 (41 9)  (533 409)  (533 409)  LC_4 Logic Functioning bit
 (42 9)  (534 409)  (534 409)  LC_4 Logic Functioning bit
 (43 9)  (535 409)  (535 409)  LC_4 Logic Functioning bit
 (7 10)  (499 410)  (499 410)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (509 410)  (509 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 410)  (510 410)  routing T_10_25.wire_logic_cluster/lc_5/out <X> T_10_25.lc_trk_g2_5
 (25 10)  (517 410)  (517 410)  routing T_10_25.wire_logic_cluster/lc_6/out <X> T_10_25.lc_trk_g2_6
 (27 10)  (519 410)  (519 410)  routing T_10_25.lc_trk_g1_3 <X> T_10_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 410)  (521 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 410)  (524 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 410)  (525 410)  routing T_10_25.lc_trk_g2_0 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 410)  (528 410)  LC_5 Logic Functioning bit
 (37 10)  (529 410)  (529 410)  LC_5 Logic Functioning bit
 (38 10)  (530 410)  (530 410)  LC_5 Logic Functioning bit
 (39 10)  (531 410)  (531 410)  LC_5 Logic Functioning bit
 (41 10)  (533 410)  (533 410)  LC_5 Logic Functioning bit
 (42 10)  (534 410)  (534 410)  LC_5 Logic Functioning bit
 (43 10)  (535 410)  (535 410)  LC_5 Logic Functioning bit
 (46 10)  (538 410)  (538 410)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (540 410)  (540 410)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (542 410)  (542 410)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (543 410)  (543 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (514 411)  (514 411)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (518 411)  (518 411)  routing T_10_25.lc_trk_g2_3 <X> T_10_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 411)  (520 411)  routing T_10_25.lc_trk_g2_3 <X> T_10_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 411)  (521 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 411)  (522 411)  routing T_10_25.lc_trk_g1_3 <X> T_10_25.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 411)  (528 411)  LC_5 Logic Functioning bit
 (37 11)  (529 411)  (529 411)  LC_5 Logic Functioning bit
 (38 11)  (530 411)  (530 411)  LC_5 Logic Functioning bit
 (39 11)  (531 411)  (531 411)  LC_5 Logic Functioning bit
 (40 11)  (532 411)  (532 411)  LC_5 Logic Functioning bit
 (41 11)  (533 411)  (533 411)  LC_5 Logic Functioning bit
 (42 11)  (534 411)  (534 411)  LC_5 Logic Functioning bit
 (43 11)  (535 411)  (535 411)  LC_5 Logic Functioning bit
 (47 11)  (539 411)  (539 411)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (540 411)  (540 411)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (543 411)  (543 411)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (545 411)  (545 411)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (26 12)  (518 412)  (518 412)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 412)  (519 412)  routing T_10_25.lc_trk_g1_0 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 412)  (521 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 412)  (523 412)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 412)  (524 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 412)  (525 412)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 412)  (526 412)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 412)  (528 412)  LC_6 Logic Functioning bit
 (38 12)  (530 412)  (530 412)  LC_6 Logic Functioning bit
 (41 12)  (533 412)  (533 412)  LC_6 Logic Functioning bit
 (43 12)  (535 412)  (535 412)  LC_6 Logic Functioning bit
 (45 12)  (537 412)  (537 412)  LC_6 Logic Functioning bit
 (50 12)  (542 412)  (542 412)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (543 412)  (543 412)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (13 13)  (505 413)  (505 413)  routing T_10_25.sp4_v_t_43 <X> T_10_25.sp4_h_r_11
 (14 13)  (506 413)  (506 413)  routing T_10_25.sp4_h_r_24 <X> T_10_25.lc_trk_g3_0
 (15 13)  (507 413)  (507 413)  routing T_10_25.sp4_h_r_24 <X> T_10_25.lc_trk_g3_0
 (16 13)  (508 413)  (508 413)  routing T_10_25.sp4_h_r_24 <X> T_10_25.lc_trk_g3_0
 (17 13)  (509 413)  (509 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (518 413)  (518 413)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 413)  (520 413)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 413)  (521 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 413)  (523 413)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (37 13)  (529 413)  (529 413)  LC_6 Logic Functioning bit
 (38 13)  (530 413)  (530 413)  LC_6 Logic Functioning bit
 (40 13)  (532 413)  (532 413)  LC_6 Logic Functioning bit
 (42 13)  (534 413)  (534 413)  LC_6 Logic Functioning bit
 (48 13)  (540 413)  (540 413)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 15)  (514 415)  (514 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (515 415)  (515 415)  routing T_10_25.sp4_v_b_46 <X> T_10_25.lc_trk_g3_6
 (24 15)  (516 415)  (516 415)  routing T_10_25.sp4_v_b_46 <X> T_10_25.lc_trk_g3_6


LogicTile_11_25

 (10 0)  (556 400)  (556 400)  routing T_11_25.sp4_v_t_45 <X> T_11_25.sp4_h_r_1
 (21 0)  (567 400)  (567 400)  routing T_11_25.wire_logic_cluster/lc_3/out <X> T_11_25.lc_trk_g0_3
 (22 0)  (568 400)  (568 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (572 400)  (572 400)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 400)  (573 400)  routing T_11_25.lc_trk_g1_0 <X> T_11_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 400)  (575 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 400)  (577 400)  routing T_11_25.lc_trk_g0_5 <X> T_11_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 400)  (578 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (581 400)  (581 400)  routing T_11_25.lc_trk_g1_7 <X> T_11_25.input_2_0
 (36 0)  (582 400)  (582 400)  LC_0 Logic Functioning bit
 (38 0)  (584 400)  (584 400)  LC_0 Logic Functioning bit
 (43 0)  (589 400)  (589 400)  LC_0 Logic Functioning bit
 (45 0)  (591 400)  (591 400)  LC_0 Logic Functioning bit
 (46 0)  (592 400)  (592 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (572 401)  (572 401)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 401)  (573 401)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 401)  (574 401)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 401)  (575 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 401)  (578 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (580 401)  (580 401)  routing T_11_25.lc_trk_g1_7 <X> T_11_25.input_2_0
 (35 1)  (581 401)  (581 401)  routing T_11_25.lc_trk_g1_7 <X> T_11_25.input_2_0
 (36 1)  (582 401)  (582 401)  LC_0 Logic Functioning bit
 (38 1)  (584 401)  (584 401)  LC_0 Logic Functioning bit
 (41 1)  (587 401)  (587 401)  LC_0 Logic Functioning bit
 (42 1)  (588 401)  (588 401)  LC_0 Logic Functioning bit
 (43 1)  (589 401)  (589 401)  LC_0 Logic Functioning bit
 (0 2)  (546 402)  (546 402)  routing T_11_25.glb_netwk_3 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (2 2)  (548 402)  (548 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (551 402)  (551 402)  routing T_11_25.sp4_v_t_37 <X> T_11_25.sp4_h_l_37
 (15 2)  (561 402)  (561 402)  routing T_11_25.lft_op_5 <X> T_11_25.lc_trk_g0_5
 (17 2)  (563 402)  (563 402)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (564 402)  (564 402)  routing T_11_25.lft_op_5 <X> T_11_25.lc_trk_g0_5
 (25 2)  (571 402)  (571 402)  routing T_11_25.lft_op_6 <X> T_11_25.lc_trk_g0_6
 (0 3)  (546 403)  (546 403)  routing T_11_25.glb_netwk_3 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (6 3)  (552 403)  (552 403)  routing T_11_25.sp4_v_t_37 <X> T_11_25.sp4_h_l_37
 (22 3)  (568 403)  (568 403)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (570 403)  (570 403)  routing T_11_25.lft_op_6 <X> T_11_25.lc_trk_g0_6
 (14 4)  (560 404)  (560 404)  routing T_11_25.wire_logic_cluster/lc_0/out <X> T_11_25.lc_trk_g1_0
 (15 4)  (561 404)  (561 404)  routing T_11_25.top_op_1 <X> T_11_25.lc_trk_g1_1
 (17 4)  (563 404)  (563 404)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (17 5)  (563 405)  (563 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (564 405)  (564 405)  routing T_11_25.top_op_1 <X> T_11_25.lc_trk_g1_1
 (8 6)  (554 406)  (554 406)  routing T_11_25.sp4_v_t_41 <X> T_11_25.sp4_h_l_41
 (9 6)  (555 406)  (555 406)  routing T_11_25.sp4_v_t_41 <X> T_11_25.sp4_h_l_41
 (15 6)  (561 406)  (561 406)  routing T_11_25.lft_op_5 <X> T_11_25.lc_trk_g1_5
 (17 6)  (563 406)  (563 406)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (564 406)  (564 406)  routing T_11_25.lft_op_5 <X> T_11_25.lc_trk_g1_5
 (22 6)  (568 406)  (568 406)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (569 406)  (569 406)  routing T_11_25.sp12_h_r_23 <X> T_11_25.lc_trk_g1_7
 (27 6)  (573 406)  (573 406)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 406)  (575 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 406)  (576 406)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 406)  (577 406)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 406)  (578 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 406)  (579 406)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 406)  (580 406)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 406)  (582 406)  LC_3 Logic Functioning bit
 (38 6)  (584 406)  (584 406)  LC_3 Logic Functioning bit
 (41 6)  (587 406)  (587 406)  LC_3 Logic Functioning bit
 (43 6)  (589 406)  (589 406)  LC_3 Logic Functioning bit
 (45 6)  (591 406)  (591 406)  LC_3 Logic Functioning bit
 (51 6)  (597 406)  (597 406)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (3 7)  (549 407)  (549 407)  routing T_11_25.sp12_h_l_23 <X> T_11_25.sp12_v_t_23
 (21 7)  (567 407)  (567 407)  routing T_11_25.sp12_h_r_23 <X> T_11_25.lc_trk_g1_7
 (26 7)  (572 407)  (572 407)  routing T_11_25.lc_trk_g0_3 <X> T_11_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 407)  (575 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 407)  (577 407)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_3/in_3
 (40 7)  (586 407)  (586 407)  LC_3 Logic Functioning bit
 (42 7)  (588 407)  (588 407)  LC_3 Logic Functioning bit
 (21 8)  (567 408)  (567 408)  routing T_11_25.rgt_op_3 <X> T_11_25.lc_trk_g2_3
 (22 8)  (568 408)  (568 408)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 408)  (570 408)  routing T_11_25.rgt_op_3 <X> T_11_25.lc_trk_g2_3
 (28 8)  (574 408)  (574 408)  routing T_11_25.lc_trk_g2_7 <X> T_11_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 408)  (575 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 408)  (576 408)  routing T_11_25.lc_trk_g2_7 <X> T_11_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 408)  (578 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 408)  (579 408)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 408)  (580 408)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 408)  (581 408)  routing T_11_25.lc_trk_g2_4 <X> T_11_25.input_2_4
 (36 8)  (582 408)  (582 408)  LC_4 Logic Functioning bit
 (37 8)  (583 408)  (583 408)  LC_4 Logic Functioning bit
 (38 8)  (584 408)  (584 408)  LC_4 Logic Functioning bit
 (41 8)  (587 408)  (587 408)  LC_4 Logic Functioning bit
 (43 8)  (589 408)  (589 408)  LC_4 Logic Functioning bit
 (15 9)  (561 409)  (561 409)  routing T_11_25.tnr_op_0 <X> T_11_25.lc_trk_g2_0
 (17 9)  (563 409)  (563 409)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (27 9)  (573 409)  (573 409)  routing T_11_25.lc_trk_g3_1 <X> T_11_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 409)  (574 409)  routing T_11_25.lc_trk_g3_1 <X> T_11_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 409)  (575 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 409)  (576 409)  routing T_11_25.lc_trk_g2_7 <X> T_11_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 409)  (577 409)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 409)  (578 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (579 409)  (579 409)  routing T_11_25.lc_trk_g2_4 <X> T_11_25.input_2_4
 (36 9)  (582 409)  (582 409)  LC_4 Logic Functioning bit
 (40 9)  (586 409)  (586 409)  LC_4 Logic Functioning bit
 (42 9)  (588 409)  (588 409)  LC_4 Logic Functioning bit
 (5 10)  (551 410)  (551 410)  routing T_11_25.sp4_v_t_43 <X> T_11_25.sp4_h_l_43
 (7 10)  (553 410)  (553 410)  Column buffer control bit: LH_colbuf_cntl_3

 (12 10)  (558 410)  (558 410)  routing T_11_25.sp4_v_t_39 <X> T_11_25.sp4_h_l_45
 (22 10)  (568 410)  (568 410)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (570 410)  (570 410)  routing T_11_25.tnl_op_7 <X> T_11_25.lc_trk_g2_7
 (28 10)  (574 410)  (574 410)  routing T_11_25.lc_trk_g2_0 <X> T_11_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 410)  (575 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 410)  (578 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 410)  (580 410)  routing T_11_25.lc_trk_g1_1 <X> T_11_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 410)  (582 410)  LC_5 Logic Functioning bit
 (39 10)  (585 410)  (585 410)  LC_5 Logic Functioning bit
 (43 10)  (589 410)  (589 410)  LC_5 Logic Functioning bit
 (50 10)  (596 410)  (596 410)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (552 411)  (552 411)  routing T_11_25.sp4_v_t_43 <X> T_11_25.sp4_h_l_43
 (11 11)  (557 411)  (557 411)  routing T_11_25.sp4_v_t_39 <X> T_11_25.sp4_h_l_45
 (13 11)  (559 411)  (559 411)  routing T_11_25.sp4_v_t_39 <X> T_11_25.sp4_h_l_45
 (14 11)  (560 411)  (560 411)  routing T_11_25.tnl_op_4 <X> T_11_25.lc_trk_g2_4
 (15 11)  (561 411)  (561 411)  routing T_11_25.tnl_op_4 <X> T_11_25.lc_trk_g2_4
 (17 11)  (563 411)  (563 411)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (567 411)  (567 411)  routing T_11_25.tnl_op_7 <X> T_11_25.lc_trk_g2_7
 (26 11)  (572 411)  (572 411)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 411)  (573 411)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 411)  (574 411)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 411)  (575 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 411)  (582 411)  LC_5 Logic Functioning bit
 (37 11)  (583 411)  (583 411)  LC_5 Logic Functioning bit
 (38 11)  (584 411)  (584 411)  LC_5 Logic Functioning bit
 (42 11)  (588 411)  (588 411)  LC_5 Logic Functioning bit
 (43 11)  (589 411)  (589 411)  LC_5 Logic Functioning bit
 (17 12)  (563 412)  (563 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (28 12)  (574 412)  (574 412)  routing T_11_25.lc_trk_g2_3 <X> T_11_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 412)  (575 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 412)  (577 412)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 412)  (578 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 412)  (579 412)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 412)  (580 412)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 412)  (582 412)  LC_6 Logic Functioning bit
 (38 12)  (584 412)  (584 412)  LC_6 Logic Functioning bit
 (42 12)  (588 412)  (588 412)  LC_6 Logic Functioning bit
 (43 12)  (589 412)  (589 412)  LC_6 Logic Functioning bit
 (50 12)  (596 412)  (596 412)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (564 413)  (564 413)  routing T_11_25.sp4_r_v_b_41 <X> T_11_25.lc_trk_g3_1
 (22 13)  (568 413)  (568 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (569 413)  (569 413)  routing T_11_25.sp4_v_b_42 <X> T_11_25.lc_trk_g3_2
 (24 13)  (570 413)  (570 413)  routing T_11_25.sp4_v_b_42 <X> T_11_25.lc_trk_g3_2
 (30 13)  (576 413)  (576 413)  routing T_11_25.lc_trk_g2_3 <X> T_11_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 413)  (582 413)  LC_6 Logic Functioning bit
 (38 13)  (584 413)  (584 413)  LC_6 Logic Functioning bit
 (42 13)  (588 413)  (588 413)  LC_6 Logic Functioning bit
 (43 13)  (589 413)  (589 413)  LC_6 Logic Functioning bit
 (47 13)  (593 413)  (593 413)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (8 14)  (554 414)  (554 414)  routing T_11_25.sp4_v_t_47 <X> T_11_25.sp4_h_l_47
 (9 14)  (555 414)  (555 414)  routing T_11_25.sp4_v_t_47 <X> T_11_25.sp4_h_l_47
 (15 14)  (561 414)  (561 414)  routing T_11_25.tnr_op_5 <X> T_11_25.lc_trk_g3_5
 (17 14)  (563 414)  (563 414)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (568 414)  (568 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (569 414)  (569 414)  routing T_11_25.sp4_v_b_47 <X> T_11_25.lc_trk_g3_7
 (24 14)  (570 414)  (570 414)  routing T_11_25.sp4_v_b_47 <X> T_11_25.lc_trk_g3_7
 (25 14)  (571 414)  (571 414)  routing T_11_25.rgt_op_6 <X> T_11_25.lc_trk_g3_6
 (26 14)  (572 414)  (572 414)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 414)  (573 414)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 414)  (574 414)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 414)  (575 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 414)  (576 414)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 414)  (577 414)  routing T_11_25.lc_trk_g0_6 <X> T_11_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 414)  (578 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (38 14)  (584 414)  (584 414)  LC_7 Logic Functioning bit
 (39 14)  (585 414)  (585 414)  LC_7 Logic Functioning bit
 (42 14)  (588 414)  (588 414)  LC_7 Logic Functioning bit
 (43 14)  (589 414)  (589 414)  LC_7 Logic Functioning bit
 (51 14)  (597 414)  (597 414)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (561 415)  (561 415)  routing T_11_25.sp4_v_t_33 <X> T_11_25.lc_trk_g3_4
 (16 15)  (562 415)  (562 415)  routing T_11_25.sp4_v_t_33 <X> T_11_25.lc_trk_g3_4
 (17 15)  (563 415)  (563 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (568 415)  (568 415)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (570 415)  (570 415)  routing T_11_25.rgt_op_6 <X> T_11_25.lc_trk_g3_6
 (26 15)  (572 415)  (572 415)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 415)  (573 415)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 415)  (574 415)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 415)  (575 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 415)  (577 415)  routing T_11_25.lc_trk_g0_6 <X> T_11_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 415)  (578 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (581 415)  (581 415)  routing T_11_25.lc_trk_g0_3 <X> T_11_25.input_2_7
 (36 15)  (582 415)  (582 415)  LC_7 Logic Functioning bit
 (37 15)  (583 415)  (583 415)  LC_7 Logic Functioning bit
 (40 15)  (586 415)  (586 415)  LC_7 Logic Functioning bit
 (41 15)  (587 415)  (587 415)  LC_7 Logic Functioning bit


LogicTile_12_25

 (5 2)  (605 402)  (605 402)  routing T_12_25.sp4_v_t_37 <X> T_12_25.sp4_h_l_37
 (14 2)  (614 402)  (614 402)  routing T_12_25.sp4_h_l_1 <X> T_12_25.lc_trk_g0_4
 (6 3)  (606 403)  (606 403)  routing T_12_25.sp4_v_t_37 <X> T_12_25.sp4_h_l_37
 (12 3)  (612 403)  (612 403)  routing T_12_25.sp4_h_l_39 <X> T_12_25.sp4_v_t_39
 (15 3)  (615 403)  (615 403)  routing T_12_25.sp4_h_l_1 <X> T_12_25.lc_trk_g0_4
 (16 3)  (616 403)  (616 403)  routing T_12_25.sp4_h_l_1 <X> T_12_25.lc_trk_g0_4
 (17 3)  (617 403)  (617 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 4)  (621 404)  (621 404)  routing T_12_25.lft_op_3 <X> T_12_25.lc_trk_g1_3
 (22 4)  (622 404)  (622 404)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 404)  (624 404)  routing T_12_25.lft_op_3 <X> T_12_25.lc_trk_g1_3
 (26 4)  (626 404)  (626 404)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 404)  (628 404)  routing T_12_25.lc_trk_g2_3 <X> T_12_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 404)  (629 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 404)  (631 404)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 404)  (632 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 404)  (633 404)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 404)  (634 404)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 404)  (635 404)  routing T_12_25.lc_trk_g0_4 <X> T_12_25.input_2_2
 (36 4)  (636 404)  (636 404)  LC_2 Logic Functioning bit
 (37 4)  (637 404)  (637 404)  LC_2 Logic Functioning bit
 (38 4)  (638 404)  (638 404)  LC_2 Logic Functioning bit
 (41 4)  (641 404)  (641 404)  LC_2 Logic Functioning bit
 (42 4)  (642 404)  (642 404)  LC_2 Logic Functioning bit
 (27 5)  (627 405)  (627 405)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 405)  (628 405)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 405)  (629 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 405)  (630 405)  routing T_12_25.lc_trk_g2_3 <X> T_12_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 405)  (631 405)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 405)  (632 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (636 405)  (636 405)  LC_2 Logic Functioning bit
 (37 5)  (637 405)  (637 405)  LC_2 Logic Functioning bit
 (42 5)  (642 405)  (642 405)  LC_2 Logic Functioning bit
 (27 6)  (627 406)  (627 406)  routing T_12_25.lc_trk_g3_1 <X> T_12_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 406)  (628 406)  routing T_12_25.lc_trk_g3_1 <X> T_12_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 406)  (629 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 406)  (632 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 406)  (633 406)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 406)  (634 406)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 406)  (636 406)  LC_3 Logic Functioning bit
 (37 6)  (637 406)  (637 406)  LC_3 Logic Functioning bit
 (43 6)  (643 406)  (643 406)  LC_3 Logic Functioning bit
 (50 6)  (650 406)  (650 406)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (626 407)  (626 407)  routing T_12_25.lc_trk_g2_3 <X> T_12_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 407)  (628 407)  routing T_12_25.lc_trk_g2_3 <X> T_12_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 407)  (629 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 407)  (631 407)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 407)  (636 407)  LC_3 Logic Functioning bit
 (37 7)  (637 407)  (637 407)  LC_3 Logic Functioning bit
 (38 7)  (638 407)  (638 407)  LC_3 Logic Functioning bit
 (41 7)  (641 407)  (641 407)  LC_3 Logic Functioning bit
 (42 7)  (642 407)  (642 407)  LC_3 Logic Functioning bit
 (22 8)  (622 408)  (622 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 408)  (623 408)  routing T_12_25.sp4_v_t_30 <X> T_12_25.lc_trk_g2_3
 (24 8)  (624 408)  (624 408)  routing T_12_25.sp4_v_t_30 <X> T_12_25.lc_trk_g2_3
 (7 10)  (607 410)  (607 410)  Column buffer control bit: LH_colbuf_cntl_3

 (26 10)  (626 410)  (626 410)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 410)  (627 410)  routing T_12_25.lc_trk_g1_3 <X> T_12_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 410)  (629 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 410)  (631 410)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 410)  (632 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 410)  (633 410)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 410)  (636 410)  LC_5 Logic Functioning bit
 (37 10)  (637 410)  (637 410)  LC_5 Logic Functioning bit
 (38 10)  (638 410)  (638 410)  LC_5 Logic Functioning bit
 (39 10)  (639 410)  (639 410)  LC_5 Logic Functioning bit
 (8 11)  (608 411)  (608 411)  routing T_12_25.sp4_h_l_42 <X> T_12_25.sp4_v_t_42
 (14 11)  (614 411)  (614 411)  routing T_12_25.sp4_h_l_17 <X> T_12_25.lc_trk_g2_4
 (15 11)  (615 411)  (615 411)  routing T_12_25.sp4_h_l_17 <X> T_12_25.lc_trk_g2_4
 (16 11)  (616 411)  (616 411)  routing T_12_25.sp4_h_l_17 <X> T_12_25.lc_trk_g2_4
 (17 11)  (617 411)  (617 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (627 411)  (627 411)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 411)  (628 411)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 411)  (629 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 411)  (630 411)  routing T_12_25.lc_trk_g1_3 <X> T_12_25.wire_logic_cluster/lc_5/in_1
 (40 11)  (640 411)  (640 411)  LC_5 Logic Functioning bit
 (41 11)  (641 411)  (641 411)  LC_5 Logic Functioning bit
 (42 11)  (642 411)  (642 411)  LC_5 Logic Functioning bit
 (43 11)  (643 411)  (643 411)  LC_5 Logic Functioning bit
 (53 11)  (653 411)  (653 411)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (615 412)  (615 412)  routing T_12_25.sp4_h_r_41 <X> T_12_25.lc_trk_g3_1
 (16 12)  (616 412)  (616 412)  routing T_12_25.sp4_h_r_41 <X> T_12_25.lc_trk_g3_1
 (17 12)  (617 412)  (617 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 412)  (618 412)  routing T_12_25.sp4_h_r_41 <X> T_12_25.lc_trk_g3_1
 (21 12)  (621 412)  (621 412)  routing T_12_25.sp4_h_r_35 <X> T_12_25.lc_trk_g3_3
 (22 12)  (622 412)  (622 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 412)  (623 412)  routing T_12_25.sp4_h_r_35 <X> T_12_25.lc_trk_g3_3
 (24 12)  (624 412)  (624 412)  routing T_12_25.sp4_h_r_35 <X> T_12_25.lc_trk_g3_3
 (27 12)  (627 412)  (627 412)  routing T_12_25.lc_trk_g3_0 <X> T_12_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 412)  (628 412)  routing T_12_25.lc_trk_g3_0 <X> T_12_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 412)  (629 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 412)  (632 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 412)  (633 412)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 412)  (634 412)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 412)  (637 412)  LC_6 Logic Functioning bit
 (39 12)  (639 412)  (639 412)  LC_6 Logic Functioning bit
 (41 12)  (641 412)  (641 412)  LC_6 Logic Functioning bit
 (43 12)  (643 412)  (643 412)  LC_6 Logic Functioning bit
 (14 13)  (614 413)  (614 413)  routing T_12_25.sp4_h_r_24 <X> T_12_25.lc_trk_g3_0
 (15 13)  (615 413)  (615 413)  routing T_12_25.sp4_h_r_24 <X> T_12_25.lc_trk_g3_0
 (16 13)  (616 413)  (616 413)  routing T_12_25.sp4_h_r_24 <X> T_12_25.lc_trk_g3_0
 (17 13)  (617 413)  (617 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (618 413)  (618 413)  routing T_12_25.sp4_h_r_41 <X> T_12_25.lc_trk_g3_1
 (22 13)  (622 413)  (622 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (623 413)  (623 413)  routing T_12_25.sp4_h_l_15 <X> T_12_25.lc_trk_g3_2
 (24 13)  (624 413)  (624 413)  routing T_12_25.sp4_h_l_15 <X> T_12_25.lc_trk_g3_2
 (25 13)  (625 413)  (625 413)  routing T_12_25.sp4_h_l_15 <X> T_12_25.lc_trk_g3_2
 (31 13)  (631 413)  (631 413)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (37 13)  (637 413)  (637 413)  LC_6 Logic Functioning bit
 (39 13)  (639 413)  (639 413)  LC_6 Logic Functioning bit
 (41 13)  (641 413)  (641 413)  LC_6 Logic Functioning bit
 (43 13)  (643 413)  (643 413)  LC_6 Logic Functioning bit
 (53 13)  (653 413)  (653 413)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (614 414)  (614 414)  routing T_12_25.sp4_h_r_44 <X> T_12_25.lc_trk_g3_4
 (15 14)  (615 414)  (615 414)  routing T_12_25.tnl_op_5 <X> T_12_25.lc_trk_g3_5
 (17 14)  (617 414)  (617 414)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (25 14)  (625 414)  (625 414)  routing T_12_25.sp4_v_b_38 <X> T_12_25.lc_trk_g3_6
 (14 15)  (614 415)  (614 415)  routing T_12_25.sp4_h_r_44 <X> T_12_25.lc_trk_g3_4
 (15 15)  (615 415)  (615 415)  routing T_12_25.sp4_h_r_44 <X> T_12_25.lc_trk_g3_4
 (16 15)  (616 415)  (616 415)  routing T_12_25.sp4_h_r_44 <X> T_12_25.lc_trk_g3_4
 (17 15)  (617 415)  (617 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (618 415)  (618 415)  routing T_12_25.tnl_op_5 <X> T_12_25.lc_trk_g3_5
 (22 15)  (622 415)  (622 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (623 415)  (623 415)  routing T_12_25.sp4_v_b_38 <X> T_12_25.lc_trk_g3_6
 (25 15)  (625 415)  (625 415)  routing T_12_25.sp4_v_b_38 <X> T_12_25.lc_trk_g3_6


LogicTile_13_25

 (7 10)  (661 410)  (661 410)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (14 1)  (3 385)  (3 385)  routing T_0_24.span4_vert_t_12 <X> T_0_24.span4_vert_b_0


LogicTile_1_24

 (27 0)  (45 384)  (45 384)  routing T_1_24.lc_trk_g3_0 <X> T_1_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 384)  (46 384)  routing T_1_24.lc_trk_g3_0 <X> T_1_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 384)  (47 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 384)  (50 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 384)  (54 384)  LC_0 Logic Functioning bit
 (39 0)  (57 384)  (57 384)  LC_0 Logic Functioning bit
 (41 0)  (59 384)  (59 384)  LC_0 Logic Functioning bit
 (42 0)  (60 384)  (60 384)  LC_0 Logic Functioning bit
 (44 0)  (62 384)  (62 384)  LC_0 Logic Functioning bit
 (45 0)  (63 384)  (63 384)  LC_0 Logic Functioning bit
 (36 1)  (54 385)  (54 385)  LC_0 Logic Functioning bit
 (39 1)  (57 385)  (57 385)  LC_0 Logic Functioning bit
 (41 1)  (59 385)  (59 385)  LC_0 Logic Functioning bit
 (42 1)  (60 385)  (60 385)  LC_0 Logic Functioning bit
 (49 1)  (67 385)  (67 385)  Carry_In_Mux bit 

 (0 2)  (18 386)  (18 386)  routing T_1_24.glb_netwk_3 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (2 2)  (20 386)  (20 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (45 386)  (45 386)  routing T_1_24.lc_trk_g3_1 <X> T_1_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 386)  (46 386)  routing T_1_24.lc_trk_g3_1 <X> T_1_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 386)  (47 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 386)  (50 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 386)  (54 386)  LC_1 Logic Functioning bit
 (39 2)  (57 386)  (57 386)  LC_1 Logic Functioning bit
 (41 2)  (59 386)  (59 386)  LC_1 Logic Functioning bit
 (42 2)  (60 386)  (60 386)  LC_1 Logic Functioning bit
 (44 2)  (62 386)  (62 386)  LC_1 Logic Functioning bit
 (45 2)  (63 386)  (63 386)  LC_1 Logic Functioning bit
 (0 3)  (18 387)  (18 387)  routing T_1_24.glb_netwk_3 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (36 3)  (54 387)  (54 387)  LC_1 Logic Functioning bit
 (39 3)  (57 387)  (57 387)  LC_1 Logic Functioning bit
 (41 3)  (59 387)  (59 387)  LC_1 Logic Functioning bit
 (42 3)  (60 387)  (60 387)  LC_1 Logic Functioning bit
 (21 4)  (39 388)  (39 388)  routing T_1_24.wire_logic_cluster/lc_3/out <X> T_1_24.lc_trk_g1_3
 (22 4)  (40 388)  (40 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 388)  (43 388)  routing T_1_24.wire_logic_cluster/lc_2/out <X> T_1_24.lc_trk_g1_2
 (27 4)  (45 388)  (45 388)  routing T_1_24.lc_trk_g1_2 <X> T_1_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 388)  (47 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 388)  (50 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 388)  (54 388)  LC_2 Logic Functioning bit
 (39 4)  (57 388)  (57 388)  LC_2 Logic Functioning bit
 (41 4)  (59 388)  (59 388)  LC_2 Logic Functioning bit
 (42 4)  (60 388)  (60 388)  LC_2 Logic Functioning bit
 (44 4)  (62 388)  (62 388)  LC_2 Logic Functioning bit
 (45 4)  (63 388)  (63 388)  LC_2 Logic Functioning bit
 (22 5)  (40 389)  (40 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (48 389)  (48 389)  routing T_1_24.lc_trk_g1_2 <X> T_1_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (54 389)  (54 389)  LC_2 Logic Functioning bit
 (39 5)  (57 389)  (57 389)  LC_2 Logic Functioning bit
 (41 5)  (59 389)  (59 389)  LC_2 Logic Functioning bit
 (42 5)  (60 389)  (60 389)  LC_2 Logic Functioning bit
 (17 6)  (35 390)  (35 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 390)  (36 390)  routing T_1_24.wire_logic_cluster/lc_5/out <X> T_1_24.lc_trk_g1_5
 (25 6)  (43 390)  (43 390)  routing T_1_24.wire_logic_cluster/lc_6/out <X> T_1_24.lc_trk_g1_6
 (27 6)  (45 390)  (45 390)  routing T_1_24.lc_trk_g1_3 <X> T_1_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 390)  (47 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 390)  (50 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 390)  (54 390)  LC_3 Logic Functioning bit
 (39 6)  (57 390)  (57 390)  LC_3 Logic Functioning bit
 (41 6)  (59 390)  (59 390)  LC_3 Logic Functioning bit
 (42 6)  (60 390)  (60 390)  LC_3 Logic Functioning bit
 (44 6)  (62 390)  (62 390)  LC_3 Logic Functioning bit
 (45 6)  (63 390)  (63 390)  LC_3 Logic Functioning bit
 (22 7)  (40 391)  (40 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (48 391)  (48 391)  routing T_1_24.lc_trk_g1_3 <X> T_1_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (54 391)  (54 391)  LC_3 Logic Functioning bit
 (39 7)  (57 391)  (57 391)  LC_3 Logic Functioning bit
 (41 7)  (59 391)  (59 391)  LC_3 Logic Functioning bit
 (42 7)  (60 391)  (60 391)  LC_3 Logic Functioning bit
 (27 8)  (45 392)  (45 392)  routing T_1_24.lc_trk_g3_4 <X> T_1_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 392)  (46 392)  routing T_1_24.lc_trk_g3_4 <X> T_1_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 392)  (47 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 392)  (48 392)  routing T_1_24.lc_trk_g3_4 <X> T_1_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 392)  (50 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 392)  (54 392)  LC_4 Logic Functioning bit
 (39 8)  (57 392)  (57 392)  LC_4 Logic Functioning bit
 (41 8)  (59 392)  (59 392)  LC_4 Logic Functioning bit
 (42 8)  (60 392)  (60 392)  LC_4 Logic Functioning bit
 (44 8)  (62 392)  (62 392)  LC_4 Logic Functioning bit
 (45 8)  (63 392)  (63 392)  LC_4 Logic Functioning bit
 (36 9)  (54 393)  (54 393)  LC_4 Logic Functioning bit
 (39 9)  (57 393)  (57 393)  LC_4 Logic Functioning bit
 (41 9)  (59 393)  (59 393)  LC_4 Logic Functioning bit
 (42 9)  (60 393)  (60 393)  LC_4 Logic Functioning bit
 (7 10)  (25 394)  (25 394)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (45 394)  (45 394)  routing T_1_24.lc_trk_g1_5 <X> T_1_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 394)  (47 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 394)  (48 394)  routing T_1_24.lc_trk_g1_5 <X> T_1_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 394)  (50 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 394)  (54 394)  LC_5 Logic Functioning bit
 (39 10)  (57 394)  (57 394)  LC_5 Logic Functioning bit
 (41 10)  (59 394)  (59 394)  LC_5 Logic Functioning bit
 (42 10)  (60 394)  (60 394)  LC_5 Logic Functioning bit
 (44 10)  (62 394)  (62 394)  LC_5 Logic Functioning bit
 (45 10)  (63 394)  (63 394)  LC_5 Logic Functioning bit
 (51 10)  (69 394)  (69 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (36 11)  (54 395)  (54 395)  LC_5 Logic Functioning bit
 (39 11)  (57 395)  (57 395)  LC_5 Logic Functioning bit
 (41 11)  (59 395)  (59 395)  LC_5 Logic Functioning bit
 (42 11)  (60 395)  (60 395)  LC_5 Logic Functioning bit
 (5 12)  (23 396)  (23 396)  routing T_1_24.sp4_v_t_44 <X> T_1_24.sp4_h_r_9
 (14 12)  (32 396)  (32 396)  routing T_1_24.wire_logic_cluster/lc_0/out <X> T_1_24.lc_trk_g3_0
 (17 12)  (35 396)  (35 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 396)  (36 396)  routing T_1_24.wire_logic_cluster/lc_1/out <X> T_1_24.lc_trk_g3_1
 (27 12)  (45 396)  (45 396)  routing T_1_24.lc_trk_g1_6 <X> T_1_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 396)  (47 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 396)  (48 396)  routing T_1_24.lc_trk_g1_6 <X> T_1_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 396)  (50 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 396)  (54 396)  LC_6 Logic Functioning bit
 (39 12)  (57 396)  (57 396)  LC_6 Logic Functioning bit
 (41 12)  (59 396)  (59 396)  LC_6 Logic Functioning bit
 (42 12)  (60 396)  (60 396)  LC_6 Logic Functioning bit
 (44 12)  (62 396)  (62 396)  LC_6 Logic Functioning bit
 (45 12)  (63 396)  (63 396)  LC_6 Logic Functioning bit
 (51 12)  (69 396)  (69 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (35 397)  (35 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (48 397)  (48 397)  routing T_1_24.lc_trk_g1_6 <X> T_1_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (54 397)  (54 397)  LC_6 Logic Functioning bit
 (39 13)  (57 397)  (57 397)  LC_6 Logic Functioning bit
 (41 13)  (59 397)  (59 397)  LC_6 Logic Functioning bit
 (42 13)  (60 397)  (60 397)  LC_6 Logic Functioning bit
 (14 14)  (32 398)  (32 398)  routing T_1_24.wire_logic_cluster/lc_4/out <X> T_1_24.lc_trk_g3_4
 (21 14)  (39 398)  (39 398)  routing T_1_24.wire_logic_cluster/lc_7/out <X> T_1_24.lc_trk_g3_7
 (22 14)  (40 398)  (40 398)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (45 398)  (45 398)  routing T_1_24.lc_trk_g3_7 <X> T_1_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 398)  (46 398)  routing T_1_24.lc_trk_g3_7 <X> T_1_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 398)  (47 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 398)  (48 398)  routing T_1_24.lc_trk_g3_7 <X> T_1_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 398)  (50 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 398)  (54 398)  LC_7 Logic Functioning bit
 (39 14)  (57 398)  (57 398)  LC_7 Logic Functioning bit
 (41 14)  (59 398)  (59 398)  LC_7 Logic Functioning bit
 (42 14)  (60 398)  (60 398)  LC_7 Logic Functioning bit
 (44 14)  (62 398)  (62 398)  LC_7 Logic Functioning bit
 (45 14)  (63 398)  (63 398)  LC_7 Logic Functioning bit
 (17 15)  (35 399)  (35 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (48 399)  (48 399)  routing T_1_24.lc_trk_g3_7 <X> T_1_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (54 399)  (54 399)  LC_7 Logic Functioning bit
 (39 15)  (57 399)  (57 399)  LC_7 Logic Functioning bit
 (41 15)  (59 399)  (59 399)  LC_7 Logic Functioning bit
 (42 15)  (60 399)  (60 399)  LC_7 Logic Functioning bit
 (53 15)  (71 399)  (71 399)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_2_24

 (14 0)  (86 384)  (86 384)  routing T_2_24.sp4_h_l_5 <X> T_2_24.lc_trk_g0_0
 (15 0)  (87 384)  (87 384)  routing T_2_24.sp4_h_r_1 <X> T_2_24.lc_trk_g0_1
 (16 0)  (88 384)  (88 384)  routing T_2_24.sp4_h_r_1 <X> T_2_24.lc_trk_g0_1
 (17 0)  (89 384)  (89 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (93 384)  (93 384)  routing T_2_24.sp12_h_r_3 <X> T_2_24.lc_trk_g0_3
 (22 0)  (94 384)  (94 384)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (96 384)  (96 384)  routing T_2_24.sp12_h_r_3 <X> T_2_24.lc_trk_g0_3
 (26 0)  (98 384)  (98 384)  routing T_2_24.lc_trk_g1_5 <X> T_2_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 384)  (99 384)  routing T_2_24.lc_trk_g1_4 <X> T_2_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 384)  (101 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 384)  (102 384)  routing T_2_24.lc_trk_g1_4 <X> T_2_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 384)  (104 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (108 384)  (108 384)  LC_0 Logic Functioning bit
 (38 0)  (110 384)  (110 384)  LC_0 Logic Functioning bit
 (41 0)  (113 384)  (113 384)  LC_0 Logic Functioning bit
 (43 0)  (115 384)  (115 384)  LC_0 Logic Functioning bit
 (14 1)  (86 385)  (86 385)  routing T_2_24.sp4_h_l_5 <X> T_2_24.lc_trk_g0_0
 (15 1)  (87 385)  (87 385)  routing T_2_24.sp4_h_l_5 <X> T_2_24.lc_trk_g0_0
 (16 1)  (88 385)  (88 385)  routing T_2_24.sp4_h_l_5 <X> T_2_24.lc_trk_g0_0
 (17 1)  (89 385)  (89 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (90 385)  (90 385)  routing T_2_24.sp4_h_r_1 <X> T_2_24.lc_trk_g0_1
 (21 1)  (93 385)  (93 385)  routing T_2_24.sp12_h_r_3 <X> T_2_24.lc_trk_g0_3
 (27 1)  (99 385)  (99 385)  routing T_2_24.lc_trk_g1_5 <X> T_2_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 385)  (101 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 385)  (103 385)  routing T_2_24.lc_trk_g0_3 <X> T_2_24.wire_logic_cluster/lc_0/in_3
 (37 1)  (109 385)  (109 385)  LC_0 Logic Functioning bit
 (39 1)  (111 385)  (111 385)  LC_0 Logic Functioning bit
 (41 1)  (113 385)  (113 385)  LC_0 Logic Functioning bit
 (43 1)  (115 385)  (115 385)  LC_0 Logic Functioning bit
 (0 2)  (72 386)  (72 386)  routing T_2_24.glb_netwk_3 <X> T_2_24.wire_logic_cluster/lc_7/clk
 (2 2)  (74 386)  (74 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (89 386)  (89 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (99 386)  (99 386)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 386)  (100 386)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 386)  (101 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 386)  (102 386)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 386)  (103 386)  routing T_2_24.lc_trk_g2_4 <X> T_2_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 386)  (104 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 386)  (105 386)  routing T_2_24.lc_trk_g2_4 <X> T_2_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 386)  (108 386)  LC_1 Logic Functioning bit
 (43 2)  (115 386)  (115 386)  LC_1 Logic Functioning bit
 (50 2)  (122 386)  (122 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (72 387)  (72 387)  routing T_2_24.glb_netwk_3 <X> T_2_24.wire_logic_cluster/lc_7/clk
 (14 3)  (86 387)  (86 387)  routing T_2_24.sp4_r_v_b_28 <X> T_2_24.lc_trk_g0_4
 (17 3)  (89 387)  (89 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (90 387)  (90 387)  routing T_2_24.sp4_r_v_b_29 <X> T_2_24.lc_trk_g0_5
 (29 3)  (101 387)  (101 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 387)  (102 387)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (36 3)  (108 387)  (108 387)  LC_1 Logic Functioning bit
 (37 3)  (109 387)  (109 387)  LC_1 Logic Functioning bit
 (38 3)  (110 387)  (110 387)  LC_1 Logic Functioning bit
 (39 3)  (111 387)  (111 387)  LC_1 Logic Functioning bit
 (41 3)  (113 387)  (113 387)  LC_1 Logic Functioning bit
 (43 3)  (115 387)  (115 387)  LC_1 Logic Functioning bit
 (21 4)  (93 388)  (93 388)  routing T_2_24.sp12_h_r_3 <X> T_2_24.lc_trk_g1_3
 (22 4)  (94 388)  (94 388)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (96 388)  (96 388)  routing T_2_24.sp12_h_r_3 <X> T_2_24.lc_trk_g1_3
 (29 4)  (101 388)  (101 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 388)  (103 388)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 388)  (104 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 388)  (105 388)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 388)  (108 388)  LC_2 Logic Functioning bit
 (37 4)  (109 388)  (109 388)  LC_2 Logic Functioning bit
 (38 4)  (110 388)  (110 388)  LC_2 Logic Functioning bit
 (39 4)  (111 388)  (111 388)  LC_2 Logic Functioning bit
 (41 4)  (113 388)  (113 388)  LC_2 Logic Functioning bit
 (43 4)  (115 388)  (115 388)  LC_2 Logic Functioning bit
 (13 5)  (85 389)  (85 389)  routing T_2_24.sp4_v_t_37 <X> T_2_24.sp4_h_r_5
 (21 5)  (93 389)  (93 389)  routing T_2_24.sp12_h_r_3 <X> T_2_24.lc_trk_g1_3
 (27 5)  (99 389)  (99 389)  routing T_2_24.lc_trk_g3_1 <X> T_2_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 389)  (100 389)  routing T_2_24.lc_trk_g3_1 <X> T_2_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 389)  (101 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 389)  (102 389)  routing T_2_24.lc_trk_g0_3 <X> T_2_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 389)  (103 389)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_2/in_3
 (37 5)  (109 389)  (109 389)  LC_2 Logic Functioning bit
 (39 5)  (111 389)  (111 389)  LC_2 Logic Functioning bit
 (51 5)  (123 389)  (123 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (87 390)  (87 390)  routing T_2_24.sp4_h_r_5 <X> T_2_24.lc_trk_g1_5
 (16 6)  (88 390)  (88 390)  routing T_2_24.sp4_h_r_5 <X> T_2_24.lc_trk_g1_5
 (17 6)  (89 390)  (89 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (14 7)  (86 391)  (86 391)  routing T_2_24.sp4_h_r_4 <X> T_2_24.lc_trk_g1_4
 (15 7)  (87 391)  (87 391)  routing T_2_24.sp4_h_r_4 <X> T_2_24.lc_trk_g1_4
 (16 7)  (88 391)  (88 391)  routing T_2_24.sp4_h_r_4 <X> T_2_24.lc_trk_g1_4
 (17 7)  (89 391)  (89 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (90 391)  (90 391)  routing T_2_24.sp4_h_r_5 <X> T_2_24.lc_trk_g1_5
 (22 7)  (94 391)  (94 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (97 391)  (97 391)  routing T_2_24.sp4_r_v_b_30 <X> T_2_24.lc_trk_g1_6
 (14 8)  (86 392)  (86 392)  routing T_2_24.rgt_op_0 <X> T_2_24.lc_trk_g2_0
 (15 8)  (87 392)  (87 392)  routing T_2_24.sp4_h_r_33 <X> T_2_24.lc_trk_g2_1
 (16 8)  (88 392)  (88 392)  routing T_2_24.sp4_h_r_33 <X> T_2_24.lc_trk_g2_1
 (17 8)  (89 392)  (89 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (90 392)  (90 392)  routing T_2_24.sp4_h_r_33 <X> T_2_24.lc_trk_g2_1
 (22 8)  (94 392)  (94 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (95 392)  (95 392)  routing T_2_24.sp4_v_t_30 <X> T_2_24.lc_trk_g2_3
 (24 8)  (96 392)  (96 392)  routing T_2_24.sp4_v_t_30 <X> T_2_24.lc_trk_g2_3
 (26 8)  (98 392)  (98 392)  routing T_2_24.lc_trk_g2_6 <X> T_2_24.wire_logic_cluster/lc_4/in_0
 (28 8)  (100 392)  (100 392)  routing T_2_24.lc_trk_g2_1 <X> T_2_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 392)  (101 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 392)  (103 392)  routing T_2_24.lc_trk_g0_5 <X> T_2_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 392)  (104 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (108 392)  (108 392)  LC_4 Logic Functioning bit
 (37 8)  (109 392)  (109 392)  LC_4 Logic Functioning bit
 (39 8)  (111 392)  (111 392)  LC_4 Logic Functioning bit
 (43 8)  (115 392)  (115 392)  LC_4 Logic Functioning bit
 (45 8)  (117 392)  (117 392)  LC_4 Logic Functioning bit
 (15 9)  (87 393)  (87 393)  routing T_2_24.rgt_op_0 <X> T_2_24.lc_trk_g2_0
 (17 9)  (89 393)  (89 393)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (98 393)  (98 393)  routing T_2_24.lc_trk_g2_6 <X> T_2_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 393)  (100 393)  routing T_2_24.lc_trk_g2_6 <X> T_2_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 393)  (101 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (104 393)  (104 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (105 393)  (105 393)  routing T_2_24.lc_trk_g3_1 <X> T_2_24.input_2_4
 (34 9)  (106 393)  (106 393)  routing T_2_24.lc_trk_g3_1 <X> T_2_24.input_2_4
 (36 9)  (108 393)  (108 393)  LC_4 Logic Functioning bit
 (37 9)  (109 393)  (109 393)  LC_4 Logic Functioning bit
 (42 9)  (114 393)  (114 393)  LC_4 Logic Functioning bit
 (43 9)  (115 393)  (115 393)  LC_4 Logic Functioning bit
 (53 9)  (125 393)  (125 393)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (7 10)  (79 394)  (79 394)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (86 394)  (86 394)  routing T_2_24.rgt_op_4 <X> T_2_24.lc_trk_g2_4
 (17 10)  (89 394)  (89 394)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 394)  (90 394)  routing T_2_24.wire_logic_cluster/lc_5/out <X> T_2_24.lc_trk_g2_5
 (22 10)  (94 394)  (94 394)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (96 394)  (96 394)  routing T_2_24.tnl_op_7 <X> T_2_24.lc_trk_g2_7
 (26 10)  (98 394)  (98 394)  routing T_2_24.lc_trk_g2_5 <X> T_2_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (101 394)  (101 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 394)  (103 394)  routing T_2_24.lc_trk_g2_6 <X> T_2_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 394)  (104 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 394)  (105 394)  routing T_2_24.lc_trk_g2_6 <X> T_2_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 394)  (108 394)  LC_5 Logic Functioning bit
 (38 10)  (110 394)  (110 394)  LC_5 Logic Functioning bit
 (41 10)  (113 394)  (113 394)  LC_5 Logic Functioning bit
 (43 10)  (115 394)  (115 394)  LC_5 Logic Functioning bit
 (45 10)  (117 394)  (117 394)  LC_5 Logic Functioning bit
 (8 11)  (80 395)  (80 395)  routing T_2_24.sp4_h_r_1 <X> T_2_24.sp4_v_t_42
 (9 11)  (81 395)  (81 395)  routing T_2_24.sp4_h_r_1 <X> T_2_24.sp4_v_t_42
 (10 11)  (82 395)  (82 395)  routing T_2_24.sp4_h_r_1 <X> T_2_24.sp4_v_t_42
 (15 11)  (87 395)  (87 395)  routing T_2_24.rgt_op_4 <X> T_2_24.lc_trk_g2_4
 (17 11)  (89 395)  (89 395)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (93 395)  (93 395)  routing T_2_24.tnl_op_7 <X> T_2_24.lc_trk_g2_7
 (22 11)  (94 395)  (94 395)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (95 395)  (95 395)  routing T_2_24.sp12_v_b_14 <X> T_2_24.lc_trk_g2_6
 (28 11)  (100 395)  (100 395)  routing T_2_24.lc_trk_g2_5 <X> T_2_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 395)  (101 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 395)  (103 395)  routing T_2_24.lc_trk_g2_6 <X> T_2_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 395)  (104 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (105 395)  (105 395)  routing T_2_24.lc_trk_g2_1 <X> T_2_24.input_2_5
 (37 11)  (109 395)  (109 395)  LC_5 Logic Functioning bit
 (39 11)  (111 395)  (111 395)  LC_5 Logic Functioning bit
 (41 11)  (113 395)  (113 395)  LC_5 Logic Functioning bit
 (42 11)  (114 395)  (114 395)  LC_5 Logic Functioning bit
 (3 12)  (75 396)  (75 396)  routing T_2_24.sp12_v_t_22 <X> T_2_24.sp12_h_r_1
 (17 12)  (89 396)  (89 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (99 396)  (99 396)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 396)  (100 396)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 396)  (101 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 396)  (102 396)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 396)  (104 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 396)  (105 396)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 396)  (106 396)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 396)  (108 396)  LC_6 Logic Functioning bit
 (37 12)  (109 396)  (109 396)  LC_6 Logic Functioning bit
 (38 12)  (110 396)  (110 396)  LC_6 Logic Functioning bit
 (39 12)  (111 396)  (111 396)  LC_6 Logic Functioning bit
 (41 12)  (113 396)  (113 396)  LC_6 Logic Functioning bit
 (43 12)  (115 396)  (115 396)  LC_6 Logic Functioning bit
 (18 13)  (90 397)  (90 397)  routing T_2_24.sp4_r_v_b_41 <X> T_2_24.lc_trk_g3_1
 (22 13)  (94 397)  (94 397)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (95 397)  (95 397)  routing T_2_24.sp12_v_b_18 <X> T_2_24.lc_trk_g3_2
 (25 13)  (97 397)  (97 397)  routing T_2_24.sp12_v_b_18 <X> T_2_24.lc_trk_g3_2
 (26 13)  (98 397)  (98 397)  routing T_2_24.lc_trk_g1_3 <X> T_2_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 397)  (99 397)  routing T_2_24.lc_trk_g1_3 <X> T_2_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 397)  (101 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 397)  (102 397)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 397)  (103 397)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 397)  (108 397)  LC_6 Logic Functioning bit
 (38 13)  (110 397)  (110 397)  LC_6 Logic Functioning bit
 (13 14)  (85 398)  (85 398)  routing T_2_24.sp4_h_r_11 <X> T_2_24.sp4_v_t_46
 (21 14)  (93 398)  (93 398)  routing T_2_24.sp4_h_l_34 <X> T_2_24.lc_trk_g3_7
 (22 14)  (94 398)  (94 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (95 398)  (95 398)  routing T_2_24.sp4_h_l_34 <X> T_2_24.lc_trk_g3_7
 (24 14)  (96 398)  (96 398)  routing T_2_24.sp4_h_l_34 <X> T_2_24.lc_trk_g3_7
 (26 14)  (98 398)  (98 398)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_7/in_0
 (28 14)  (100 398)  (100 398)  routing T_2_24.lc_trk_g2_0 <X> T_2_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 398)  (101 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 398)  (103 398)  routing T_2_24.lc_trk_g0_4 <X> T_2_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 398)  (104 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (109 398)  (109 398)  LC_7 Logic Functioning bit
 (42 14)  (114 398)  (114 398)  LC_7 Logic Functioning bit
 (43 14)  (115 398)  (115 398)  LC_7 Logic Functioning bit
 (12 15)  (84 399)  (84 399)  routing T_2_24.sp4_h_r_11 <X> T_2_24.sp4_v_t_46
 (21 15)  (93 399)  (93 399)  routing T_2_24.sp4_h_l_34 <X> T_2_24.lc_trk_g3_7
 (22 15)  (94 399)  (94 399)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (95 399)  (95 399)  routing T_2_24.sp12_v_t_21 <X> T_2_24.lc_trk_g3_6
 (25 15)  (97 399)  (97 399)  routing T_2_24.sp12_v_t_21 <X> T_2_24.lc_trk_g3_6
 (26 15)  (98 399)  (98 399)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 399)  (99 399)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 399)  (101 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (104 399)  (104 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (105 399)  (105 399)  routing T_2_24.lc_trk_g2_3 <X> T_2_24.input_2_7
 (35 15)  (107 399)  (107 399)  routing T_2_24.lc_trk_g2_3 <X> T_2_24.input_2_7
 (36 15)  (108 399)  (108 399)  LC_7 Logic Functioning bit
 (37 15)  (109 399)  (109 399)  LC_7 Logic Functioning bit
 (42 15)  (114 399)  (114 399)  LC_7 Logic Functioning bit
 (43 15)  (115 399)  (115 399)  LC_7 Logic Functioning bit


LogicTile_3_24

 (14 0)  (140 384)  (140 384)  routing T_3_24.bnr_op_0 <X> T_3_24.lc_trk_g0_0
 (17 0)  (143 384)  (143 384)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (144 384)  (144 384)  routing T_3_24.bnr_op_1 <X> T_3_24.lc_trk_g0_1
 (27 0)  (153 384)  (153 384)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 384)  (154 384)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 384)  (155 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 384)  (157 384)  routing T_3_24.lc_trk_g0_7 <X> T_3_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 384)  (158 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (161 384)  (161 384)  routing T_3_24.lc_trk_g1_7 <X> T_3_24.input_2_0
 (36 0)  (162 384)  (162 384)  LC_0 Logic Functioning bit
 (37 0)  (163 384)  (163 384)  LC_0 Logic Functioning bit
 (38 0)  (164 384)  (164 384)  LC_0 Logic Functioning bit
 (41 0)  (167 384)  (167 384)  LC_0 Logic Functioning bit
 (43 0)  (169 384)  (169 384)  LC_0 Logic Functioning bit
 (45 0)  (171 384)  (171 384)  LC_0 Logic Functioning bit
 (10 1)  (136 385)  (136 385)  routing T_3_24.sp4_h_r_8 <X> T_3_24.sp4_v_b_1
 (14 1)  (140 385)  (140 385)  routing T_3_24.bnr_op_0 <X> T_3_24.lc_trk_g0_0
 (17 1)  (143 385)  (143 385)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (144 385)  (144 385)  routing T_3_24.bnr_op_1 <X> T_3_24.lc_trk_g0_1
 (27 1)  (153 385)  (153 385)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 385)  (154 385)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 385)  (155 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 385)  (157 385)  routing T_3_24.lc_trk_g0_7 <X> T_3_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 385)  (158 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (160 385)  (160 385)  routing T_3_24.lc_trk_g1_7 <X> T_3_24.input_2_0
 (35 1)  (161 385)  (161 385)  routing T_3_24.lc_trk_g1_7 <X> T_3_24.input_2_0
 (38 1)  (164 385)  (164 385)  LC_0 Logic Functioning bit
 (51 1)  (177 385)  (177 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (126 386)  (126 386)  routing T_3_24.glb_netwk_3 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (2 2)  (128 386)  (128 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (140 386)  (140 386)  routing T_3_24.sp4_v_t_1 <X> T_3_24.lc_trk_g0_4
 (17 2)  (143 386)  (143 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (147 386)  (147 386)  routing T_3_24.lft_op_7 <X> T_3_24.lc_trk_g0_7
 (22 2)  (148 386)  (148 386)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (150 386)  (150 386)  routing T_3_24.lft_op_7 <X> T_3_24.lc_trk_g0_7
 (29 2)  (155 386)  (155 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 386)  (157 386)  routing T_3_24.lc_trk_g3_5 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 386)  (158 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 386)  (159 386)  routing T_3_24.lc_trk_g3_5 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 386)  (160 386)  routing T_3_24.lc_trk_g3_5 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (161 386)  (161 386)  routing T_3_24.lc_trk_g0_5 <X> T_3_24.input_2_1
 (36 2)  (162 386)  (162 386)  LC_1 Logic Functioning bit
 (37 2)  (163 386)  (163 386)  LC_1 Logic Functioning bit
 (38 2)  (164 386)  (164 386)  LC_1 Logic Functioning bit
 (39 2)  (165 386)  (165 386)  LC_1 Logic Functioning bit
 (41 2)  (167 386)  (167 386)  LC_1 Logic Functioning bit
 (42 2)  (168 386)  (168 386)  LC_1 Logic Functioning bit
 (43 2)  (169 386)  (169 386)  LC_1 Logic Functioning bit
 (0 3)  (126 387)  (126 387)  routing T_3_24.glb_netwk_3 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (14 3)  (140 387)  (140 387)  routing T_3_24.sp4_v_t_1 <X> T_3_24.lc_trk_g0_4
 (16 3)  (142 387)  (142 387)  routing T_3_24.sp4_v_t_1 <X> T_3_24.lc_trk_g0_4
 (17 3)  (143 387)  (143 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (144 387)  (144 387)  routing T_3_24.sp4_r_v_b_29 <X> T_3_24.lc_trk_g0_5
 (29 3)  (155 387)  (155 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (158 387)  (158 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (162 387)  (162 387)  LC_1 Logic Functioning bit
 (37 3)  (163 387)  (163 387)  LC_1 Logic Functioning bit
 (38 3)  (164 387)  (164 387)  LC_1 Logic Functioning bit
 (39 3)  (165 387)  (165 387)  LC_1 Logic Functioning bit
 (40 3)  (166 387)  (166 387)  LC_1 Logic Functioning bit
 (42 3)  (168 387)  (168 387)  LC_1 Logic Functioning bit
 (16 4)  (142 388)  (142 388)  routing T_3_24.sp4_v_b_1 <X> T_3_24.lc_trk_g1_1
 (17 4)  (143 388)  (143 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (144 388)  (144 388)  routing T_3_24.sp4_v_b_1 <X> T_3_24.lc_trk_g1_1
 (31 4)  (157 388)  (157 388)  routing T_3_24.lc_trk_g0_7 <X> T_3_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 388)  (158 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (162 388)  (162 388)  LC_2 Logic Functioning bit
 (37 4)  (163 388)  (163 388)  LC_2 Logic Functioning bit
 (38 4)  (164 388)  (164 388)  LC_2 Logic Functioning bit
 (39 4)  (165 388)  (165 388)  LC_2 Logic Functioning bit
 (42 4)  (168 388)  (168 388)  LC_2 Logic Functioning bit
 (43 4)  (169 388)  (169 388)  LC_2 Logic Functioning bit
 (50 4)  (176 388)  (176 388)  Cascade bit: LH_LC02_inmux02_5

 (31 5)  (157 389)  (157 389)  routing T_3_24.lc_trk_g0_7 <X> T_3_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 389)  (162 389)  LC_2 Logic Functioning bit
 (37 5)  (163 389)  (163 389)  LC_2 Logic Functioning bit
 (38 5)  (164 389)  (164 389)  LC_2 Logic Functioning bit
 (39 5)  (165 389)  (165 389)  LC_2 Logic Functioning bit
 (42 5)  (168 389)  (168 389)  LC_2 Logic Functioning bit
 (43 5)  (169 389)  (169 389)  LC_2 Logic Functioning bit
 (6 6)  (132 390)  (132 390)  routing T_3_24.sp4_h_l_47 <X> T_3_24.sp4_v_t_38
 (14 6)  (140 390)  (140 390)  routing T_3_24.sp12_h_l_3 <X> T_3_24.lc_trk_g1_4
 (16 6)  (142 390)  (142 390)  routing T_3_24.sp4_v_b_13 <X> T_3_24.lc_trk_g1_5
 (17 6)  (143 390)  (143 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (144 390)  (144 390)  routing T_3_24.sp4_v_b_13 <X> T_3_24.lc_trk_g1_5
 (21 6)  (147 390)  (147 390)  routing T_3_24.wire_logic_cluster/lc_7/out <X> T_3_24.lc_trk_g1_7
 (22 6)  (148 390)  (148 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (152 390)  (152 390)  routing T_3_24.lc_trk_g1_4 <X> T_3_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (153 390)  (153 390)  routing T_3_24.lc_trk_g1_5 <X> T_3_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 390)  (155 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 390)  (156 390)  routing T_3_24.lc_trk_g1_5 <X> T_3_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 390)  (157 390)  routing T_3_24.lc_trk_g0_4 <X> T_3_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 390)  (158 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (162 390)  (162 390)  LC_3 Logic Functioning bit
 (37 6)  (163 390)  (163 390)  LC_3 Logic Functioning bit
 (38 6)  (164 390)  (164 390)  LC_3 Logic Functioning bit
 (39 6)  (165 390)  (165 390)  LC_3 Logic Functioning bit
 (41 6)  (167 390)  (167 390)  LC_3 Logic Functioning bit
 (43 6)  (169 390)  (169 390)  LC_3 Logic Functioning bit
 (46 6)  (172 390)  (172 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (140 391)  (140 391)  routing T_3_24.sp12_h_l_3 <X> T_3_24.lc_trk_g1_4
 (15 7)  (141 391)  (141 391)  routing T_3_24.sp12_h_l_3 <X> T_3_24.lc_trk_g1_4
 (17 7)  (143 391)  (143 391)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (18 7)  (144 391)  (144 391)  routing T_3_24.sp4_v_b_13 <X> T_3_24.lc_trk_g1_5
 (27 7)  (153 391)  (153 391)  routing T_3_24.lc_trk_g1_4 <X> T_3_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 391)  (155 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (162 391)  (162 391)  LC_3 Logic Functioning bit
 (38 7)  (164 391)  (164 391)  LC_3 Logic Functioning bit
 (28 8)  (154 392)  (154 392)  routing T_3_24.lc_trk_g2_5 <X> T_3_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 392)  (155 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 392)  (156 392)  routing T_3_24.lc_trk_g2_5 <X> T_3_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 392)  (157 392)  routing T_3_24.lc_trk_g3_6 <X> T_3_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 392)  (158 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 392)  (159 392)  routing T_3_24.lc_trk_g3_6 <X> T_3_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 392)  (160 392)  routing T_3_24.lc_trk_g3_6 <X> T_3_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 392)  (162 392)  LC_4 Logic Functioning bit
 (37 8)  (163 392)  (163 392)  LC_4 Logic Functioning bit
 (38 8)  (164 392)  (164 392)  LC_4 Logic Functioning bit
 (39 8)  (165 392)  (165 392)  LC_4 Logic Functioning bit
 (41 8)  (167 392)  (167 392)  LC_4 Logic Functioning bit
 (43 8)  (169 392)  (169 392)  LC_4 Logic Functioning bit
 (27 9)  (153 393)  (153 393)  routing T_3_24.lc_trk_g1_1 <X> T_3_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 393)  (155 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 393)  (157 393)  routing T_3_24.lc_trk_g3_6 <X> T_3_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (162 393)  (162 393)  LC_4 Logic Functioning bit
 (38 9)  (164 393)  (164 393)  LC_4 Logic Functioning bit
 (7 10)  (133 394)  (133 394)  Column buffer control bit: LH_colbuf_cntl_3

 (13 10)  (139 394)  (139 394)  routing T_3_24.sp4_h_r_8 <X> T_3_24.sp4_v_t_45
 (16 10)  (142 394)  (142 394)  routing T_3_24.sp4_v_b_37 <X> T_3_24.lc_trk_g2_5
 (17 10)  (143 394)  (143 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (144 394)  (144 394)  routing T_3_24.sp4_v_b_37 <X> T_3_24.lc_trk_g2_5
 (21 10)  (147 394)  (147 394)  routing T_3_24.wire_logic_cluster/lc_7/out <X> T_3_24.lc_trk_g2_7
 (22 10)  (148 394)  (148 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (151 394)  (151 394)  routing T_3_24.wire_logic_cluster/lc_6/out <X> T_3_24.lc_trk_g2_6
 (28 10)  (154 394)  (154 394)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 394)  (155 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 394)  (156 394)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 394)  (158 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 394)  (159 394)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 394)  (160 394)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (161 394)  (161 394)  routing T_3_24.lc_trk_g0_7 <X> T_3_24.input_2_5
 (36 10)  (162 394)  (162 394)  LC_5 Logic Functioning bit
 (38 10)  (164 394)  (164 394)  LC_5 Logic Functioning bit
 (12 11)  (138 395)  (138 395)  routing T_3_24.sp4_h_r_8 <X> T_3_24.sp4_v_t_45
 (18 11)  (144 395)  (144 395)  routing T_3_24.sp4_v_b_37 <X> T_3_24.lc_trk_g2_5
 (22 11)  (148 395)  (148 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (153 395)  (153 395)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 395)  (154 395)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 395)  (155 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 395)  (156 395)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (158 395)  (158 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (161 395)  (161 395)  routing T_3_24.lc_trk_g0_7 <X> T_3_24.input_2_5
 (36 11)  (162 395)  (162 395)  LC_5 Logic Functioning bit
 (38 11)  (164 395)  (164 395)  LC_5 Logic Functioning bit
 (42 11)  (168 395)  (168 395)  LC_5 Logic Functioning bit
 (43 11)  (169 395)  (169 395)  LC_5 Logic Functioning bit
 (14 12)  (140 396)  (140 396)  routing T_3_24.wire_logic_cluster/lc_0/out <X> T_3_24.lc_trk_g3_0
 (17 12)  (143 396)  (143 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 396)  (144 396)  routing T_3_24.wire_logic_cluster/lc_1/out <X> T_3_24.lc_trk_g3_1
 (25 12)  (151 396)  (151 396)  routing T_3_24.wire_logic_cluster/lc_2/out <X> T_3_24.lc_trk_g3_2
 (26 12)  (152 396)  (152 396)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_6/in_0
 (28 12)  (154 396)  (154 396)  routing T_3_24.lc_trk_g2_7 <X> T_3_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 396)  (155 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 396)  (156 396)  routing T_3_24.lc_trk_g2_7 <X> T_3_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 396)  (158 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 396)  (159 396)  routing T_3_24.lc_trk_g3_2 <X> T_3_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 396)  (160 396)  routing T_3_24.lc_trk_g3_2 <X> T_3_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 396)  (162 396)  LC_6 Logic Functioning bit
 (43 12)  (169 396)  (169 396)  LC_6 Logic Functioning bit
 (45 12)  (171 396)  (171 396)  LC_6 Logic Functioning bit
 (50 12)  (176 396)  (176 396)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (134 397)  (134 397)  routing T_3_24.sp4_h_r_10 <X> T_3_24.sp4_v_b_10
 (17 13)  (143 397)  (143 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (148 397)  (148 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (152 397)  (152 397)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 397)  (154 397)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 397)  (155 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 397)  (156 397)  routing T_3_24.lc_trk_g2_7 <X> T_3_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 397)  (157 397)  routing T_3_24.lc_trk_g3_2 <X> T_3_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (162 397)  (162 397)  LC_6 Logic Functioning bit
 (37 13)  (163 397)  (163 397)  LC_6 Logic Functioning bit
 (39 13)  (165 397)  (165 397)  LC_6 Logic Functioning bit
 (43 13)  (169 397)  (169 397)  LC_6 Logic Functioning bit
 (51 13)  (177 397)  (177 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (8 14)  (134 398)  (134 398)  routing T_3_24.sp4_h_r_10 <X> T_3_24.sp4_h_l_47
 (15 14)  (141 398)  (141 398)  routing T_3_24.tnr_op_5 <X> T_3_24.lc_trk_g3_5
 (17 14)  (143 398)  (143 398)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (152 398)  (152 398)  routing T_3_24.lc_trk_g0_5 <X> T_3_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 398)  (153 398)  routing T_3_24.lc_trk_g1_7 <X> T_3_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 398)  (155 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 398)  (156 398)  routing T_3_24.lc_trk_g1_7 <X> T_3_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 398)  (158 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 398)  (159 398)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (160 398)  (160 398)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 398)  (162 398)  LC_7 Logic Functioning bit
 (38 14)  (164 398)  (164 398)  LC_7 Logic Functioning bit
 (45 14)  (171 398)  (171 398)  LC_7 Logic Functioning bit
 (22 15)  (148 399)  (148 399)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (149 399)  (149 399)  routing T_3_24.sp12_v_t_21 <X> T_3_24.lc_trk_g3_6
 (25 15)  (151 399)  (151 399)  routing T_3_24.sp12_v_t_21 <X> T_3_24.lc_trk_g3_6
 (29 15)  (155 399)  (155 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 399)  (156 399)  routing T_3_24.lc_trk_g1_7 <X> T_3_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (162 399)  (162 399)  LC_7 Logic Functioning bit
 (38 15)  (164 399)  (164 399)  LC_7 Logic Functioning bit
 (40 15)  (166 399)  (166 399)  LC_7 Logic Functioning bit
 (42 15)  (168 399)  (168 399)  LC_7 Logic Functioning bit
 (51 15)  (177 399)  (177 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_4_24

 (21 0)  (201 384)  (201 384)  routing T_4_24.wire_logic_cluster/lc_3/out <X> T_4_24.lc_trk_g0_3
 (22 0)  (202 384)  (202 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (207 384)  (207 384)  routing T_4_24.lc_trk_g3_4 <X> T_4_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 384)  (208 384)  routing T_4_24.lc_trk_g3_4 <X> T_4_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 384)  (209 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 384)  (210 384)  routing T_4_24.lc_trk_g3_4 <X> T_4_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 384)  (212 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (215 384)  (215 384)  routing T_4_24.lc_trk_g2_4 <X> T_4_24.input_2_0
 (36 0)  (216 384)  (216 384)  LC_0 Logic Functioning bit
 (37 0)  (217 384)  (217 384)  LC_0 Logic Functioning bit
 (38 0)  (218 384)  (218 384)  LC_0 Logic Functioning bit
 (41 0)  (221 384)  (221 384)  LC_0 Logic Functioning bit
 (43 0)  (223 384)  (223 384)  LC_0 Logic Functioning bit
 (22 1)  (202 385)  (202 385)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (204 385)  (204 385)  routing T_4_24.top_op_2 <X> T_4_24.lc_trk_g0_2
 (25 1)  (205 385)  (205 385)  routing T_4_24.top_op_2 <X> T_4_24.lc_trk_g0_2
 (27 1)  (207 385)  (207 385)  routing T_4_24.lc_trk_g3_1 <X> T_4_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 385)  (208 385)  routing T_4_24.lc_trk_g3_1 <X> T_4_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 385)  (209 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 385)  (211 385)  routing T_4_24.lc_trk_g0_3 <X> T_4_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (212 385)  (212 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (213 385)  (213 385)  routing T_4_24.lc_trk_g2_4 <X> T_4_24.input_2_0
 (36 1)  (216 385)  (216 385)  LC_0 Logic Functioning bit
 (39 1)  (219 385)  (219 385)  LC_0 Logic Functioning bit
 (40 1)  (220 385)  (220 385)  LC_0 Logic Functioning bit
 (0 2)  (180 386)  (180 386)  routing T_4_24.glb_netwk_3 <X> T_4_24.wire_logic_cluster/lc_7/clk
 (2 2)  (182 386)  (182 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (195 386)  (195 386)  routing T_4_24.sp12_h_r_5 <X> T_4_24.lc_trk_g0_5
 (17 2)  (197 386)  (197 386)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (198 386)  (198 386)  routing T_4_24.sp12_h_r_5 <X> T_4_24.lc_trk_g0_5
 (21 2)  (201 386)  (201 386)  routing T_4_24.sp12_h_l_4 <X> T_4_24.lc_trk_g0_7
 (22 2)  (202 386)  (202 386)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (204 386)  (204 386)  routing T_4_24.sp12_h_l_4 <X> T_4_24.lc_trk_g0_7
 (28 2)  (208 386)  (208 386)  routing T_4_24.lc_trk_g2_4 <X> T_4_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 386)  (209 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 386)  (210 386)  routing T_4_24.lc_trk_g2_4 <X> T_4_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 386)  (211 386)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 386)  (212 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 386)  (213 386)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 386)  (214 386)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 386)  (216 386)  LC_1 Logic Functioning bit
 (39 2)  (219 386)  (219 386)  LC_1 Logic Functioning bit
 (43 2)  (223 386)  (223 386)  LC_1 Logic Functioning bit
 (50 2)  (230 386)  (230 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 387)  (180 387)  routing T_4_24.glb_netwk_3 <X> T_4_24.wire_logic_cluster/lc_7/clk
 (18 3)  (198 387)  (198 387)  routing T_4_24.sp12_h_r_5 <X> T_4_24.lc_trk_g0_5
 (21 3)  (201 387)  (201 387)  routing T_4_24.sp12_h_l_4 <X> T_4_24.lc_trk_g0_7
 (28 3)  (208 387)  (208 387)  routing T_4_24.lc_trk_g2_1 <X> T_4_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 387)  (209 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (216 387)  (216 387)  LC_1 Logic Functioning bit
 (37 3)  (217 387)  (217 387)  LC_1 Logic Functioning bit
 (39 3)  (219 387)  (219 387)  LC_1 Logic Functioning bit
 (42 3)  (222 387)  (222 387)  LC_1 Logic Functioning bit
 (43 3)  (223 387)  (223 387)  LC_1 Logic Functioning bit
 (25 4)  (205 388)  (205 388)  routing T_4_24.wire_logic_cluster/lc_2/out <X> T_4_24.lc_trk_g1_2
 (28 4)  (208 388)  (208 388)  routing T_4_24.lc_trk_g2_3 <X> T_4_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 388)  (209 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 388)  (212 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 388)  (214 388)  routing T_4_24.lc_trk_g1_2 <X> T_4_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 388)  (216 388)  LC_2 Logic Functioning bit
 (37 4)  (217 388)  (217 388)  LC_2 Logic Functioning bit
 (39 4)  (219 388)  (219 388)  LC_2 Logic Functioning bit
 (43 4)  (223 388)  (223 388)  LC_2 Logic Functioning bit
 (45 4)  (225 388)  (225 388)  LC_2 Logic Functioning bit
 (50 4)  (230 388)  (230 388)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (202 389)  (202 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (210 389)  (210 389)  routing T_4_24.lc_trk_g2_3 <X> T_4_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 389)  (211 389)  routing T_4_24.lc_trk_g1_2 <X> T_4_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 389)  (216 389)  LC_2 Logic Functioning bit
 (37 5)  (217 389)  (217 389)  LC_2 Logic Functioning bit
 (39 5)  (219 389)  (219 389)  LC_2 Logic Functioning bit
 (43 5)  (223 389)  (223 389)  LC_2 Logic Functioning bit
 (26 6)  (206 390)  (206 390)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.wire_logic_cluster/lc_3/in_0
 (28 6)  (208 390)  (208 390)  routing T_4_24.lc_trk_g2_2 <X> T_4_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 390)  (209 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 390)  (212 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 390)  (213 390)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 390)  (214 390)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 390)  (216 390)  LC_3 Logic Functioning bit
 (37 6)  (217 390)  (217 390)  LC_3 Logic Functioning bit
 (38 6)  (218 390)  (218 390)  LC_3 Logic Functioning bit
 (39 6)  (219 390)  (219 390)  LC_3 Logic Functioning bit
 (41 6)  (221 390)  (221 390)  LC_3 Logic Functioning bit
 (43 6)  (223 390)  (223 390)  LC_3 Logic Functioning bit
 (26 7)  (206 391)  (206 391)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 391)  (209 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 391)  (210 391)  routing T_4_24.lc_trk_g2_2 <X> T_4_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 391)  (211 391)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (216 391)  (216 391)  LC_3 Logic Functioning bit
 (38 7)  (218 391)  (218 391)  LC_3 Logic Functioning bit
 (14 8)  (194 392)  (194 392)  routing T_4_24.rgt_op_0 <X> T_4_24.lc_trk_g2_0
 (16 8)  (196 392)  (196 392)  routing T_4_24.sp4_v_b_33 <X> T_4_24.lc_trk_g2_1
 (17 8)  (197 392)  (197 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (198 392)  (198 392)  routing T_4_24.sp4_v_b_33 <X> T_4_24.lc_trk_g2_1
 (21 8)  (201 392)  (201 392)  routing T_4_24.bnl_op_3 <X> T_4_24.lc_trk_g2_3
 (22 8)  (202 392)  (202 392)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (205 392)  (205 392)  routing T_4_24.sp4_v_t_23 <X> T_4_24.lc_trk_g2_2
 (29 8)  (209 392)  (209 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 392)  (210 392)  routing T_4_24.lc_trk_g0_5 <X> T_4_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 392)  (212 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 392)  (213 392)  routing T_4_24.lc_trk_g3_0 <X> T_4_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 392)  (214 392)  routing T_4_24.lc_trk_g3_0 <X> T_4_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 392)  (216 392)  LC_4 Logic Functioning bit
 (37 8)  (217 392)  (217 392)  LC_4 Logic Functioning bit
 (38 8)  (218 392)  (218 392)  LC_4 Logic Functioning bit
 (39 8)  (219 392)  (219 392)  LC_4 Logic Functioning bit
 (41 8)  (221 392)  (221 392)  LC_4 Logic Functioning bit
 (43 8)  (223 392)  (223 392)  LC_4 Logic Functioning bit
 (15 9)  (195 393)  (195 393)  routing T_4_24.rgt_op_0 <X> T_4_24.lc_trk_g2_0
 (17 9)  (197 393)  (197 393)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (198 393)  (198 393)  routing T_4_24.sp4_v_b_33 <X> T_4_24.lc_trk_g2_1
 (19 9)  (199 393)  (199 393)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (21 9)  (201 393)  (201 393)  routing T_4_24.bnl_op_3 <X> T_4_24.lc_trk_g2_3
 (22 9)  (202 393)  (202 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (203 393)  (203 393)  routing T_4_24.sp4_v_t_23 <X> T_4_24.lc_trk_g2_2
 (25 9)  (205 393)  (205 393)  routing T_4_24.sp4_v_t_23 <X> T_4_24.lc_trk_g2_2
 (28 9)  (208 393)  (208 393)  routing T_4_24.lc_trk_g2_0 <X> T_4_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 393)  (209 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (216 393)  (216 393)  LC_4 Logic Functioning bit
 (38 9)  (218 393)  (218 393)  LC_4 Logic Functioning bit
 (7 10)  (187 394)  (187 394)  Column buffer control bit: LH_colbuf_cntl_3

 (28 10)  (208 394)  (208 394)  routing T_4_24.lc_trk_g2_4 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 394)  (209 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 394)  (210 394)  routing T_4_24.lc_trk_g2_4 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 394)  (212 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (216 394)  (216 394)  LC_5 Logic Functioning bit
 (37 10)  (217 394)  (217 394)  LC_5 Logic Functioning bit
 (38 10)  (218 394)  (218 394)  LC_5 Logic Functioning bit
 (41 10)  (221 394)  (221 394)  LC_5 Logic Functioning bit
 (42 10)  (222 394)  (222 394)  LC_5 Logic Functioning bit
 (43 10)  (223 394)  (223 394)  LC_5 Logic Functioning bit
 (50 10)  (230 394)  (230 394)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (194 395)  (194 395)  routing T_4_24.sp4_r_v_b_36 <X> T_4_24.lc_trk_g2_4
 (17 11)  (197 395)  (197 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (202 395)  (202 395)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (203 395)  (203 395)  routing T_4_24.sp12_v_t_21 <X> T_4_24.lc_trk_g2_6
 (25 11)  (205 395)  (205 395)  routing T_4_24.sp12_v_t_21 <X> T_4_24.lc_trk_g2_6
 (26 11)  (206 395)  (206 395)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (207 395)  (207 395)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 395)  (208 395)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 395)  (209 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 395)  (211 395)  routing T_4_24.lc_trk_g0_2 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (37 11)  (217 395)  (217 395)  LC_5 Logic Functioning bit
 (39 11)  (219 395)  (219 395)  LC_5 Logic Functioning bit
 (15 12)  (195 396)  (195 396)  routing T_4_24.rgt_op_1 <X> T_4_24.lc_trk_g3_1
 (17 12)  (197 396)  (197 396)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (198 396)  (198 396)  routing T_4_24.rgt_op_1 <X> T_4_24.lc_trk_g3_1
 (21 12)  (201 396)  (201 396)  routing T_4_24.sp4_v_t_22 <X> T_4_24.lc_trk_g3_3
 (22 12)  (202 396)  (202 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (203 396)  (203 396)  routing T_4_24.sp4_v_t_22 <X> T_4_24.lc_trk_g3_3
 (25 12)  (205 396)  (205 396)  routing T_4_24.bnl_op_2 <X> T_4_24.lc_trk_g3_2
 (28 12)  (208 396)  (208 396)  routing T_4_24.lc_trk_g2_3 <X> T_4_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 396)  (209 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 396)  (211 396)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 396)  (212 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 396)  (213 396)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 396)  (214 396)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 396)  (216 396)  LC_6 Logic Functioning bit
 (37 12)  (217 396)  (217 396)  LC_6 Logic Functioning bit
 (39 12)  (219 396)  (219 396)  LC_6 Logic Functioning bit
 (43 12)  (223 396)  (223 396)  LC_6 Logic Functioning bit
 (45 12)  (225 396)  (225 396)  LC_6 Logic Functioning bit
 (50 12)  (230 396)  (230 396)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (195 397)  (195 397)  routing T_4_24.sp4_v_t_29 <X> T_4_24.lc_trk_g3_0
 (16 13)  (196 397)  (196 397)  routing T_4_24.sp4_v_t_29 <X> T_4_24.lc_trk_g3_0
 (17 13)  (197 397)  (197 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (201 397)  (201 397)  routing T_4_24.sp4_v_t_22 <X> T_4_24.lc_trk_g3_3
 (22 13)  (202 397)  (202 397)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (205 397)  (205 397)  routing T_4_24.bnl_op_2 <X> T_4_24.lc_trk_g3_2
 (30 13)  (210 397)  (210 397)  routing T_4_24.lc_trk_g2_3 <X> T_4_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 397)  (211 397)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (216 397)  (216 397)  LC_6 Logic Functioning bit
 (37 13)  (217 397)  (217 397)  LC_6 Logic Functioning bit
 (39 13)  (219 397)  (219 397)  LC_6 Logic Functioning bit
 (43 13)  (223 397)  (223 397)  LC_6 Logic Functioning bit
 (5 14)  (185 398)  (185 398)  routing T_4_24.sp4_v_t_38 <X> T_4_24.sp4_h_l_44
 (14 14)  (194 398)  (194 398)  routing T_4_24.sp4_h_r_44 <X> T_4_24.lc_trk_g3_4
 (17 14)  (197 398)  (197 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (201 398)  (201 398)  routing T_4_24.sp4_v_t_26 <X> T_4_24.lc_trk_g3_7
 (22 14)  (202 398)  (202 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (203 398)  (203 398)  routing T_4_24.sp4_v_t_26 <X> T_4_24.lc_trk_g3_7
 (25 14)  (205 398)  (205 398)  routing T_4_24.wire_logic_cluster/lc_6/out <X> T_4_24.lc_trk_g3_6
 (26 14)  (206 398)  (206 398)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.wire_logic_cluster/lc_7/in_0
 (28 14)  (208 398)  (208 398)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 398)  (209 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 398)  (210 398)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (211 398)  (211 398)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 398)  (212 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 398)  (213 398)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 398)  (214 398)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 398)  (216 398)  LC_7 Logic Functioning bit
 (37 14)  (217 398)  (217 398)  LC_7 Logic Functioning bit
 (38 14)  (218 398)  (218 398)  LC_7 Logic Functioning bit
 (39 14)  (219 398)  (219 398)  LC_7 Logic Functioning bit
 (41 14)  (221 398)  (221 398)  LC_7 Logic Functioning bit
 (43 14)  (223 398)  (223 398)  LC_7 Logic Functioning bit
 (4 15)  (184 399)  (184 399)  routing T_4_24.sp4_v_t_38 <X> T_4_24.sp4_h_l_44
 (6 15)  (186 399)  (186 399)  routing T_4_24.sp4_v_t_38 <X> T_4_24.sp4_h_l_44
 (14 15)  (194 399)  (194 399)  routing T_4_24.sp4_h_r_44 <X> T_4_24.lc_trk_g3_4
 (15 15)  (195 399)  (195 399)  routing T_4_24.sp4_h_r_44 <X> T_4_24.lc_trk_g3_4
 (16 15)  (196 399)  (196 399)  routing T_4_24.sp4_h_r_44 <X> T_4_24.lc_trk_g3_4
 (17 15)  (197 399)  (197 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (201 399)  (201 399)  routing T_4_24.sp4_v_t_26 <X> T_4_24.lc_trk_g3_7
 (22 15)  (202 399)  (202 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (206 399)  (206 399)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 399)  (209 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 399)  (210 399)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 399)  (211 399)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (216 399)  (216 399)  LC_7 Logic Functioning bit
 (38 15)  (218 399)  (218 399)  LC_7 Logic Functioning bit


LogicTile_5_24

 (14 0)  (248 384)  (248 384)  routing T_5_24.wire_logic_cluster/lc_0/out <X> T_5_24.lc_trk_g0_0
 (28 0)  (262 384)  (262 384)  routing T_5_24.lc_trk_g2_7 <X> T_5_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 384)  (263 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 384)  (264 384)  routing T_5_24.lc_trk_g2_7 <X> T_5_24.wire_logic_cluster/lc_0/in_1
 (36 0)  (270 384)  (270 384)  LC_0 Logic Functioning bit
 (39 0)  (273 384)  (273 384)  LC_0 Logic Functioning bit
 (41 0)  (275 384)  (275 384)  LC_0 Logic Functioning bit
 (42 0)  (276 384)  (276 384)  LC_0 Logic Functioning bit
 (44 0)  (278 384)  (278 384)  LC_0 Logic Functioning bit
 (45 0)  (279 384)  (279 384)  LC_0 Logic Functioning bit
 (47 0)  (281 384)  (281 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (251 385)  (251 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (30 1)  (264 385)  (264 385)  routing T_5_24.lc_trk_g2_7 <X> T_5_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 385)  (266 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (270 385)  (270 385)  LC_0 Logic Functioning bit
 (39 1)  (273 385)  (273 385)  LC_0 Logic Functioning bit
 (41 1)  (275 385)  (275 385)  LC_0 Logic Functioning bit
 (42 1)  (276 385)  (276 385)  LC_0 Logic Functioning bit
 (47 1)  (281 385)  (281 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (282 385)  (282 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (285 385)  (285 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (234 386)  (234 386)  routing T_5_24.glb_netwk_3 <X> T_5_24.wire_logic_cluster/lc_7/clk
 (2 2)  (236 386)  (236 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (261 386)  (261 386)  routing T_5_24.lc_trk_g3_1 <X> T_5_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 386)  (262 386)  routing T_5_24.lc_trk_g3_1 <X> T_5_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 386)  (263 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 386)  (266 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (270 386)  (270 386)  LC_1 Logic Functioning bit
 (39 2)  (273 386)  (273 386)  LC_1 Logic Functioning bit
 (41 2)  (275 386)  (275 386)  LC_1 Logic Functioning bit
 (42 2)  (276 386)  (276 386)  LC_1 Logic Functioning bit
 (44 2)  (278 386)  (278 386)  LC_1 Logic Functioning bit
 (45 2)  (279 386)  (279 386)  LC_1 Logic Functioning bit
 (53 2)  (287 386)  (287 386)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (234 387)  (234 387)  routing T_5_24.glb_netwk_3 <X> T_5_24.wire_logic_cluster/lc_7/clk
 (36 3)  (270 387)  (270 387)  LC_1 Logic Functioning bit
 (39 3)  (273 387)  (273 387)  LC_1 Logic Functioning bit
 (41 3)  (275 387)  (275 387)  LC_1 Logic Functioning bit
 (42 3)  (276 387)  (276 387)  LC_1 Logic Functioning bit
 (47 3)  (281 387)  (281 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (285 387)  (285 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (234 388)  (234 388)  routing T_5_24.lc_trk_g3_3 <X> T_5_24.wire_logic_cluster/lc_7/cen
 (1 4)  (235 388)  (235 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (27 4)  (261 388)  (261 388)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 388)  (262 388)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 388)  (263 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 388)  (266 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (270 388)  (270 388)  LC_2 Logic Functioning bit
 (39 4)  (273 388)  (273 388)  LC_2 Logic Functioning bit
 (41 4)  (275 388)  (275 388)  LC_2 Logic Functioning bit
 (42 4)  (276 388)  (276 388)  LC_2 Logic Functioning bit
 (45 4)  (279 388)  (279 388)  LC_2 Logic Functioning bit
 (0 5)  (234 389)  (234 389)  routing T_5_24.lc_trk_g3_3 <X> T_5_24.wire_logic_cluster/lc_7/cen
 (1 5)  (235 389)  (235 389)  routing T_5_24.lc_trk_g3_3 <X> T_5_24.wire_logic_cluster/lc_7/cen
 (30 5)  (264 389)  (264 389)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (270 389)  (270 389)  LC_2 Logic Functioning bit
 (39 5)  (273 389)  (273 389)  LC_2 Logic Functioning bit
 (41 5)  (275 389)  (275 389)  LC_2 Logic Functioning bit
 (42 5)  (276 389)  (276 389)  LC_2 Logic Functioning bit
 (47 5)  (281 389)  (281 389)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (285 389)  (285 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (287 389)  (287 389)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (12 6)  (246 390)  (246 390)  routing T_5_24.sp4_v_t_40 <X> T_5_24.sp4_h_l_40
 (11 7)  (245 391)  (245 391)  routing T_5_24.sp4_v_t_40 <X> T_5_24.sp4_h_l_40
 (7 10)  (241 394)  (241 394)  Column buffer control bit: LH_colbuf_cntl_3

 (22 10)  (256 394)  (256 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (15 11)  (249 395)  (249 395)  routing T_5_24.sp4_v_t_33 <X> T_5_24.lc_trk_g2_4
 (16 11)  (250 395)  (250 395)  routing T_5_24.sp4_v_t_33 <X> T_5_24.lc_trk_g2_4
 (17 11)  (251 395)  (251 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (255 395)  (255 395)  routing T_5_24.sp4_r_v_b_39 <X> T_5_24.lc_trk_g2_7
 (17 12)  (251 396)  (251 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 396)  (252 396)  routing T_5_24.wire_logic_cluster/lc_1/out <X> T_5_24.lc_trk_g3_1
 (22 12)  (256 396)  (256 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (257 396)  (257 396)  routing T_5_24.sp12_v_b_19 <X> T_5_24.lc_trk_g3_3
 (25 12)  (259 396)  (259 396)  routing T_5_24.wire_logic_cluster/lc_2/out <X> T_5_24.lc_trk_g3_2
 (21 13)  (255 397)  (255 397)  routing T_5_24.sp12_v_b_19 <X> T_5_24.lc_trk_g3_3
 (22 13)  (256 397)  (256 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (234 398)  (234 398)  routing T_5_24.lc_trk_g2_4 <X> T_5_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 398)  (235 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (235 399)  (235 399)  routing T_5_24.lc_trk_g2_4 <X> T_5_24.wire_logic_cluster/lc_7/s_r


LogicTile_6_24

 (8 6)  (296 390)  (296 390)  routing T_6_24.sp4_v_t_41 <X> T_6_24.sp4_h_l_41
 (9 6)  (297 390)  (297 390)  routing T_6_24.sp4_v_t_41 <X> T_6_24.sp4_h_l_41
 (7 10)  (295 394)  (295 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_7_24

 (26 0)  (368 384)  (368 384)  routing T_7_24.lc_trk_g0_4 <X> T_7_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 384)  (369 384)  routing T_7_24.lc_trk_g3_0 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 384)  (370 384)  routing T_7_24.lc_trk_g3_0 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 384)  (371 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 384)  (374 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 384)  (376 384)  routing T_7_24.lc_trk_g1_0 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 384)  (378 384)  LC_0 Logic Functioning bit
 (38 0)  (380 384)  (380 384)  LC_0 Logic Functioning bit
 (41 0)  (383 384)  (383 384)  LC_0 Logic Functioning bit
 (43 0)  (385 384)  (385 384)  LC_0 Logic Functioning bit
 (45 0)  (387 384)  (387 384)  LC_0 Logic Functioning bit
 (29 1)  (371 385)  (371 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (41 1)  (383 385)  (383 385)  LC_0 Logic Functioning bit
 (43 1)  (385 385)  (385 385)  LC_0 Logic Functioning bit
 (47 1)  (389 385)  (389 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (390 385)  (390 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (342 386)  (342 386)  routing T_7_24.glb_netwk_3 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (2 2)  (344 386)  (344 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (356 386)  (356 386)  routing T_7_24.sp4_h_l_1 <X> T_7_24.lc_trk_g0_4
 (0 3)  (342 387)  (342 387)  routing T_7_24.glb_netwk_3 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (15 3)  (357 387)  (357 387)  routing T_7_24.sp4_h_l_1 <X> T_7_24.lc_trk_g0_4
 (16 3)  (358 387)  (358 387)  routing T_7_24.sp4_h_l_1 <X> T_7_24.lc_trk_g0_4
 (17 3)  (359 387)  (359 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (8 4)  (350 388)  (350 388)  routing T_7_24.sp4_v_b_4 <X> T_7_24.sp4_h_r_4
 (9 4)  (351 388)  (351 388)  routing T_7_24.sp4_v_b_4 <X> T_7_24.sp4_h_r_4
 (14 4)  (356 388)  (356 388)  routing T_7_24.sp4_h_l_5 <X> T_7_24.lc_trk_g1_0
 (14 5)  (356 389)  (356 389)  routing T_7_24.sp4_h_l_5 <X> T_7_24.lc_trk_g1_0
 (15 5)  (357 389)  (357 389)  routing T_7_24.sp4_h_l_5 <X> T_7_24.lc_trk_g1_0
 (16 5)  (358 389)  (358 389)  routing T_7_24.sp4_h_l_5 <X> T_7_24.lc_trk_g1_0
 (17 5)  (359 389)  (359 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (6 6)  (348 390)  (348 390)  routing T_7_24.sp4_h_l_47 <X> T_7_24.sp4_v_t_38
 (8 7)  (350 391)  (350 391)  routing T_7_24.sp4_h_r_10 <X> T_7_24.sp4_v_t_41
 (9 7)  (351 391)  (351 391)  routing T_7_24.sp4_h_r_10 <X> T_7_24.sp4_v_t_41
 (10 7)  (352 391)  (352 391)  routing T_7_24.sp4_h_r_10 <X> T_7_24.sp4_v_t_41
 (7 10)  (349 394)  (349 394)  Column buffer control bit: LH_colbuf_cntl_3

 (12 11)  (354 395)  (354 395)  routing T_7_24.sp4_h_l_45 <X> T_7_24.sp4_v_t_45
 (14 12)  (356 396)  (356 396)  routing T_7_24.wire_logic_cluster/lc_0/out <X> T_7_24.lc_trk_g3_0
 (17 13)  (359 397)  (359 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0


RAM_Tile_8_24



LogicTile_9_24

 (10 3)  (448 387)  (448 387)  routing T_9_24.sp4_h_l_45 <X> T_9_24.sp4_v_t_36


LogicTile_10_24

 (0 2)  (492 386)  (492 386)  routing T_10_24.glb_netwk_3 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (2 2)  (494 386)  (494 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (500 386)  (500 386)  routing T_10_24.sp4_v_t_42 <X> T_10_24.sp4_h_l_36
 (9 2)  (501 386)  (501 386)  routing T_10_24.sp4_v_t_42 <X> T_10_24.sp4_h_l_36
 (10 2)  (502 386)  (502 386)  routing T_10_24.sp4_v_t_42 <X> T_10_24.sp4_h_l_36
 (0 3)  (492 387)  (492 387)  routing T_10_24.glb_netwk_3 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (12 6)  (504 390)  (504 390)  routing T_10_24.sp4_v_t_46 <X> T_10_24.sp4_h_l_40
 (15 6)  (507 390)  (507 390)  routing T_10_24.top_op_5 <X> T_10_24.lc_trk_g1_5
 (17 6)  (509 390)  (509 390)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (11 7)  (503 391)  (503 391)  routing T_10_24.sp4_v_t_46 <X> T_10_24.sp4_h_l_40
 (13 7)  (505 391)  (505 391)  routing T_10_24.sp4_v_t_46 <X> T_10_24.sp4_h_l_40
 (18 7)  (510 391)  (510 391)  routing T_10_24.top_op_5 <X> T_10_24.lc_trk_g1_5
 (22 8)  (514 392)  (514 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (515 392)  (515 392)  routing T_10_24.sp4_v_t_30 <X> T_10_24.lc_trk_g2_3
 (24 8)  (516 392)  (516 392)  routing T_10_24.sp4_v_t_30 <X> T_10_24.lc_trk_g2_3
 (7 10)  (499 394)  (499 394)  Column buffer control bit: LH_colbuf_cntl_3

 (26 12)  (518 396)  (518 396)  routing T_10_24.lc_trk_g1_5 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 396)  (519 396)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 396)  (520 396)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 396)  (521 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 396)  (522 396)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 396)  (524 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 396)  (525 396)  routing T_10_24.lc_trk_g2_3 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 396)  (528 396)  LC_6 Logic Functioning bit
 (37 12)  (529 396)  (529 396)  LC_6 Logic Functioning bit
 (38 12)  (530 396)  (530 396)  LC_6 Logic Functioning bit
 (39 12)  (531 396)  (531 396)  LC_6 Logic Functioning bit
 (41 12)  (533 396)  (533 396)  LC_6 Logic Functioning bit
 (43 12)  (535 396)  (535 396)  LC_6 Logic Functioning bit
 (45 12)  (537 396)  (537 396)  LC_6 Logic Functioning bit
 (51 12)  (543 396)  (543 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (545 396)  (545 396)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (27 13)  (519 397)  (519 397)  routing T_10_24.lc_trk_g1_5 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 397)  (521 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 397)  (522 397)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 397)  (523 397)  routing T_10_24.lc_trk_g2_3 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 397)  (528 397)  LC_6 Logic Functioning bit
 (38 13)  (530 397)  (530 397)  LC_6 Logic Functioning bit
 (41 13)  (533 397)  (533 397)  LC_6 Logic Functioning bit
 (43 13)  (535 397)  (535 397)  LC_6 Logic Functioning bit
 (25 14)  (517 398)  (517 398)  routing T_10_24.wire_logic_cluster/lc_6/out <X> T_10_24.lc_trk_g3_6
 (22 15)  (514 399)  (514 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_11_24

 (25 2)  (571 386)  (571 386)  routing T_11_24.lft_op_6 <X> T_11_24.lc_trk_g0_6
 (29 2)  (575 386)  (575 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 386)  (576 386)  routing T_11_24.lc_trk_g0_6 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 386)  (577 386)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 386)  (578 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 386)  (579 386)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 386)  (580 386)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 386)  (582 386)  LC_1 Logic Functioning bit
 (38 2)  (584 386)  (584 386)  LC_1 Logic Functioning bit
 (41 2)  (587 386)  (587 386)  LC_1 Logic Functioning bit
 (43 2)  (589 386)  (589 386)  LC_1 Logic Functioning bit
 (22 3)  (568 387)  (568 387)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (570 387)  (570 387)  routing T_11_24.lft_op_6 <X> T_11_24.lc_trk_g0_6
 (27 3)  (573 387)  (573 387)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 387)  (574 387)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 387)  (575 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 387)  (576 387)  routing T_11_24.lc_trk_g0_6 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (36 3)  (582 387)  (582 387)  LC_1 Logic Functioning bit
 (38 3)  (584 387)  (584 387)  LC_1 Logic Functioning bit
 (40 3)  (586 387)  (586 387)  LC_1 Logic Functioning bit
 (42 3)  (588 387)  (588 387)  LC_1 Logic Functioning bit
 (46 3)  (592 387)  (592 387)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (8 7)  (554 391)  (554 391)  routing T_11_24.sp4_h_l_41 <X> T_11_24.sp4_v_t_41
 (14 12)  (560 396)  (560 396)  routing T_11_24.sp4_v_t_21 <X> T_11_24.lc_trk_g3_0
 (14 13)  (560 397)  (560 397)  routing T_11_24.sp4_v_t_21 <X> T_11_24.lc_trk_g3_0
 (16 13)  (562 397)  (562 397)  routing T_11_24.sp4_v_t_21 <X> T_11_24.lc_trk_g3_0
 (17 13)  (563 397)  (563 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (8 14)  (554 398)  (554 398)  routing T_11_24.sp4_h_r_2 <X> T_11_24.sp4_h_l_47
 (10 14)  (556 398)  (556 398)  routing T_11_24.sp4_h_r_2 <X> T_11_24.sp4_h_l_47
 (16 14)  (562 398)  (562 398)  routing T_11_24.sp4_v_b_37 <X> T_11_24.lc_trk_g3_5
 (17 14)  (563 398)  (563 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (564 398)  (564 398)  routing T_11_24.sp4_v_b_37 <X> T_11_24.lc_trk_g3_5
 (18 15)  (564 399)  (564 399)  routing T_11_24.sp4_v_b_37 <X> T_11_24.lc_trk_g3_5


LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_1_23

 (27 0)  (45 368)  (45 368)  routing T_1_23.lc_trk_g3_0 <X> T_1_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 368)  (46 368)  routing T_1_23.lc_trk_g3_0 <X> T_1_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 368)  (47 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 368)  (50 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 368)  (54 368)  LC_0 Logic Functioning bit
 (39 0)  (57 368)  (57 368)  LC_0 Logic Functioning bit
 (41 0)  (59 368)  (59 368)  LC_0 Logic Functioning bit
 (42 0)  (60 368)  (60 368)  LC_0 Logic Functioning bit
 (44 0)  (62 368)  (62 368)  LC_0 Logic Functioning bit
 (45 0)  (63 368)  (63 368)  LC_0 Logic Functioning bit
 (4 1)  (22 369)  (22 369)  routing T_1_23.sp4_v_t_42 <X> T_1_23.sp4_h_r_0
 (13 1)  (31 369)  (31 369)  routing T_1_23.sp4_v_t_44 <X> T_1_23.sp4_h_r_2
 (36 1)  (54 369)  (54 369)  LC_0 Logic Functioning bit
 (39 1)  (57 369)  (57 369)  LC_0 Logic Functioning bit
 (41 1)  (59 369)  (59 369)  LC_0 Logic Functioning bit
 (42 1)  (60 369)  (60 369)  LC_0 Logic Functioning bit
 (49 1)  (67 369)  (67 369)  Carry_In_Mux bit 

 (0 2)  (18 370)  (18 370)  routing T_1_23.glb_netwk_3 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (2 2)  (20 370)  (20 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (45 370)  (45 370)  routing T_1_23.lc_trk_g3_1 <X> T_1_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 370)  (46 370)  routing T_1_23.lc_trk_g3_1 <X> T_1_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 370)  (47 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 370)  (50 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 370)  (54 370)  LC_1 Logic Functioning bit
 (39 2)  (57 370)  (57 370)  LC_1 Logic Functioning bit
 (41 2)  (59 370)  (59 370)  LC_1 Logic Functioning bit
 (42 2)  (60 370)  (60 370)  LC_1 Logic Functioning bit
 (44 2)  (62 370)  (62 370)  LC_1 Logic Functioning bit
 (45 2)  (63 370)  (63 370)  LC_1 Logic Functioning bit
 (0 3)  (18 371)  (18 371)  routing T_1_23.glb_netwk_3 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (36 3)  (54 371)  (54 371)  LC_1 Logic Functioning bit
 (39 3)  (57 371)  (57 371)  LC_1 Logic Functioning bit
 (41 3)  (59 371)  (59 371)  LC_1 Logic Functioning bit
 (42 3)  (60 371)  (60 371)  LC_1 Logic Functioning bit
 (21 4)  (39 372)  (39 372)  routing T_1_23.wire_logic_cluster/lc_3/out <X> T_1_23.lc_trk_g1_3
 (22 4)  (40 372)  (40 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 372)  (43 372)  routing T_1_23.wire_logic_cluster/lc_2/out <X> T_1_23.lc_trk_g1_2
 (27 4)  (45 372)  (45 372)  routing T_1_23.lc_trk_g1_2 <X> T_1_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 372)  (47 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 372)  (50 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 372)  (54 372)  LC_2 Logic Functioning bit
 (39 4)  (57 372)  (57 372)  LC_2 Logic Functioning bit
 (41 4)  (59 372)  (59 372)  LC_2 Logic Functioning bit
 (42 4)  (60 372)  (60 372)  LC_2 Logic Functioning bit
 (44 4)  (62 372)  (62 372)  LC_2 Logic Functioning bit
 (45 4)  (63 372)  (63 372)  LC_2 Logic Functioning bit
 (22 5)  (40 373)  (40 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (48 373)  (48 373)  routing T_1_23.lc_trk_g1_2 <X> T_1_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (54 373)  (54 373)  LC_2 Logic Functioning bit
 (39 5)  (57 373)  (57 373)  LC_2 Logic Functioning bit
 (41 5)  (59 373)  (59 373)  LC_2 Logic Functioning bit
 (42 5)  (60 373)  (60 373)  LC_2 Logic Functioning bit
 (17 6)  (35 374)  (35 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 374)  (36 374)  routing T_1_23.wire_logic_cluster/lc_5/out <X> T_1_23.lc_trk_g1_5
 (25 6)  (43 374)  (43 374)  routing T_1_23.wire_logic_cluster/lc_6/out <X> T_1_23.lc_trk_g1_6
 (27 6)  (45 374)  (45 374)  routing T_1_23.lc_trk_g1_3 <X> T_1_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 374)  (47 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 374)  (50 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 374)  (54 374)  LC_3 Logic Functioning bit
 (39 6)  (57 374)  (57 374)  LC_3 Logic Functioning bit
 (41 6)  (59 374)  (59 374)  LC_3 Logic Functioning bit
 (42 6)  (60 374)  (60 374)  LC_3 Logic Functioning bit
 (44 6)  (62 374)  (62 374)  LC_3 Logic Functioning bit
 (45 6)  (63 374)  (63 374)  LC_3 Logic Functioning bit
 (22 7)  (40 375)  (40 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (48 375)  (48 375)  routing T_1_23.lc_trk_g1_3 <X> T_1_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (54 375)  (54 375)  LC_3 Logic Functioning bit
 (39 7)  (57 375)  (57 375)  LC_3 Logic Functioning bit
 (41 7)  (59 375)  (59 375)  LC_3 Logic Functioning bit
 (42 7)  (60 375)  (60 375)  LC_3 Logic Functioning bit
 (27 8)  (45 376)  (45 376)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 376)  (46 376)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 376)  (47 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 376)  (48 376)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 376)  (50 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 376)  (54 376)  LC_4 Logic Functioning bit
 (39 8)  (57 376)  (57 376)  LC_4 Logic Functioning bit
 (41 8)  (59 376)  (59 376)  LC_4 Logic Functioning bit
 (42 8)  (60 376)  (60 376)  LC_4 Logic Functioning bit
 (44 8)  (62 376)  (62 376)  LC_4 Logic Functioning bit
 (45 8)  (63 376)  (63 376)  LC_4 Logic Functioning bit
 (36 9)  (54 377)  (54 377)  LC_4 Logic Functioning bit
 (39 9)  (57 377)  (57 377)  LC_4 Logic Functioning bit
 (41 9)  (59 377)  (59 377)  LC_4 Logic Functioning bit
 (42 9)  (60 377)  (60 377)  LC_4 Logic Functioning bit
 (27 10)  (45 378)  (45 378)  routing T_1_23.lc_trk_g1_5 <X> T_1_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 378)  (47 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 378)  (48 378)  routing T_1_23.lc_trk_g1_5 <X> T_1_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 378)  (50 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 378)  (54 378)  LC_5 Logic Functioning bit
 (39 10)  (57 378)  (57 378)  LC_5 Logic Functioning bit
 (41 10)  (59 378)  (59 378)  LC_5 Logic Functioning bit
 (42 10)  (60 378)  (60 378)  LC_5 Logic Functioning bit
 (44 10)  (62 378)  (62 378)  LC_5 Logic Functioning bit
 (45 10)  (63 378)  (63 378)  LC_5 Logic Functioning bit
 (36 11)  (54 379)  (54 379)  LC_5 Logic Functioning bit
 (39 11)  (57 379)  (57 379)  LC_5 Logic Functioning bit
 (41 11)  (59 379)  (59 379)  LC_5 Logic Functioning bit
 (42 11)  (60 379)  (60 379)  LC_5 Logic Functioning bit
 (14 12)  (32 380)  (32 380)  routing T_1_23.wire_logic_cluster/lc_0/out <X> T_1_23.lc_trk_g3_0
 (17 12)  (35 380)  (35 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 380)  (36 380)  routing T_1_23.wire_logic_cluster/lc_1/out <X> T_1_23.lc_trk_g3_1
 (27 12)  (45 380)  (45 380)  routing T_1_23.lc_trk_g1_6 <X> T_1_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 380)  (47 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 380)  (48 380)  routing T_1_23.lc_trk_g1_6 <X> T_1_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 380)  (50 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 380)  (54 380)  LC_6 Logic Functioning bit
 (39 12)  (57 380)  (57 380)  LC_6 Logic Functioning bit
 (41 12)  (59 380)  (59 380)  LC_6 Logic Functioning bit
 (42 12)  (60 380)  (60 380)  LC_6 Logic Functioning bit
 (44 12)  (62 380)  (62 380)  LC_6 Logic Functioning bit
 (45 12)  (63 380)  (63 380)  LC_6 Logic Functioning bit
 (17 13)  (35 381)  (35 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (48 381)  (48 381)  routing T_1_23.lc_trk_g1_6 <X> T_1_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (54 381)  (54 381)  LC_6 Logic Functioning bit
 (39 13)  (57 381)  (57 381)  LC_6 Logic Functioning bit
 (41 13)  (59 381)  (59 381)  LC_6 Logic Functioning bit
 (42 13)  (60 381)  (60 381)  LC_6 Logic Functioning bit
 (14 14)  (32 382)  (32 382)  routing T_1_23.wire_logic_cluster/lc_4/out <X> T_1_23.lc_trk_g3_4
 (21 14)  (39 382)  (39 382)  routing T_1_23.wire_logic_cluster/lc_7/out <X> T_1_23.lc_trk_g3_7
 (22 14)  (40 382)  (40 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (45 382)  (45 382)  routing T_1_23.lc_trk_g3_7 <X> T_1_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 382)  (46 382)  routing T_1_23.lc_trk_g3_7 <X> T_1_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 382)  (47 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 382)  (48 382)  routing T_1_23.lc_trk_g3_7 <X> T_1_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 382)  (50 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 382)  (54 382)  LC_7 Logic Functioning bit
 (39 14)  (57 382)  (57 382)  LC_7 Logic Functioning bit
 (41 14)  (59 382)  (59 382)  LC_7 Logic Functioning bit
 (42 14)  (60 382)  (60 382)  LC_7 Logic Functioning bit
 (44 14)  (62 382)  (62 382)  LC_7 Logic Functioning bit
 (45 14)  (63 382)  (63 382)  LC_7 Logic Functioning bit
 (17 15)  (35 383)  (35 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (48 383)  (48 383)  routing T_1_23.lc_trk_g3_7 <X> T_1_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (54 383)  (54 383)  LC_7 Logic Functioning bit
 (39 15)  (57 383)  (57 383)  LC_7 Logic Functioning bit
 (41 15)  (59 383)  (59 383)  LC_7 Logic Functioning bit
 (42 15)  (60 383)  (60 383)  LC_7 Logic Functioning bit


LogicTile_2_23

 (0 2)  (72 370)  (72 370)  routing T_2_23.glb_netwk_3 <X> T_2_23.wire_logic_cluster/lc_7/clk
 (2 2)  (74 370)  (74 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (87 370)  (87 370)  routing T_2_23.top_op_5 <X> T_2_23.lc_trk_g0_5
 (17 2)  (89 370)  (89 370)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (98 370)  (98 370)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 370)  (99 370)  routing T_2_23.lc_trk_g3_1 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 370)  (100 370)  routing T_2_23.lc_trk_g3_1 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 370)  (101 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 370)  (103 370)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 370)  (104 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 370)  (105 370)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 370)  (108 370)  LC_1 Logic Functioning bit
 (37 2)  (109 370)  (109 370)  LC_1 Logic Functioning bit
 (38 2)  (110 370)  (110 370)  LC_1 Logic Functioning bit
 (41 2)  (113 370)  (113 370)  LC_1 Logic Functioning bit
 (0 3)  (72 371)  (72 371)  routing T_2_23.glb_netwk_3 <X> T_2_23.wire_logic_cluster/lc_7/clk
 (18 3)  (90 371)  (90 371)  routing T_2_23.top_op_5 <X> T_2_23.lc_trk_g0_5
 (26 3)  (98 371)  (98 371)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 371)  (99 371)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 371)  (101 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 371)  (103 371)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 371)  (104 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (106 371)  (106 371)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.input_2_1
 (35 3)  (107 371)  (107 371)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.input_2_1
 (36 3)  (108 371)  (108 371)  LC_1 Logic Functioning bit
 (37 3)  (109 371)  (109 371)  LC_1 Logic Functioning bit
 (38 3)  (110 371)  (110 371)  LC_1 Logic Functioning bit
 (40 3)  (112 371)  (112 371)  LC_1 Logic Functioning bit
 (11 4)  (83 372)  (83 372)  routing T_2_23.sp4_h_r_0 <X> T_2_23.sp4_v_b_5
 (25 4)  (97 372)  (97 372)  routing T_2_23.sp4_h_l_7 <X> T_2_23.lc_trk_g1_2
 (28 4)  (100 372)  (100 372)  routing T_2_23.lc_trk_g2_3 <X> T_2_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 372)  (101 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 372)  (104 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 372)  (105 372)  routing T_2_23.lc_trk_g3_2 <X> T_2_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 372)  (106 372)  routing T_2_23.lc_trk_g3_2 <X> T_2_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 372)  (108 372)  LC_2 Logic Functioning bit
 (37 4)  (109 372)  (109 372)  LC_2 Logic Functioning bit
 (39 4)  (111 372)  (111 372)  LC_2 Logic Functioning bit
 (43 4)  (115 372)  (115 372)  LC_2 Logic Functioning bit
 (45 4)  (117 372)  (117 372)  LC_2 Logic Functioning bit
 (50 4)  (122 372)  (122 372)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (76 373)  (76 373)  routing T_2_23.sp4_v_t_47 <X> T_2_23.sp4_h_r_3
 (22 5)  (94 373)  (94 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (95 373)  (95 373)  routing T_2_23.sp4_h_l_7 <X> T_2_23.lc_trk_g1_2
 (24 5)  (96 373)  (96 373)  routing T_2_23.sp4_h_l_7 <X> T_2_23.lc_trk_g1_2
 (25 5)  (97 373)  (97 373)  routing T_2_23.sp4_h_l_7 <X> T_2_23.lc_trk_g1_2
 (30 5)  (102 373)  (102 373)  routing T_2_23.lc_trk_g2_3 <X> T_2_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 373)  (103 373)  routing T_2_23.lc_trk_g3_2 <X> T_2_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 373)  (108 373)  LC_2 Logic Functioning bit
 (37 5)  (109 373)  (109 373)  LC_2 Logic Functioning bit
 (39 5)  (111 373)  (111 373)  LC_2 Logic Functioning bit
 (43 5)  (115 373)  (115 373)  LC_2 Logic Functioning bit
 (11 6)  (83 374)  (83 374)  routing T_2_23.sp4_h_r_11 <X> T_2_23.sp4_v_t_40
 (13 6)  (85 374)  (85 374)  routing T_2_23.sp4_h_r_11 <X> T_2_23.sp4_v_t_40
 (12 7)  (84 375)  (84 375)  routing T_2_23.sp4_h_r_11 <X> T_2_23.sp4_v_t_40
 (22 7)  (94 375)  (94 375)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (96 375)  (96 375)  routing T_2_23.top_op_6 <X> T_2_23.lc_trk_g1_6
 (25 7)  (97 375)  (97 375)  routing T_2_23.top_op_6 <X> T_2_23.lc_trk_g1_6
 (21 8)  (93 376)  (93 376)  routing T_2_23.rgt_op_3 <X> T_2_23.lc_trk_g2_3
 (22 8)  (94 376)  (94 376)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (96 376)  (96 376)  routing T_2_23.rgt_op_3 <X> T_2_23.lc_trk_g2_3
 (4 10)  (76 378)  (76 378)  routing T_2_23.sp4_h_r_0 <X> T_2_23.sp4_v_t_43
 (6 10)  (78 378)  (78 378)  routing T_2_23.sp4_h_r_0 <X> T_2_23.sp4_v_t_43
 (26 10)  (98 378)  (98 378)  routing T_2_23.lc_trk_g0_5 <X> T_2_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 378)  (99 378)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 378)  (100 378)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 378)  (101 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 378)  (102 378)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 378)  (103 378)  routing T_2_23.lc_trk_g2_4 <X> T_2_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 378)  (104 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 378)  (105 378)  routing T_2_23.lc_trk_g2_4 <X> T_2_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 378)  (108 378)  LC_5 Logic Functioning bit
 (38 10)  (110 378)  (110 378)  LC_5 Logic Functioning bit
 (41 10)  (113 378)  (113 378)  LC_5 Logic Functioning bit
 (43 10)  (115 378)  (115 378)  LC_5 Logic Functioning bit
 (5 11)  (77 379)  (77 379)  routing T_2_23.sp4_h_r_0 <X> T_2_23.sp4_v_t_43
 (17 11)  (89 379)  (89 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (94 379)  (94 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (95 379)  (95 379)  routing T_2_23.sp4_v_b_46 <X> T_2_23.lc_trk_g2_6
 (24 11)  (96 379)  (96 379)  routing T_2_23.sp4_v_b_46 <X> T_2_23.lc_trk_g2_6
 (29 11)  (101 379)  (101 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 379)  (102 379)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_5/in_1
 (37 11)  (109 379)  (109 379)  LC_5 Logic Functioning bit
 (39 11)  (111 379)  (111 379)  LC_5 Logic Functioning bit
 (41 11)  (113 379)  (113 379)  LC_5 Logic Functioning bit
 (43 11)  (115 379)  (115 379)  LC_5 Logic Functioning bit
 (16 12)  (88 380)  (88 380)  routing T_2_23.sp4_v_t_12 <X> T_2_23.lc_trk_g3_1
 (17 12)  (89 380)  (89 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (90 380)  (90 380)  routing T_2_23.sp4_v_t_12 <X> T_2_23.lc_trk_g3_1
 (25 12)  (97 380)  (97 380)  routing T_2_23.wire_logic_cluster/lc_2/out <X> T_2_23.lc_trk_g3_2
 (22 13)  (94 381)  (94 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (21 14)  (93 382)  (93 382)  routing T_2_23.sp4_v_t_18 <X> T_2_23.lc_trk_g3_7
 (22 14)  (94 382)  (94 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (95 382)  (95 382)  routing T_2_23.sp4_v_t_18 <X> T_2_23.lc_trk_g3_7


LogicTile_3_23

 (17 0)  (143 368)  (143 368)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (144 368)  (144 368)  routing T_3_23.wire_logic_cluster/lc_1/out <X> T_3_23.lc_trk_g0_1
 (22 0)  (148 368)  (148 368)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (150 368)  (150 368)  routing T_3_23.bot_op_3 <X> T_3_23.lc_trk_g0_3
 (25 0)  (151 368)  (151 368)  routing T_3_23.sp4_v_b_10 <X> T_3_23.lc_trk_g0_2
 (26 0)  (152 368)  (152 368)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (155 368)  (155 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 368)  (157 368)  routing T_3_23.lc_trk_g0_5 <X> T_3_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 368)  (158 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (161 368)  (161 368)  routing T_3_23.lc_trk_g2_4 <X> T_3_23.input_2_0
 (36 0)  (162 368)  (162 368)  LC_0 Logic Functioning bit
 (43 0)  (169 368)  (169 368)  LC_0 Logic Functioning bit
 (22 1)  (148 369)  (148 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (149 369)  (149 369)  routing T_3_23.sp4_v_b_10 <X> T_3_23.lc_trk_g0_2
 (25 1)  (151 369)  (151 369)  routing T_3_23.sp4_v_b_10 <X> T_3_23.lc_trk_g0_2
 (26 1)  (152 369)  (152 369)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 369)  (155 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 369)  (156 369)  routing T_3_23.lc_trk_g0_3 <X> T_3_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (158 369)  (158 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (159 369)  (159 369)  routing T_3_23.lc_trk_g2_4 <X> T_3_23.input_2_0
 (37 1)  (163 369)  (163 369)  LC_0 Logic Functioning bit
 (0 2)  (126 370)  (126 370)  routing T_3_23.glb_netwk_3 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (2 2)  (128 370)  (128 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (143 370)  (143 370)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (144 370)  (144 370)  routing T_3_23.bnr_op_5 <X> T_3_23.lc_trk_g0_5
 (22 2)  (148 370)  (148 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (149 370)  (149 370)  routing T_3_23.sp4_v_b_23 <X> T_3_23.lc_trk_g0_7
 (24 2)  (150 370)  (150 370)  routing T_3_23.sp4_v_b_23 <X> T_3_23.lc_trk_g0_7
 (25 2)  (151 370)  (151 370)  routing T_3_23.sp4_v_t_3 <X> T_3_23.lc_trk_g0_6
 (29 2)  (155 370)  (155 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 370)  (158 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 370)  (159 370)  routing T_3_23.lc_trk_g3_1 <X> T_3_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 370)  (160 370)  routing T_3_23.lc_trk_g3_1 <X> T_3_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 370)  (162 370)  LC_1 Logic Functioning bit
 (37 2)  (163 370)  (163 370)  LC_1 Logic Functioning bit
 (38 2)  (164 370)  (164 370)  LC_1 Logic Functioning bit
 (39 2)  (165 370)  (165 370)  LC_1 Logic Functioning bit
 (41 2)  (167 370)  (167 370)  LC_1 Logic Functioning bit
 (42 2)  (168 370)  (168 370)  LC_1 Logic Functioning bit
 (43 2)  (169 370)  (169 370)  LC_1 Logic Functioning bit
 (45 2)  (171 370)  (171 370)  LC_1 Logic Functioning bit
 (50 2)  (176 370)  (176 370)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (126 371)  (126 371)  routing T_3_23.glb_netwk_3 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (18 3)  (144 371)  (144 371)  routing T_3_23.bnr_op_5 <X> T_3_23.lc_trk_g0_5
 (19 3)  (145 371)  (145 371)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (22 3)  (148 371)  (148 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (149 371)  (149 371)  routing T_3_23.sp4_v_t_3 <X> T_3_23.lc_trk_g0_6
 (25 3)  (151 371)  (151 371)  routing T_3_23.sp4_v_t_3 <X> T_3_23.lc_trk_g0_6
 (29 3)  (155 371)  (155 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 371)  (156 371)  routing T_3_23.lc_trk_g0_2 <X> T_3_23.wire_logic_cluster/lc_1/in_1
 (37 3)  (163 371)  (163 371)  LC_1 Logic Functioning bit
 (39 3)  (165 371)  (165 371)  LC_1 Logic Functioning bit
 (42 3)  (168 371)  (168 371)  LC_1 Logic Functioning bit
 (43 3)  (169 371)  (169 371)  LC_1 Logic Functioning bit
 (21 4)  (147 372)  (147 372)  routing T_3_23.wire_logic_cluster/lc_3/out <X> T_3_23.lc_trk_g1_3
 (22 4)  (148 372)  (148 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (152 372)  (152 372)  routing T_3_23.lc_trk_g1_5 <X> T_3_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (155 372)  (155 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 372)  (156 372)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (157 372)  (157 372)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 372)  (158 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 372)  (159 372)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (161 372)  (161 372)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.input_2_2
 (36 4)  (162 372)  (162 372)  LC_2 Logic Functioning bit
 (37 4)  (163 372)  (163 372)  LC_2 Logic Functioning bit
 (38 4)  (164 372)  (164 372)  LC_2 Logic Functioning bit
 (41 4)  (167 372)  (167 372)  LC_2 Logic Functioning bit
 (43 4)  (169 372)  (169 372)  LC_2 Logic Functioning bit
 (15 5)  (141 373)  (141 373)  routing T_3_23.bot_op_0 <X> T_3_23.lc_trk_g1_0
 (17 5)  (143 373)  (143 373)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 5)  (153 373)  (153 373)  routing T_3_23.lc_trk_g1_5 <X> T_3_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 373)  (155 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 373)  (156 373)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (157 373)  (157 373)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (158 373)  (158 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (159 373)  (159 373)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.input_2_2
 (34 5)  (160 373)  (160 373)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.input_2_2
 (35 5)  (161 373)  (161 373)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.input_2_2
 (37 5)  (163 373)  (163 373)  LC_2 Logic Functioning bit
 (38 5)  (164 373)  (164 373)  LC_2 Logic Functioning bit
 (41 5)  (167 373)  (167 373)  LC_2 Logic Functioning bit
 (15 6)  (141 374)  (141 374)  routing T_3_23.lft_op_5 <X> T_3_23.lc_trk_g1_5
 (17 6)  (143 374)  (143 374)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (144 374)  (144 374)  routing T_3_23.lft_op_5 <X> T_3_23.lc_trk_g1_5
 (26 6)  (152 374)  (152 374)  routing T_3_23.lc_trk_g3_4 <X> T_3_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (155 374)  (155 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 374)  (156 374)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (158 374)  (158 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 374)  (159 374)  routing T_3_23.lc_trk_g3_1 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 374)  (160 374)  routing T_3_23.lc_trk_g3_1 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (161 374)  (161 374)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.input_2_3
 (42 6)  (168 374)  (168 374)  LC_3 Logic Functioning bit
 (46 6)  (172 374)  (172 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (153 375)  (153 375)  routing T_3_23.lc_trk_g3_4 <X> T_3_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 375)  (154 375)  routing T_3_23.lc_trk_g3_4 <X> T_3_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 375)  (155 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 375)  (156 375)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (158 375)  (158 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (159 375)  (159 375)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.input_2_3
 (34 7)  (160 375)  (160 375)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.input_2_3
 (35 7)  (161 375)  (161 375)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.input_2_3
 (15 8)  (141 376)  (141 376)  routing T_3_23.tnl_op_1 <X> T_3_23.lc_trk_g2_1
 (17 8)  (143 376)  (143 376)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (148 376)  (148 376)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (149 376)  (149 376)  routing T_3_23.sp12_v_b_19 <X> T_3_23.lc_trk_g2_3
 (28 8)  (154 376)  (154 376)  routing T_3_23.lc_trk_g2_3 <X> T_3_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 376)  (155 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (158 376)  (158 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 376)  (159 376)  routing T_3_23.lc_trk_g2_1 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 376)  (161 376)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.input_2_4
 (36 8)  (162 376)  (162 376)  LC_4 Logic Functioning bit
 (37 8)  (163 376)  (163 376)  LC_4 Logic Functioning bit
 (38 8)  (164 376)  (164 376)  LC_4 Logic Functioning bit
 (41 8)  (167 376)  (167 376)  LC_4 Logic Functioning bit
 (18 9)  (144 377)  (144 377)  routing T_3_23.tnl_op_1 <X> T_3_23.lc_trk_g2_1
 (21 9)  (147 377)  (147 377)  routing T_3_23.sp12_v_b_19 <X> T_3_23.lc_trk_g2_3
 (26 9)  (152 377)  (152 377)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (153 377)  (153 377)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 377)  (154 377)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 377)  (155 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 377)  (156 377)  routing T_3_23.lc_trk_g2_3 <X> T_3_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (158 377)  (158 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (159 377)  (159 377)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.input_2_4
 (34 9)  (160 377)  (160 377)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.input_2_4
 (35 9)  (161 377)  (161 377)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.input_2_4
 (36 9)  (162 377)  (162 377)  LC_4 Logic Functioning bit
 (37 9)  (163 377)  (163 377)  LC_4 Logic Functioning bit
 (38 9)  (164 377)  (164 377)  LC_4 Logic Functioning bit
 (40 9)  (166 377)  (166 377)  LC_4 Logic Functioning bit
 (14 10)  (140 378)  (140 378)  routing T_3_23.rgt_op_4 <X> T_3_23.lc_trk_g2_4
 (22 10)  (148 378)  (148 378)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (150 378)  (150 378)  routing T_3_23.tnr_op_7 <X> T_3_23.lc_trk_g2_7
 (27 10)  (153 378)  (153 378)  routing T_3_23.lc_trk_g1_3 <X> T_3_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 378)  (155 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 378)  (157 378)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 378)  (158 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 378)  (159 378)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 378)  (160 378)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 378)  (162 378)  LC_5 Logic Functioning bit
 (37 10)  (163 378)  (163 378)  LC_5 Logic Functioning bit
 (39 10)  (165 378)  (165 378)  LC_5 Logic Functioning bit
 (43 10)  (169 378)  (169 378)  LC_5 Logic Functioning bit
 (45 10)  (171 378)  (171 378)  LC_5 Logic Functioning bit
 (50 10)  (176 378)  (176 378)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (141 379)  (141 379)  routing T_3_23.rgt_op_4 <X> T_3_23.lc_trk_g2_4
 (17 11)  (143 379)  (143 379)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (30 11)  (156 379)  (156 379)  routing T_3_23.lc_trk_g1_3 <X> T_3_23.wire_logic_cluster/lc_5/in_1
 (36 11)  (162 379)  (162 379)  LC_5 Logic Functioning bit
 (37 11)  (163 379)  (163 379)  LC_5 Logic Functioning bit
 (39 11)  (165 379)  (165 379)  LC_5 Logic Functioning bit
 (43 11)  (169 379)  (169 379)  LC_5 Logic Functioning bit
 (15 12)  (141 380)  (141 380)  routing T_3_23.rgt_op_1 <X> T_3_23.lc_trk_g3_1
 (17 12)  (143 380)  (143 380)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (144 380)  (144 380)  routing T_3_23.rgt_op_1 <X> T_3_23.lc_trk_g3_1
 (21 12)  (147 380)  (147 380)  routing T_3_23.rgt_op_3 <X> T_3_23.lc_trk_g3_3
 (22 12)  (148 380)  (148 380)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (150 380)  (150 380)  routing T_3_23.rgt_op_3 <X> T_3_23.lc_trk_g3_3
 (25 12)  (151 380)  (151 380)  routing T_3_23.rgt_op_2 <X> T_3_23.lc_trk_g3_2
 (27 12)  (153 380)  (153 380)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (154 380)  (154 380)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 380)  (155 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (158 380)  (158 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 380)  (160 380)  routing T_3_23.lc_trk_g1_0 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 380)  (161 380)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.input_2_6
 (36 12)  (162 380)  (162 380)  LC_6 Logic Functioning bit
 (37 12)  (163 380)  (163 380)  LC_6 Logic Functioning bit
 (38 12)  (164 380)  (164 380)  LC_6 Logic Functioning bit
 (39 12)  (165 380)  (165 380)  LC_6 Logic Functioning bit
 (41 12)  (167 380)  (167 380)  LC_6 Logic Functioning bit
 (43 12)  (169 380)  (169 380)  LC_6 Logic Functioning bit
 (47 12)  (173 380)  (173 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (148 381)  (148 381)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (150 381)  (150 381)  routing T_3_23.rgt_op_2 <X> T_3_23.lc_trk_g3_2
 (27 13)  (153 381)  (153 381)  routing T_3_23.lc_trk_g3_1 <X> T_3_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 381)  (154 381)  routing T_3_23.lc_trk_g3_1 <X> T_3_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 381)  (155 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 381)  (156 381)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (158 381)  (158 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (161 381)  (161 381)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.input_2_6
 (36 13)  (162 381)  (162 381)  LC_6 Logic Functioning bit
 (37 13)  (163 381)  (163 381)  LC_6 Logic Functioning bit
 (38 13)  (164 381)  (164 381)  LC_6 Logic Functioning bit
 (39 13)  (165 381)  (165 381)  LC_6 Logic Functioning bit
 (40 13)  (166 381)  (166 381)  LC_6 Logic Functioning bit
 (41 13)  (167 381)  (167 381)  LC_6 Logic Functioning bit
 (42 13)  (168 381)  (168 381)  LC_6 Logic Functioning bit
 (6 14)  (132 382)  (132 382)  routing T_3_23.sp4_v_b_6 <X> T_3_23.sp4_v_t_44
 (14 14)  (140 382)  (140 382)  routing T_3_23.rgt_op_4 <X> T_3_23.lc_trk_g3_4
 (17 14)  (143 382)  (143 382)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (144 382)  (144 382)  routing T_3_23.wire_logic_cluster/lc_5/out <X> T_3_23.lc_trk_g3_5
 (22 14)  (148 382)  (148 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (149 382)  (149 382)  routing T_3_23.sp4_h_r_31 <X> T_3_23.lc_trk_g3_7
 (24 14)  (150 382)  (150 382)  routing T_3_23.sp4_h_r_31 <X> T_3_23.lc_trk_g3_7
 (5 15)  (131 383)  (131 383)  routing T_3_23.sp4_v_b_6 <X> T_3_23.sp4_v_t_44
 (15 15)  (141 383)  (141 383)  routing T_3_23.rgt_op_4 <X> T_3_23.lc_trk_g3_4
 (17 15)  (143 383)  (143 383)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (147 383)  (147 383)  routing T_3_23.sp4_h_r_31 <X> T_3_23.lc_trk_g3_7
 (22 15)  (148 383)  (148 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (149 383)  (149 383)  routing T_3_23.sp4_h_r_30 <X> T_3_23.lc_trk_g3_6
 (24 15)  (150 383)  (150 383)  routing T_3_23.sp4_h_r_30 <X> T_3_23.lc_trk_g3_6
 (25 15)  (151 383)  (151 383)  routing T_3_23.sp4_h_r_30 <X> T_3_23.lc_trk_g3_6


LogicTile_4_23

 (28 0)  (208 368)  (208 368)  routing T_4_23.lc_trk_g2_3 <X> T_4_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 368)  (209 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 368)  (211 368)  routing T_4_23.lc_trk_g0_5 <X> T_4_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 368)  (212 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (216 368)  (216 368)  LC_0 Logic Functioning bit
 (37 0)  (217 368)  (217 368)  LC_0 Logic Functioning bit
 (38 0)  (218 368)  (218 368)  LC_0 Logic Functioning bit
 (39 0)  (219 368)  (219 368)  LC_0 Logic Functioning bit
 (41 0)  (221 368)  (221 368)  LC_0 Logic Functioning bit
 (43 0)  (223 368)  (223 368)  LC_0 Logic Functioning bit
 (52 0)  (232 368)  (232 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (30 1)  (210 369)  (210 369)  routing T_4_23.lc_trk_g2_3 <X> T_4_23.wire_logic_cluster/lc_0/in_1
 (36 1)  (216 369)  (216 369)  LC_0 Logic Functioning bit
 (37 1)  (217 369)  (217 369)  LC_0 Logic Functioning bit
 (38 1)  (218 369)  (218 369)  LC_0 Logic Functioning bit
 (39 1)  (219 369)  (219 369)  LC_0 Logic Functioning bit
 (41 1)  (221 369)  (221 369)  LC_0 Logic Functioning bit
 (43 1)  (223 369)  (223 369)  LC_0 Logic Functioning bit
 (0 2)  (180 370)  (180 370)  routing T_4_23.glb_netwk_3 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (2 2)  (182 370)  (182 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (194 370)  (194 370)  routing T_4_23.wire_logic_cluster/lc_4/out <X> T_4_23.lc_trk_g0_4
 (15 2)  (195 370)  (195 370)  routing T_4_23.bot_op_5 <X> T_4_23.lc_trk_g0_5
 (17 2)  (197 370)  (197 370)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (206 370)  (206 370)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (209 370)  (209 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 370)  (210 370)  routing T_4_23.lc_trk_g0_4 <X> T_4_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 370)  (212 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 370)  (213 370)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 370)  (214 370)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (43 2)  (223 370)  (223 370)  LC_1 Logic Functioning bit
 (45 2)  (225 370)  (225 370)  LC_1 Logic Functioning bit
 (50 2)  (230 370)  (230 370)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (232 370)  (232 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (180 371)  (180 371)  routing T_4_23.glb_netwk_3 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (17 3)  (197 371)  (197 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (206 371)  (206 371)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 371)  (207 371)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 371)  (208 371)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 371)  (209 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (48 3)  (228 371)  (228 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (8 4)  (188 372)  (188 372)  routing T_4_23.sp4_v_b_4 <X> T_4_23.sp4_h_r_4
 (9 4)  (189 372)  (189 372)  routing T_4_23.sp4_v_b_4 <X> T_4_23.sp4_h_r_4
 (14 4)  (194 372)  (194 372)  routing T_4_23.wire_logic_cluster/lc_0/out <X> T_4_23.lc_trk_g1_0
 (28 4)  (208 372)  (208 372)  routing T_4_23.lc_trk_g2_3 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 372)  (209 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 372)  (211 372)  routing T_4_23.lc_trk_g0_5 <X> T_4_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 372)  (212 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (215 372)  (215 372)  routing T_4_23.lc_trk_g0_4 <X> T_4_23.input_2_2
 (42 4)  (222 372)  (222 372)  LC_2 Logic Functioning bit
 (17 5)  (197 373)  (197 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (207 373)  (207 373)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 373)  (208 373)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 373)  (209 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 373)  (210 373)  routing T_4_23.lc_trk_g2_3 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (212 373)  (212 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (28 6)  (208 374)  (208 374)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 374)  (209 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 374)  (210 374)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (211 374)  (211 374)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 374)  (212 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 374)  (213 374)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 374)  (214 374)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 374)  (216 374)  LC_3 Logic Functioning bit
 (37 6)  (217 374)  (217 374)  LC_3 Logic Functioning bit
 (38 6)  (218 374)  (218 374)  LC_3 Logic Functioning bit
 (39 6)  (219 374)  (219 374)  LC_3 Logic Functioning bit
 (41 6)  (221 374)  (221 374)  LC_3 Logic Functioning bit
 (43 6)  (223 374)  (223 374)  LC_3 Logic Functioning bit
 (27 7)  (207 375)  (207 375)  routing T_4_23.lc_trk_g3_0 <X> T_4_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 375)  (208 375)  routing T_4_23.lc_trk_g3_0 <X> T_4_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 375)  (209 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 375)  (210 375)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 375)  (211 375)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (216 375)  (216 375)  LC_3 Logic Functioning bit
 (38 7)  (218 375)  (218 375)  LC_3 Logic Functioning bit
 (21 8)  (201 376)  (201 376)  routing T_4_23.bnl_op_3 <X> T_4_23.lc_trk_g2_3
 (22 8)  (202 376)  (202 376)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (207 376)  (207 376)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 376)  (208 376)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 376)  (209 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 376)  (210 376)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 376)  (212 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 376)  (214 376)  routing T_4_23.lc_trk_g1_0 <X> T_4_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 376)  (215 376)  routing T_4_23.lc_trk_g0_4 <X> T_4_23.input_2_4
 (37 8)  (217 376)  (217 376)  LC_4 Logic Functioning bit
 (42 8)  (222 376)  (222 376)  LC_4 Logic Functioning bit
 (45 8)  (225 376)  (225 376)  LC_4 Logic Functioning bit
 (46 8)  (226 376)  (226 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (231 376)  (231 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (232 376)  (232 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (201 377)  (201 377)  routing T_4_23.bnl_op_3 <X> T_4_23.lc_trk_g2_3
 (27 9)  (207 377)  (207 377)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 377)  (208 377)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 377)  (209 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 377)  (210 377)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (212 377)  (212 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (38 9)  (218 377)  (218 377)  LC_4 Logic Functioning bit
 (43 9)  (223 377)  (223 377)  LC_4 Logic Functioning bit
 (15 10)  (195 378)  (195 378)  routing T_4_23.sp4_h_l_24 <X> T_4_23.lc_trk_g2_5
 (16 10)  (196 378)  (196 378)  routing T_4_23.sp4_h_l_24 <X> T_4_23.lc_trk_g2_5
 (17 10)  (197 378)  (197 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (198 378)  (198 378)  routing T_4_23.sp4_h_l_24 <X> T_4_23.lc_trk_g2_5
 (21 10)  (201 378)  (201 378)  routing T_4_23.sp4_h_r_39 <X> T_4_23.lc_trk_g2_7
 (22 10)  (202 378)  (202 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (203 378)  (203 378)  routing T_4_23.sp4_h_r_39 <X> T_4_23.lc_trk_g2_7
 (24 10)  (204 378)  (204 378)  routing T_4_23.sp4_h_r_39 <X> T_4_23.lc_trk_g2_7
 (22 11)  (202 379)  (202 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (205 379)  (205 379)  routing T_4_23.sp4_r_v_b_38 <X> T_4_23.lc_trk_g2_6
 (17 12)  (197 380)  (197 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 380)  (198 380)  routing T_4_23.wire_logic_cluster/lc_1/out <X> T_4_23.lc_trk_g3_1
 (22 12)  (202 380)  (202 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (203 380)  (203 380)  routing T_4_23.sp4_h_r_27 <X> T_4_23.lc_trk_g3_3
 (24 12)  (204 380)  (204 380)  routing T_4_23.sp4_h_r_27 <X> T_4_23.lc_trk_g3_3
 (26 12)  (206 380)  (206 380)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (208 380)  (208 380)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 380)  (209 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 380)  (210 380)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 380)  (211 380)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 380)  (212 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 380)  (213 380)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 380)  (216 380)  LC_6 Logic Functioning bit
 (37 12)  (217 380)  (217 380)  LC_6 Logic Functioning bit
 (38 12)  (218 380)  (218 380)  LC_6 Logic Functioning bit
 (39 12)  (219 380)  (219 380)  LC_6 Logic Functioning bit
 (15 13)  (195 381)  (195 381)  routing T_4_23.tnr_op_0 <X> T_4_23.lc_trk_g3_0
 (17 13)  (197 381)  (197 381)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (201 381)  (201 381)  routing T_4_23.sp4_h_r_27 <X> T_4_23.lc_trk_g3_3
 (27 13)  (207 381)  (207 381)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 381)  (208 381)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 381)  (209 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 381)  (210 381)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (212 381)  (212 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (213 381)  (213 381)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_6
 (34 13)  (214 381)  (214 381)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_6
 (35 13)  (215 381)  (215 381)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_6
 (36 13)  (216 381)  (216 381)  LC_6 Logic Functioning bit
 (38 13)  (218 381)  (218 381)  LC_6 Logic Functioning bit
 (43 13)  (223 381)  (223 381)  LC_6 Logic Functioning bit
 (16 14)  (196 382)  (196 382)  routing T_4_23.sp4_v_t_16 <X> T_4_23.lc_trk_g3_5
 (17 14)  (197 382)  (197 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (198 382)  (198 382)  routing T_4_23.sp4_v_t_16 <X> T_4_23.lc_trk_g3_5
 (22 14)  (202 382)  (202 382)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (203 382)  (203 382)  routing T_4_23.sp12_v_t_12 <X> T_4_23.lc_trk_g3_7
 (26 14)  (206 382)  (206 382)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (207 382)  (207 382)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 382)  (208 382)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 382)  (209 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 382)  (210 382)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 382)  (212 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 382)  (213 382)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 382)  (214 382)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (215 382)  (215 382)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.input_2_7
 (36 14)  (216 382)  (216 382)  LC_7 Logic Functioning bit
 (37 14)  (217 382)  (217 382)  LC_7 Logic Functioning bit
 (38 14)  (218 382)  (218 382)  LC_7 Logic Functioning bit
 (39 14)  (219 382)  (219 382)  LC_7 Logic Functioning bit
 (43 14)  (223 382)  (223 382)  LC_7 Logic Functioning bit
 (22 15)  (202 383)  (202 383)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (203 383)  (203 383)  routing T_4_23.sp12_v_b_14 <X> T_4_23.lc_trk_g3_6
 (26 15)  (206 383)  (206 383)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 383)  (208 383)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 383)  (209 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 383)  (211 383)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (212 383)  (212 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (213 383)  (213 383)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.input_2_7
 (36 15)  (216 383)  (216 383)  LC_7 Logic Functioning bit
 (37 15)  (217 383)  (217 383)  LC_7 Logic Functioning bit
 (38 15)  (218 383)  (218 383)  LC_7 Logic Functioning bit
 (42 15)  (222 383)  (222 383)  LC_7 Logic Functioning bit
 (43 15)  (223 383)  (223 383)  LC_7 Logic Functioning bit


LogicTile_5_23

 (21 2)  (255 370)  (255 370)  routing T_5_23.lft_op_7 <X> T_5_23.lc_trk_g0_7
 (22 2)  (256 370)  (256 370)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (258 370)  (258 370)  routing T_5_23.lft_op_7 <X> T_5_23.lc_trk_g0_7
 (25 2)  (259 370)  (259 370)  routing T_5_23.lft_op_6 <X> T_5_23.lc_trk_g0_6
 (22 3)  (256 371)  (256 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (258 371)  (258 371)  routing T_5_23.lft_op_6 <X> T_5_23.lc_trk_g0_6
 (3 6)  (237 374)  (237 374)  routing T_5_23.sp12_h_r_0 <X> T_5_23.sp12_v_t_23
 (3 7)  (237 375)  (237 375)  routing T_5_23.sp12_h_r_0 <X> T_5_23.sp12_v_t_23
 (26 8)  (260 376)  (260 376)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (263 376)  (263 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 376)  (264 376)  routing T_5_23.lc_trk_g0_7 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 376)  (266 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 376)  (267 376)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 376)  (268 376)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (37 8)  (271 376)  (271 376)  LC_4 Logic Functioning bit
 (39 8)  (273 376)  (273 376)  LC_4 Logic Functioning bit
 (40 8)  (274 376)  (274 376)  LC_4 Logic Functioning bit
 (42 8)  (276 376)  (276 376)  LC_4 Logic Functioning bit
 (47 8)  (281 376)  (281 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (260 377)  (260 377)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 377)  (263 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 377)  (264 377)  routing T_5_23.lc_trk_g0_7 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (265 377)  (265 377)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (37 9)  (271 377)  (271 377)  LC_4 Logic Functioning bit
 (39 9)  (273 377)  (273 377)  LC_4 Logic Functioning bit
 (41 9)  (275 377)  (275 377)  LC_4 Logic Functioning bit
 (43 9)  (277 377)  (277 377)  LC_4 Logic Functioning bit
 (5 10)  (239 378)  (239 378)  routing T_5_23.sp4_v_t_43 <X> T_5_23.sp4_h_l_43
 (8 10)  (242 378)  (242 378)  routing T_5_23.sp4_v_t_36 <X> T_5_23.sp4_h_l_42
 (9 10)  (243 378)  (243 378)  routing T_5_23.sp4_v_t_36 <X> T_5_23.sp4_h_l_42
 (10 10)  (244 378)  (244 378)  routing T_5_23.sp4_v_t_36 <X> T_5_23.sp4_h_l_42
 (6 11)  (240 379)  (240 379)  routing T_5_23.sp4_v_t_43 <X> T_5_23.sp4_h_l_43
 (25 12)  (259 380)  (259 380)  routing T_5_23.sp4_v_b_26 <X> T_5_23.lc_trk_g3_2
 (22 13)  (256 381)  (256 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (257 381)  (257 381)  routing T_5_23.sp4_v_b_26 <X> T_5_23.lc_trk_g3_2


LogicTile_6_23

 (14 0)  (302 368)  (302 368)  routing T_6_23.sp4_h_l_5 <X> T_6_23.lc_trk_g0_0
 (22 0)  (310 368)  (310 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (311 368)  (311 368)  routing T_6_23.sp12_h_r_11 <X> T_6_23.lc_trk_g0_3
 (27 0)  (315 368)  (315 368)  routing T_6_23.lc_trk_g1_2 <X> T_6_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 368)  (317 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 368)  (320 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 368)  (322 368)  routing T_6_23.lc_trk_g1_0 <X> T_6_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 368)  (324 368)  LC_0 Logic Functioning bit
 (38 0)  (326 368)  (326 368)  LC_0 Logic Functioning bit
 (41 0)  (329 368)  (329 368)  LC_0 Logic Functioning bit
 (43 0)  (331 368)  (331 368)  LC_0 Logic Functioning bit
 (45 0)  (333 368)  (333 368)  LC_0 Logic Functioning bit
 (46 0)  (334 368)  (334 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (341 368)  (341 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (302 369)  (302 369)  routing T_6_23.sp4_h_l_5 <X> T_6_23.lc_trk_g0_0
 (15 1)  (303 369)  (303 369)  routing T_6_23.sp4_h_l_5 <X> T_6_23.lc_trk_g0_0
 (16 1)  (304 369)  (304 369)  routing T_6_23.sp4_h_l_5 <X> T_6_23.lc_trk_g0_0
 (17 1)  (305 369)  (305 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (29 1)  (317 369)  (317 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 369)  (318 369)  routing T_6_23.lc_trk_g1_2 <X> T_6_23.wire_logic_cluster/lc_0/in_1
 (40 1)  (328 369)  (328 369)  LC_0 Logic Functioning bit
 (42 1)  (330 369)  (330 369)  LC_0 Logic Functioning bit
 (53 1)  (341 369)  (341 369)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (288 370)  (288 370)  routing T_6_23.glb_netwk_3 <X> T_6_23.wire_logic_cluster/lc_7/clk
 (2 2)  (290 370)  (290 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (288 371)  (288 371)  routing T_6_23.glb_netwk_3 <X> T_6_23.wire_logic_cluster/lc_7/clk
 (14 5)  (302 373)  (302 373)  routing T_6_23.sp4_h_r_0 <X> T_6_23.lc_trk_g1_0
 (15 5)  (303 373)  (303 373)  routing T_6_23.sp4_h_r_0 <X> T_6_23.lc_trk_g1_0
 (16 5)  (304 373)  (304 373)  routing T_6_23.sp4_h_r_0 <X> T_6_23.lc_trk_g1_0
 (17 5)  (305 373)  (305 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (310 373)  (310 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (311 373)  (311 373)  routing T_6_23.sp4_h_r_2 <X> T_6_23.lc_trk_g1_2
 (24 5)  (312 373)  (312 373)  routing T_6_23.sp4_h_r_2 <X> T_6_23.lc_trk_g1_2
 (25 5)  (313 373)  (313 373)  routing T_6_23.sp4_h_r_2 <X> T_6_23.lc_trk_g1_2
 (27 8)  (315 376)  (315 376)  routing T_6_23.lc_trk_g3_4 <X> T_6_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 376)  (316 376)  routing T_6_23.lc_trk_g3_4 <X> T_6_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 376)  (317 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 376)  (318 376)  routing T_6_23.lc_trk_g3_4 <X> T_6_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 376)  (320 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (324 376)  (324 376)  LC_4 Logic Functioning bit
 (38 8)  (326 376)  (326 376)  LC_4 Logic Functioning bit
 (45 8)  (333 376)  (333 376)  LC_4 Logic Functioning bit
 (51 8)  (339 376)  (339 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (31 9)  (319 377)  (319 377)  routing T_6_23.lc_trk_g0_3 <X> T_6_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 377)  (324 377)  LC_4 Logic Functioning bit
 (38 9)  (326 377)  (326 377)  LC_4 Logic Functioning bit
 (51 9)  (339 377)  (339 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 15)  (302 383)  (302 383)  routing T_6_23.sp4_h_l_17 <X> T_6_23.lc_trk_g3_4
 (15 15)  (303 383)  (303 383)  routing T_6_23.sp4_h_l_17 <X> T_6_23.lc_trk_g3_4
 (16 15)  (304 383)  (304 383)  routing T_6_23.sp4_h_l_17 <X> T_6_23.lc_trk_g3_4
 (17 15)  (305 383)  (305 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_9_23

 (8 0)  (446 368)  (446 368)  routing T_9_23.sp4_h_l_40 <X> T_9_23.sp4_h_r_1
 (10 0)  (448 368)  (448 368)  routing T_9_23.sp4_h_l_40 <X> T_9_23.sp4_h_r_1


LogicTile_10_23

 (0 2)  (492 370)  (492 370)  routing T_10_23.glb_netwk_3 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (2 2)  (494 370)  (494 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (497 370)  (497 370)  routing T_10_23.sp4_v_t_43 <X> T_10_23.sp4_h_l_37
 (12 2)  (504 370)  (504 370)  routing T_10_23.sp4_v_t_39 <X> T_10_23.sp4_h_l_39
 (0 3)  (492 371)  (492 371)  routing T_10_23.glb_netwk_3 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (4 3)  (496 371)  (496 371)  routing T_10_23.sp4_v_t_43 <X> T_10_23.sp4_h_l_37
 (6 3)  (498 371)  (498 371)  routing T_10_23.sp4_v_t_43 <X> T_10_23.sp4_h_l_37
 (11 3)  (503 371)  (503 371)  routing T_10_23.sp4_v_t_39 <X> T_10_23.sp4_h_l_39
 (25 8)  (517 376)  (517 376)  routing T_10_23.sp4_v_t_23 <X> T_10_23.lc_trk_g2_2
 (22 9)  (514 377)  (514 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 377)  (515 377)  routing T_10_23.sp4_v_t_23 <X> T_10_23.lc_trk_g2_2
 (25 9)  (517 377)  (517 377)  routing T_10_23.sp4_v_t_23 <X> T_10_23.lc_trk_g2_2
 (21 10)  (513 378)  (513 378)  routing T_10_23.wire_logic_cluster/lc_7/out <X> T_10_23.lc_trk_g2_7
 (22 10)  (514 378)  (514 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (517 378)  (517 378)  routing T_10_23.sp4_v_b_38 <X> T_10_23.lc_trk_g2_6
 (22 11)  (514 379)  (514 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (515 379)  (515 379)  routing T_10_23.sp4_v_b_38 <X> T_10_23.lc_trk_g2_6
 (25 11)  (517 379)  (517 379)  routing T_10_23.sp4_v_b_38 <X> T_10_23.lc_trk_g2_6
 (26 14)  (518 382)  (518 382)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 382)  (520 382)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 382)  (521 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 382)  (523 382)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 382)  (524 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 382)  (525 382)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 382)  (528 382)  LC_7 Logic Functioning bit
 (37 14)  (529 382)  (529 382)  LC_7 Logic Functioning bit
 (38 14)  (530 382)  (530 382)  LC_7 Logic Functioning bit
 (39 14)  (531 382)  (531 382)  LC_7 Logic Functioning bit
 (41 14)  (533 382)  (533 382)  LC_7 Logic Functioning bit
 (43 14)  (535 382)  (535 382)  LC_7 Logic Functioning bit
 (45 14)  (537 382)  (537 382)  LC_7 Logic Functioning bit
 (26 15)  (518 383)  (518 383)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 383)  (520 383)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 383)  (521 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 383)  (522 383)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 383)  (523 383)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (37 15)  (529 383)  (529 383)  LC_7 Logic Functioning bit
 (39 15)  (531 383)  (531 383)  LC_7 Logic Functioning bit
 (40 15)  (532 383)  (532 383)  LC_7 Logic Functioning bit
 (42 15)  (534 383)  (534 383)  LC_7 Logic Functioning bit
 (51 15)  (543 383)  (543 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (545 383)  (545 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_23

 (6 10)  (660 378)  (660 378)  routing T_13_23.sp4_h_l_36 <X> T_13_23.sp4_v_t_43


LogicTile_1_22

 (27 0)  (45 352)  (45 352)  routing T_1_22.lc_trk_g3_0 <X> T_1_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 352)  (46 352)  routing T_1_22.lc_trk_g3_0 <X> T_1_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 352)  (47 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 352)  (50 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 352)  (54 352)  LC_0 Logic Functioning bit
 (39 0)  (57 352)  (57 352)  LC_0 Logic Functioning bit
 (41 0)  (59 352)  (59 352)  LC_0 Logic Functioning bit
 (42 0)  (60 352)  (60 352)  LC_0 Logic Functioning bit
 (44 0)  (62 352)  (62 352)  LC_0 Logic Functioning bit
 (45 0)  (63 352)  (63 352)  LC_0 Logic Functioning bit
 (36 1)  (54 353)  (54 353)  LC_0 Logic Functioning bit
 (39 1)  (57 353)  (57 353)  LC_0 Logic Functioning bit
 (41 1)  (59 353)  (59 353)  LC_0 Logic Functioning bit
 (42 1)  (60 353)  (60 353)  LC_0 Logic Functioning bit
 (50 1)  (68 353)  (68 353)  Carry_In_Mux bit 

 (0 2)  (18 354)  (18 354)  routing T_1_22.glb_netwk_3 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (2 2)  (20 354)  (20 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (45 354)  (45 354)  routing T_1_22.lc_trk_g3_1 <X> T_1_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 354)  (46 354)  routing T_1_22.lc_trk_g3_1 <X> T_1_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 354)  (47 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 354)  (50 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 354)  (54 354)  LC_1 Logic Functioning bit
 (39 2)  (57 354)  (57 354)  LC_1 Logic Functioning bit
 (41 2)  (59 354)  (59 354)  LC_1 Logic Functioning bit
 (42 2)  (60 354)  (60 354)  LC_1 Logic Functioning bit
 (44 2)  (62 354)  (62 354)  LC_1 Logic Functioning bit
 (45 2)  (63 354)  (63 354)  LC_1 Logic Functioning bit
 (0 3)  (18 355)  (18 355)  routing T_1_22.glb_netwk_3 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (36 3)  (54 355)  (54 355)  LC_1 Logic Functioning bit
 (39 3)  (57 355)  (57 355)  LC_1 Logic Functioning bit
 (41 3)  (59 355)  (59 355)  LC_1 Logic Functioning bit
 (42 3)  (60 355)  (60 355)  LC_1 Logic Functioning bit
 (21 4)  (39 356)  (39 356)  routing T_1_22.wire_logic_cluster/lc_3/out <X> T_1_22.lc_trk_g1_3
 (22 4)  (40 356)  (40 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 356)  (43 356)  routing T_1_22.wire_logic_cluster/lc_2/out <X> T_1_22.lc_trk_g1_2
 (27 4)  (45 356)  (45 356)  routing T_1_22.lc_trk_g1_2 <X> T_1_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 356)  (47 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 356)  (50 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 356)  (54 356)  LC_2 Logic Functioning bit
 (39 4)  (57 356)  (57 356)  LC_2 Logic Functioning bit
 (41 4)  (59 356)  (59 356)  LC_2 Logic Functioning bit
 (42 4)  (60 356)  (60 356)  LC_2 Logic Functioning bit
 (44 4)  (62 356)  (62 356)  LC_2 Logic Functioning bit
 (45 4)  (63 356)  (63 356)  LC_2 Logic Functioning bit
 (22 5)  (40 357)  (40 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (48 357)  (48 357)  routing T_1_22.lc_trk_g1_2 <X> T_1_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (54 357)  (54 357)  LC_2 Logic Functioning bit
 (39 5)  (57 357)  (57 357)  LC_2 Logic Functioning bit
 (41 5)  (59 357)  (59 357)  LC_2 Logic Functioning bit
 (42 5)  (60 357)  (60 357)  LC_2 Logic Functioning bit
 (17 6)  (35 358)  (35 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 358)  (36 358)  routing T_1_22.wire_logic_cluster/lc_5/out <X> T_1_22.lc_trk_g1_5
 (25 6)  (43 358)  (43 358)  routing T_1_22.wire_logic_cluster/lc_6/out <X> T_1_22.lc_trk_g1_6
 (27 6)  (45 358)  (45 358)  routing T_1_22.lc_trk_g1_3 <X> T_1_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 358)  (47 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 358)  (50 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 358)  (54 358)  LC_3 Logic Functioning bit
 (39 6)  (57 358)  (57 358)  LC_3 Logic Functioning bit
 (41 6)  (59 358)  (59 358)  LC_3 Logic Functioning bit
 (42 6)  (60 358)  (60 358)  LC_3 Logic Functioning bit
 (44 6)  (62 358)  (62 358)  LC_3 Logic Functioning bit
 (45 6)  (63 358)  (63 358)  LC_3 Logic Functioning bit
 (22 7)  (40 359)  (40 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (48 359)  (48 359)  routing T_1_22.lc_trk_g1_3 <X> T_1_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (54 359)  (54 359)  LC_3 Logic Functioning bit
 (39 7)  (57 359)  (57 359)  LC_3 Logic Functioning bit
 (41 7)  (59 359)  (59 359)  LC_3 Logic Functioning bit
 (42 7)  (60 359)  (60 359)  LC_3 Logic Functioning bit
 (27 8)  (45 360)  (45 360)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 360)  (46 360)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 360)  (47 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 360)  (48 360)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 360)  (50 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 360)  (54 360)  LC_4 Logic Functioning bit
 (39 8)  (57 360)  (57 360)  LC_4 Logic Functioning bit
 (41 8)  (59 360)  (59 360)  LC_4 Logic Functioning bit
 (42 8)  (60 360)  (60 360)  LC_4 Logic Functioning bit
 (44 8)  (62 360)  (62 360)  LC_4 Logic Functioning bit
 (45 8)  (63 360)  (63 360)  LC_4 Logic Functioning bit
 (36 9)  (54 361)  (54 361)  LC_4 Logic Functioning bit
 (39 9)  (57 361)  (57 361)  LC_4 Logic Functioning bit
 (41 9)  (59 361)  (59 361)  LC_4 Logic Functioning bit
 (42 9)  (60 361)  (60 361)  LC_4 Logic Functioning bit
 (27 10)  (45 362)  (45 362)  routing T_1_22.lc_trk_g1_5 <X> T_1_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 362)  (47 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 362)  (48 362)  routing T_1_22.lc_trk_g1_5 <X> T_1_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 362)  (50 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 362)  (54 362)  LC_5 Logic Functioning bit
 (39 10)  (57 362)  (57 362)  LC_5 Logic Functioning bit
 (41 10)  (59 362)  (59 362)  LC_5 Logic Functioning bit
 (42 10)  (60 362)  (60 362)  LC_5 Logic Functioning bit
 (44 10)  (62 362)  (62 362)  LC_5 Logic Functioning bit
 (45 10)  (63 362)  (63 362)  LC_5 Logic Functioning bit
 (36 11)  (54 363)  (54 363)  LC_5 Logic Functioning bit
 (39 11)  (57 363)  (57 363)  LC_5 Logic Functioning bit
 (41 11)  (59 363)  (59 363)  LC_5 Logic Functioning bit
 (42 11)  (60 363)  (60 363)  LC_5 Logic Functioning bit
 (14 12)  (32 364)  (32 364)  routing T_1_22.wire_logic_cluster/lc_0/out <X> T_1_22.lc_trk_g3_0
 (17 12)  (35 364)  (35 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 364)  (36 364)  routing T_1_22.wire_logic_cluster/lc_1/out <X> T_1_22.lc_trk_g3_1
 (27 12)  (45 364)  (45 364)  routing T_1_22.lc_trk_g1_6 <X> T_1_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 364)  (47 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 364)  (48 364)  routing T_1_22.lc_trk_g1_6 <X> T_1_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 364)  (50 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 364)  (54 364)  LC_6 Logic Functioning bit
 (39 12)  (57 364)  (57 364)  LC_6 Logic Functioning bit
 (41 12)  (59 364)  (59 364)  LC_6 Logic Functioning bit
 (42 12)  (60 364)  (60 364)  LC_6 Logic Functioning bit
 (44 12)  (62 364)  (62 364)  LC_6 Logic Functioning bit
 (45 12)  (63 364)  (63 364)  LC_6 Logic Functioning bit
 (17 13)  (35 365)  (35 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (48 365)  (48 365)  routing T_1_22.lc_trk_g1_6 <X> T_1_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (54 365)  (54 365)  LC_6 Logic Functioning bit
 (39 13)  (57 365)  (57 365)  LC_6 Logic Functioning bit
 (41 13)  (59 365)  (59 365)  LC_6 Logic Functioning bit
 (42 13)  (60 365)  (60 365)  LC_6 Logic Functioning bit
 (14 14)  (32 366)  (32 366)  routing T_1_22.wire_logic_cluster/lc_4/out <X> T_1_22.lc_trk_g3_4
 (21 14)  (39 366)  (39 366)  routing T_1_22.wire_logic_cluster/lc_7/out <X> T_1_22.lc_trk_g3_7
 (22 14)  (40 366)  (40 366)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (45 366)  (45 366)  routing T_1_22.lc_trk_g3_7 <X> T_1_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 366)  (46 366)  routing T_1_22.lc_trk_g3_7 <X> T_1_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 366)  (47 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 366)  (48 366)  routing T_1_22.lc_trk_g3_7 <X> T_1_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 366)  (50 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 366)  (54 366)  LC_7 Logic Functioning bit
 (39 14)  (57 366)  (57 366)  LC_7 Logic Functioning bit
 (41 14)  (59 366)  (59 366)  LC_7 Logic Functioning bit
 (42 14)  (60 366)  (60 366)  LC_7 Logic Functioning bit
 (44 14)  (62 366)  (62 366)  LC_7 Logic Functioning bit
 (45 14)  (63 366)  (63 366)  LC_7 Logic Functioning bit
 (17 15)  (35 367)  (35 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (48 367)  (48 367)  routing T_1_22.lc_trk_g3_7 <X> T_1_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (54 367)  (54 367)  LC_7 Logic Functioning bit
 (39 15)  (57 367)  (57 367)  LC_7 Logic Functioning bit
 (41 15)  (59 367)  (59 367)  LC_7 Logic Functioning bit
 (42 15)  (60 367)  (60 367)  LC_7 Logic Functioning bit


LogicTile_2_22

 (15 1)  (87 353)  (87 353)  routing T_2_22.sp4_v_t_5 <X> T_2_22.lc_trk_g0_0
 (16 1)  (88 353)  (88 353)  routing T_2_22.sp4_v_t_5 <X> T_2_22.lc_trk_g0_0
 (17 1)  (89 353)  (89 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (27 2)  (99 354)  (99 354)  routing T_2_22.lc_trk_g3_5 <X> T_2_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 354)  (100 354)  routing T_2_22.lc_trk_g3_5 <X> T_2_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 354)  (101 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 354)  (102 354)  routing T_2_22.lc_trk_g3_5 <X> T_2_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 354)  (103 354)  routing T_2_22.lc_trk_g3_7 <X> T_2_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 354)  (104 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 354)  (105 354)  routing T_2_22.lc_trk_g3_7 <X> T_2_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 354)  (106 354)  routing T_2_22.lc_trk_g3_7 <X> T_2_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 354)  (108 354)  LC_1 Logic Functioning bit
 (38 2)  (110 354)  (110 354)  LC_1 Logic Functioning bit
 (41 2)  (113 354)  (113 354)  LC_1 Logic Functioning bit
 (43 2)  (115 354)  (115 354)  LC_1 Logic Functioning bit
 (53 2)  (125 354)  (125 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (26 3)  (98 355)  (98 355)  routing T_2_22.lc_trk_g1_2 <X> T_2_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 355)  (99 355)  routing T_2_22.lc_trk_g1_2 <X> T_2_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 355)  (101 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 355)  (103 355)  routing T_2_22.lc_trk_g3_7 <X> T_2_22.wire_logic_cluster/lc_1/in_3
 (37 3)  (109 355)  (109 355)  LC_1 Logic Functioning bit
 (39 3)  (111 355)  (111 355)  LC_1 Logic Functioning bit
 (41 3)  (113 355)  (113 355)  LC_1 Logic Functioning bit
 (43 3)  (115 355)  (115 355)  LC_1 Logic Functioning bit
 (22 4)  (94 356)  (94 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (93 357)  (93 357)  routing T_2_22.sp4_r_v_b_27 <X> T_2_22.lc_trk_g1_3
 (22 5)  (94 357)  (94 357)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (96 357)  (96 357)  routing T_2_22.top_op_2 <X> T_2_22.lc_trk_g1_2
 (25 5)  (97 357)  (97 357)  routing T_2_22.top_op_2 <X> T_2_22.lc_trk_g1_2
 (29 6)  (101 358)  (101 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 358)  (104 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 358)  (106 358)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 358)  (108 358)  LC_3 Logic Functioning bit
 (37 6)  (109 358)  (109 358)  LC_3 Logic Functioning bit
 (38 6)  (110 358)  (110 358)  LC_3 Logic Functioning bit
 (39 6)  (111 358)  (111 358)  LC_3 Logic Functioning bit
 (41 6)  (113 358)  (113 358)  LC_3 Logic Functioning bit
 (43 6)  (115 358)  (115 358)  LC_3 Logic Functioning bit
 (53 6)  (125 358)  (125 358)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (31 7)  (103 359)  (103 359)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 359)  (108 359)  LC_3 Logic Functioning bit
 (37 7)  (109 359)  (109 359)  LC_3 Logic Functioning bit
 (38 7)  (110 359)  (110 359)  LC_3 Logic Functioning bit
 (39 7)  (111 359)  (111 359)  LC_3 Logic Functioning bit
 (41 7)  (113 359)  (113 359)  LC_3 Logic Functioning bit
 (43 7)  (115 359)  (115 359)  LC_3 Logic Functioning bit
 (15 14)  (87 366)  (87 366)  routing T_2_22.tnr_op_5 <X> T_2_22.lc_trk_g3_5
 (17 14)  (89 366)  (89 366)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (93 366)  (93 366)  routing T_2_22.sp4_h_l_34 <X> T_2_22.lc_trk_g3_7
 (22 14)  (94 366)  (94 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (95 366)  (95 366)  routing T_2_22.sp4_h_l_34 <X> T_2_22.lc_trk_g3_7
 (24 14)  (96 366)  (96 366)  routing T_2_22.sp4_h_l_34 <X> T_2_22.lc_trk_g3_7
 (21 15)  (93 367)  (93 367)  routing T_2_22.sp4_h_l_34 <X> T_2_22.lc_trk_g3_7


LogicTile_3_22

 (17 0)  (143 352)  (143 352)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (144 352)  (144 352)  routing T_3_22.bnr_op_1 <X> T_3_22.lc_trk_g0_1
 (21 0)  (147 352)  (147 352)  routing T_3_22.wire_logic_cluster/lc_3/out <X> T_3_22.lc_trk_g0_3
 (22 0)  (148 352)  (148 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (155 352)  (155 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 352)  (157 352)  routing T_3_22.lc_trk_g2_5 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 352)  (158 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 352)  (159 352)  routing T_3_22.lc_trk_g2_5 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (42 0)  (168 352)  (168 352)  LC_0 Logic Functioning bit
 (18 1)  (144 353)  (144 353)  routing T_3_22.bnr_op_1 <X> T_3_22.lc_trk_g0_1
 (27 1)  (153 353)  (153 353)  routing T_3_22.lc_trk_g3_1 <X> T_3_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 353)  (154 353)  routing T_3_22.lc_trk_g3_1 <X> T_3_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 353)  (155 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 353)  (156 353)  routing T_3_22.lc_trk_g0_3 <X> T_3_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (158 353)  (158 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (159 353)  (159 353)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.input_2_0
 (34 1)  (160 353)  (160 353)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.input_2_0
 (35 1)  (161 353)  (161 353)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.input_2_0
 (0 2)  (126 354)  (126 354)  routing T_3_22.glb_netwk_3 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (2 2)  (128 354)  (128 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (152 354)  (152 354)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (31 2)  (157 354)  (157 354)  routing T_3_22.lc_trk_g1_5 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 354)  (158 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 354)  (160 354)  routing T_3_22.lc_trk_g1_5 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 354)  (162 354)  LC_1 Logic Functioning bit
 (38 2)  (164 354)  (164 354)  LC_1 Logic Functioning bit
 (45 2)  (171 354)  (171 354)  LC_1 Logic Functioning bit
 (0 3)  (126 355)  (126 355)  routing T_3_22.glb_netwk_3 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (26 3)  (152 355)  (152 355)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (153 355)  (153 355)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 355)  (155 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (163 355)  (163 355)  LC_1 Logic Functioning bit
 (39 3)  (165 355)  (165 355)  LC_1 Logic Functioning bit
 (17 6)  (143 358)  (143 358)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (144 358)  (144 358)  routing T_3_22.bnr_op_5 <X> T_3_22.lc_trk_g1_5
 (26 6)  (152 358)  (152 358)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_3/in_0
 (32 6)  (158 358)  (158 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 358)  (159 358)  routing T_3_22.lc_trk_g2_0 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 358)  (162 358)  LC_3 Logic Functioning bit
 (38 6)  (164 358)  (164 358)  LC_3 Logic Functioning bit
 (45 6)  (171 358)  (171 358)  LC_3 Logic Functioning bit
 (18 7)  (144 359)  (144 359)  routing T_3_22.bnr_op_5 <X> T_3_22.lc_trk_g1_5
 (22 7)  (148 359)  (148 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (150 359)  (150 359)  routing T_3_22.top_op_6 <X> T_3_22.lc_trk_g1_6
 (25 7)  (151 359)  (151 359)  routing T_3_22.top_op_6 <X> T_3_22.lc_trk_g1_6
 (26 7)  (152 359)  (152 359)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (153 359)  (153 359)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 359)  (155 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (163 359)  (163 359)  LC_3 Logic Functioning bit
 (39 7)  (165 359)  (165 359)  LC_3 Logic Functioning bit
 (14 8)  (140 360)  (140 360)  routing T_3_22.rgt_op_0 <X> T_3_22.lc_trk_g2_0
 (15 9)  (141 361)  (141 361)  routing T_3_22.rgt_op_0 <X> T_3_22.lc_trk_g2_0
 (17 9)  (143 361)  (143 361)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (15 10)  (141 362)  (141 362)  routing T_3_22.rgt_op_5 <X> T_3_22.lc_trk_g2_5
 (17 10)  (143 362)  (143 362)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (144 362)  (144 362)  routing T_3_22.rgt_op_5 <X> T_3_22.lc_trk_g2_5
 (15 12)  (141 364)  (141 364)  routing T_3_22.tnr_op_1 <X> T_3_22.lc_trk_g3_1
 (17 12)  (143 364)  (143 364)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (147 364)  (147 364)  routing T_3_22.sp4_v_t_14 <X> T_3_22.lc_trk_g3_3
 (22 12)  (148 364)  (148 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (149 364)  (149 364)  routing T_3_22.sp4_v_t_14 <X> T_3_22.lc_trk_g3_3
 (29 12)  (155 364)  (155 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (157 364)  (157 364)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 364)  (158 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 364)  (160 364)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 364)  (162 364)  LC_6 Logic Functioning bit
 (38 12)  (164 364)  (164 364)  LC_6 Logic Functioning bit
 (45 12)  (171 364)  (171 364)  LC_6 Logic Functioning bit
 (31 13)  (157 365)  (157 365)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (162 365)  (162 365)  LC_6 Logic Functioning bit
 (38 13)  (164 365)  (164 365)  LC_6 Logic Functioning bit
 (8 14)  (134 366)  (134 366)  routing T_3_22.sp4_v_t_41 <X> T_3_22.sp4_h_l_47
 (9 14)  (135 366)  (135 366)  routing T_3_22.sp4_v_t_41 <X> T_3_22.sp4_h_l_47
 (10 14)  (136 366)  (136 366)  routing T_3_22.sp4_v_t_41 <X> T_3_22.sp4_h_l_47


LogicTile_4_22

 (15 0)  (195 352)  (195 352)  routing T_4_22.lft_op_1 <X> T_4_22.lc_trk_g0_1
 (17 0)  (197 352)  (197 352)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (198 352)  (198 352)  routing T_4_22.lft_op_1 <X> T_4_22.lc_trk_g0_1
 (21 0)  (201 352)  (201 352)  routing T_4_22.lft_op_3 <X> T_4_22.lc_trk_g0_3
 (22 0)  (202 352)  (202 352)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (204 352)  (204 352)  routing T_4_22.lft_op_3 <X> T_4_22.lc_trk_g0_3
 (25 0)  (205 352)  (205 352)  routing T_4_22.wire_logic_cluster/lc_2/out <X> T_4_22.lc_trk_g0_2
 (29 0)  (209 352)  (209 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 352)  (212 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (216 352)  (216 352)  LC_0 Logic Functioning bit
 (39 0)  (219 352)  (219 352)  LC_0 Logic Functioning bit
 (41 0)  (221 352)  (221 352)  LC_0 Logic Functioning bit
 (43 0)  (223 352)  (223 352)  LC_0 Logic Functioning bit
 (15 1)  (195 353)  (195 353)  routing T_4_22.bot_op_0 <X> T_4_22.lc_trk_g0_0
 (17 1)  (197 353)  (197 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (202 353)  (202 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (206 353)  (206 353)  routing T_4_22.lc_trk_g1_3 <X> T_4_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 353)  (207 353)  routing T_4_22.lc_trk_g1_3 <X> T_4_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 353)  (209 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 353)  (210 353)  routing T_4_22.lc_trk_g0_3 <X> T_4_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (212 353)  (212 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (214 353)  (214 353)  routing T_4_22.lc_trk_g1_1 <X> T_4_22.input_2_0
 (37 1)  (217 353)  (217 353)  LC_0 Logic Functioning bit
 (39 1)  (219 353)  (219 353)  LC_0 Logic Functioning bit
 (41 1)  (221 353)  (221 353)  LC_0 Logic Functioning bit
 (42 1)  (222 353)  (222 353)  LC_0 Logic Functioning bit
 (49 1)  (229 353)  (229 353)  Carry_In_Mux bit 

 (0 2)  (180 354)  (180 354)  routing T_4_22.glb_netwk_3 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (2 2)  (182 354)  (182 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (202 354)  (202 354)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (204 354)  (204 354)  routing T_4_22.bot_op_7 <X> T_4_22.lc_trk_g0_7
 (25 2)  (205 354)  (205 354)  routing T_4_22.lft_op_6 <X> T_4_22.lc_trk_g0_6
 (26 2)  (206 354)  (206 354)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_1/in_0
 (32 2)  (212 354)  (212 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 354)  (213 354)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 354)  (214 354)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 354)  (216 354)  LC_1 Logic Functioning bit
 (38 2)  (218 354)  (218 354)  LC_1 Logic Functioning bit
 (45 2)  (225 354)  (225 354)  LC_1 Logic Functioning bit
 (0 3)  (180 355)  (180 355)  routing T_4_22.glb_netwk_3 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (22 3)  (202 355)  (202 355)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (204 355)  (204 355)  routing T_4_22.lft_op_6 <X> T_4_22.lc_trk_g0_6
 (26 3)  (206 355)  (206 355)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 355)  (207 355)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 355)  (208 355)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 355)  (209 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (211 355)  (211 355)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_1/in_3
 (37 3)  (217 355)  (217 355)  LC_1 Logic Functioning bit
 (39 3)  (219 355)  (219 355)  LC_1 Logic Functioning bit
 (15 4)  (195 356)  (195 356)  routing T_4_22.top_op_1 <X> T_4_22.lc_trk_g1_1
 (17 4)  (197 356)  (197 356)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (201 356)  (201 356)  routing T_4_22.lft_op_3 <X> T_4_22.lc_trk_g1_3
 (22 4)  (202 356)  (202 356)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (204 356)  (204 356)  routing T_4_22.lft_op_3 <X> T_4_22.lc_trk_g1_3
 (27 4)  (207 356)  (207 356)  routing T_4_22.lc_trk_g1_2 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 356)  (209 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 356)  (211 356)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 356)  (212 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 356)  (213 356)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 356)  (214 356)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 356)  (216 356)  LC_2 Logic Functioning bit
 (38 4)  (218 356)  (218 356)  LC_2 Logic Functioning bit
 (45 4)  (225 356)  (225 356)  LC_2 Logic Functioning bit
 (18 5)  (198 357)  (198 357)  routing T_4_22.top_op_1 <X> T_4_22.lc_trk_g1_1
 (22 5)  (202 357)  (202 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (204 357)  (204 357)  routing T_4_22.bot_op_2 <X> T_4_22.lc_trk_g1_2
 (30 5)  (210 357)  (210 357)  routing T_4_22.lc_trk_g1_2 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 357)  (211 357)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 357)  (216 357)  LC_2 Logic Functioning bit
 (38 5)  (218 357)  (218 357)  LC_2 Logic Functioning bit
 (21 6)  (201 358)  (201 358)  routing T_4_22.wire_logic_cluster/lc_7/out <X> T_4_22.lc_trk_g1_7
 (22 6)  (202 358)  (202 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (206 358)  (206 358)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (209 358)  (209 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (216 358)  (216 358)  LC_3 Logic Functioning bit
 (38 6)  (218 358)  (218 358)  LC_3 Logic Functioning bit
 (41 6)  (221 358)  (221 358)  LC_3 Logic Functioning bit
 (43 6)  (223 358)  (223 358)  LC_3 Logic Functioning bit
 (45 6)  (225 358)  (225 358)  LC_3 Logic Functioning bit
 (15 7)  (195 359)  (195 359)  routing T_4_22.bot_op_4 <X> T_4_22.lc_trk_g1_4
 (17 7)  (197 359)  (197 359)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (206 359)  (206 359)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (207 359)  (207 359)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 359)  (208 359)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 359)  (209 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (17 8)  (197 360)  (197 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (198 360)  (198 360)  routing T_4_22.wire_logic_cluster/lc_1/out <X> T_4_22.lc_trk_g2_1
 (29 8)  (209 360)  (209 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 360)  (212 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 360)  (213 360)  routing T_4_22.lc_trk_g2_1 <X> T_4_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 360)  (215 360)  routing T_4_22.lc_trk_g0_6 <X> T_4_22.input_2_4
 (36 8)  (216 360)  (216 360)  LC_4 Logic Functioning bit
 (37 8)  (217 360)  (217 360)  LC_4 Logic Functioning bit
 (38 8)  (218 360)  (218 360)  LC_4 Logic Functioning bit
 (41 8)  (221 360)  (221 360)  LC_4 Logic Functioning bit
 (43 8)  (223 360)  (223 360)  LC_4 Logic Functioning bit
 (26 9)  (206 361)  (206 361)  routing T_4_22.lc_trk_g0_2 <X> T_4_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 361)  (209 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (212 361)  (212 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (215 361)  (215 361)  routing T_4_22.lc_trk_g0_6 <X> T_4_22.input_2_4
 (36 9)  (216 361)  (216 361)  LC_4 Logic Functioning bit
 (37 9)  (217 361)  (217 361)  LC_4 Logic Functioning bit
 (38 9)  (218 361)  (218 361)  LC_4 Logic Functioning bit
 (39 9)  (219 361)  (219 361)  LC_4 Logic Functioning bit
 (41 9)  (221 361)  (221 361)  LC_4 Logic Functioning bit
 (43 9)  (223 361)  (223 361)  LC_4 Logic Functioning bit
 (15 10)  (195 362)  (195 362)  routing T_4_22.sp4_h_l_16 <X> T_4_22.lc_trk_g2_5
 (16 10)  (196 362)  (196 362)  routing T_4_22.sp4_h_l_16 <X> T_4_22.lc_trk_g2_5
 (17 10)  (197 362)  (197 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (205 362)  (205 362)  routing T_4_22.wire_logic_cluster/lc_6/out <X> T_4_22.lc_trk_g2_6
 (26 10)  (206 362)  (206 362)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (208 362)  (208 362)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 362)  (209 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 362)  (210 362)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 362)  (211 362)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 362)  (212 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 362)  (214 362)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 362)  (216 362)  LC_5 Logic Functioning bit
 (37 10)  (217 362)  (217 362)  LC_5 Logic Functioning bit
 (38 10)  (218 362)  (218 362)  LC_5 Logic Functioning bit
 (50 10)  (230 362)  (230 362)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (198 363)  (198 363)  routing T_4_22.sp4_h_l_16 <X> T_4_22.lc_trk_g2_5
 (22 11)  (202 363)  (202 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (208 363)  (208 363)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 363)  (209 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 363)  (210 363)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (211 363)  (211 363)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (216 363)  (216 363)  LC_5 Logic Functioning bit
 (37 11)  (217 363)  (217 363)  LC_5 Logic Functioning bit
 (38 11)  (218 363)  (218 363)  LC_5 Logic Functioning bit
 (39 11)  (219 363)  (219 363)  LC_5 Logic Functioning bit
 (21 12)  (201 364)  (201 364)  routing T_4_22.sp4_v_t_14 <X> T_4_22.lc_trk_g3_3
 (22 12)  (202 364)  (202 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (203 364)  (203 364)  routing T_4_22.sp4_v_t_14 <X> T_4_22.lc_trk_g3_3
 (27 12)  (207 364)  (207 364)  routing T_4_22.lc_trk_g1_4 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 364)  (209 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 364)  (210 364)  routing T_4_22.lc_trk_g1_4 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 364)  (211 364)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 364)  (212 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 364)  (213 364)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 364)  (214 364)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 364)  (216 364)  LC_6 Logic Functioning bit
 (38 12)  (218 364)  (218 364)  LC_6 Logic Functioning bit
 (45 12)  (225 364)  (225 364)  LC_6 Logic Functioning bit
 (31 13)  (211 365)  (211 365)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (216 365)  (216 365)  LC_6 Logic Functioning bit
 (38 13)  (218 365)  (218 365)  LC_6 Logic Functioning bit
 (26 14)  (206 366)  (206 366)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (35 14)  (215 366)  (215 366)  routing T_4_22.lc_trk_g0_7 <X> T_4_22.input_2_7
 (36 14)  (216 366)  (216 366)  LC_7 Logic Functioning bit
 (43 14)  (223 366)  (223 366)  LC_7 Logic Functioning bit
 (45 14)  (225 366)  (225 366)  LC_7 Logic Functioning bit
 (22 15)  (202 367)  (202 367)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (204 367)  (204 367)  routing T_4_22.tnl_op_6 <X> T_4_22.lc_trk_g3_6
 (25 15)  (205 367)  (205 367)  routing T_4_22.tnl_op_6 <X> T_4_22.lc_trk_g3_6
 (26 15)  (206 367)  (206 367)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (207 367)  (207 367)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 367)  (208 367)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 367)  (209 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (212 367)  (212 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (215 367)  (215 367)  routing T_4_22.lc_trk_g0_7 <X> T_4_22.input_2_7
 (37 15)  (217 367)  (217 367)  LC_7 Logic Functioning bit
 (42 15)  (222 367)  (222 367)  LC_7 Logic Functioning bit


LogicTile_6_22

 (12 6)  (300 358)  (300 358)  routing T_6_22.sp4_v_t_40 <X> T_6_22.sp4_h_l_40
 (11 7)  (299 359)  (299 359)  routing T_6_22.sp4_v_t_40 <X> T_6_22.sp4_h_l_40


LogicTile_4_21

 (15 0)  (195 336)  (195 336)  routing T_4_21.top_op_1 <X> T_4_21.lc_trk_g0_1
 (17 0)  (197 336)  (197 336)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (202 336)  (202 336)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (204 336)  (204 336)  routing T_4_21.top_op_3 <X> T_4_21.lc_trk_g0_3
 (29 0)  (209 336)  (209 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 336)  (212 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (216 336)  (216 336)  LC_0 Logic Functioning bit
 (39 0)  (219 336)  (219 336)  LC_0 Logic Functioning bit
 (41 0)  (221 336)  (221 336)  LC_0 Logic Functioning bit
 (43 0)  (223 336)  (223 336)  LC_0 Logic Functioning bit
 (44 0)  (224 336)  (224 336)  LC_0 Logic Functioning bit
 (18 1)  (198 337)  (198 337)  routing T_4_21.top_op_1 <X> T_4_21.lc_trk_g0_1
 (21 1)  (201 337)  (201 337)  routing T_4_21.top_op_3 <X> T_4_21.lc_trk_g0_3
 (22 1)  (202 337)  (202 337)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (204 337)  (204 337)  routing T_4_21.top_op_2 <X> T_4_21.lc_trk_g0_2
 (25 1)  (205 337)  (205 337)  routing T_4_21.top_op_2 <X> T_4_21.lc_trk_g0_2
 (26 1)  (206 337)  (206 337)  routing T_4_21.lc_trk_g1_3 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 337)  (207 337)  routing T_4_21.lc_trk_g1_3 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 337)  (209 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 337)  (210 337)  routing T_4_21.lc_trk_g0_3 <X> T_4_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (212 337)  (212 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (213 337)  (213 337)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.input_2_0
 (35 1)  (215 337)  (215 337)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.input_2_0
 (37 1)  (217 337)  (217 337)  LC_0 Logic Functioning bit
 (39 1)  (219 337)  (219 337)  LC_0 Logic Functioning bit
 (41 1)  (221 337)  (221 337)  LC_0 Logic Functioning bit
 (42 1)  (222 337)  (222 337)  LC_0 Logic Functioning bit
 (50 1)  (230 337)  (230 337)  Carry_In_Mux bit 

 (22 2)  (202 338)  (202 338)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (204 338)  (204 338)  routing T_4_21.top_op_7 <X> T_4_21.lc_trk_g0_7
 (26 2)  (206 338)  (206 338)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (208 338)  (208 338)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 338)  (209 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 338)  (210 338)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 338)  (212 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (216 338)  (216 338)  LC_1 Logic Functioning bit
 (39 2)  (219 338)  (219 338)  LC_1 Logic Functioning bit
 (41 2)  (221 338)  (221 338)  LC_1 Logic Functioning bit
 (43 2)  (223 338)  (223 338)  LC_1 Logic Functioning bit
 (44 2)  (224 338)  (224 338)  LC_1 Logic Functioning bit
 (21 3)  (201 339)  (201 339)  routing T_4_21.top_op_7 <X> T_4_21.lc_trk_g0_7
 (22 3)  (202 339)  (202 339)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (204 339)  (204 339)  routing T_4_21.top_op_6 <X> T_4_21.lc_trk_g0_6
 (25 3)  (205 339)  (205 339)  routing T_4_21.top_op_6 <X> T_4_21.lc_trk_g0_6
 (26 3)  (206 339)  (206 339)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 339)  (207 339)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 339)  (208 339)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 339)  (209 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 339)  (210 339)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (212 339)  (212 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (213 339)  (213 339)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.input_2_1
 (34 3)  (214 339)  (214 339)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.input_2_1
 (35 3)  (215 339)  (215 339)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.input_2_1
 (37 3)  (217 339)  (217 339)  LC_1 Logic Functioning bit
 (39 3)  (219 339)  (219 339)  LC_1 Logic Functioning bit
 (41 3)  (221 339)  (221 339)  LC_1 Logic Functioning bit
 (42 3)  (222 339)  (222 339)  LC_1 Logic Functioning bit
 (15 4)  (195 340)  (195 340)  routing T_4_21.top_op_1 <X> T_4_21.lc_trk_g1_1
 (17 4)  (197 340)  (197 340)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (202 340)  (202 340)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (204 340)  (204 340)  routing T_4_21.top_op_3 <X> T_4_21.lc_trk_g1_3
 (27 4)  (207 340)  (207 340)  routing T_4_21.lc_trk_g1_2 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 340)  (209 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 340)  (212 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (216 340)  (216 340)  LC_2 Logic Functioning bit
 (39 4)  (219 340)  (219 340)  LC_2 Logic Functioning bit
 (41 4)  (221 340)  (221 340)  LC_2 Logic Functioning bit
 (43 4)  (223 340)  (223 340)  LC_2 Logic Functioning bit
 (44 4)  (224 340)  (224 340)  LC_2 Logic Functioning bit
 (18 5)  (198 341)  (198 341)  routing T_4_21.top_op_1 <X> T_4_21.lc_trk_g1_1
 (21 5)  (201 341)  (201 341)  routing T_4_21.top_op_3 <X> T_4_21.lc_trk_g1_3
 (22 5)  (202 341)  (202 341)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (204 341)  (204 341)  routing T_4_21.top_op_2 <X> T_4_21.lc_trk_g1_2
 (25 5)  (205 341)  (205 341)  routing T_4_21.top_op_2 <X> T_4_21.lc_trk_g1_2
 (26 5)  (206 341)  (206 341)  routing T_4_21.lc_trk_g0_2 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 341)  (209 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 341)  (210 341)  routing T_4_21.lc_trk_g1_2 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (212 341)  (212 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (213 341)  (213 341)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.input_2_2
 (35 5)  (215 341)  (215 341)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.input_2_2
 (37 5)  (217 341)  (217 341)  LC_2 Logic Functioning bit
 (39 5)  (219 341)  (219 341)  LC_2 Logic Functioning bit
 (41 5)  (221 341)  (221 341)  LC_2 Logic Functioning bit
 (42 5)  (222 341)  (222 341)  LC_2 Logic Functioning bit
 (22 6)  (202 342)  (202 342)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (204 342)  (204 342)  routing T_4_21.top_op_7 <X> T_4_21.lc_trk_g1_7
 (27 6)  (207 342)  (207 342)  routing T_4_21.lc_trk_g1_1 <X> T_4_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 342)  (209 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 342)  (212 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (216 342)  (216 342)  LC_3 Logic Functioning bit
 (39 6)  (219 342)  (219 342)  LC_3 Logic Functioning bit
 (41 6)  (221 342)  (221 342)  LC_3 Logic Functioning bit
 (43 6)  (223 342)  (223 342)  LC_3 Logic Functioning bit
 (44 6)  (224 342)  (224 342)  LC_3 Logic Functioning bit
 (21 7)  (201 343)  (201 343)  routing T_4_21.top_op_7 <X> T_4_21.lc_trk_g1_7
 (22 7)  (202 343)  (202 343)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (204 343)  (204 343)  routing T_4_21.top_op_6 <X> T_4_21.lc_trk_g1_6
 (25 7)  (205 343)  (205 343)  routing T_4_21.top_op_6 <X> T_4_21.lc_trk_g1_6
 (29 7)  (209 343)  (209 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (212 343)  (212 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (213 343)  (213 343)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.input_2_3
 (34 7)  (214 343)  (214 343)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.input_2_3
 (35 7)  (215 343)  (215 343)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.input_2_3
 (37 7)  (217 343)  (217 343)  LC_3 Logic Functioning bit
 (39 7)  (219 343)  (219 343)  LC_3 Logic Functioning bit
 (41 7)  (221 343)  (221 343)  LC_3 Logic Functioning bit
 (42 7)  (222 343)  (222 343)  LC_3 Logic Functioning bit
 (51 7)  (231 343)  (231 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (195 344)  (195 344)  routing T_4_21.tnl_op_1 <X> T_4_21.lc_trk_g2_1
 (17 8)  (197 344)  (197 344)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (206 344)  (206 344)  routing T_4_21.lc_trk_g0_6 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (207 344)  (207 344)  routing T_4_21.lc_trk_g1_6 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 344)  (209 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 344)  (210 344)  routing T_4_21.lc_trk_g1_6 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 344)  (212 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (216 344)  (216 344)  LC_4 Logic Functioning bit
 (39 8)  (219 344)  (219 344)  LC_4 Logic Functioning bit
 (41 8)  (221 344)  (221 344)  LC_4 Logic Functioning bit
 (43 8)  (223 344)  (223 344)  LC_4 Logic Functioning bit
 (44 8)  (224 344)  (224 344)  LC_4 Logic Functioning bit
 (14 9)  (194 345)  (194 345)  routing T_4_21.sp4_h_r_24 <X> T_4_21.lc_trk_g2_0
 (15 9)  (195 345)  (195 345)  routing T_4_21.sp4_h_r_24 <X> T_4_21.lc_trk_g2_0
 (16 9)  (196 345)  (196 345)  routing T_4_21.sp4_h_r_24 <X> T_4_21.lc_trk_g2_0
 (17 9)  (197 345)  (197 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (198 345)  (198 345)  routing T_4_21.tnl_op_1 <X> T_4_21.lc_trk_g2_1
 (22 9)  (202 345)  (202 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (203 345)  (203 345)  routing T_4_21.sp4_v_b_42 <X> T_4_21.lc_trk_g2_2
 (24 9)  (204 345)  (204 345)  routing T_4_21.sp4_v_b_42 <X> T_4_21.lc_trk_g2_2
 (26 9)  (206 345)  (206 345)  routing T_4_21.lc_trk_g0_6 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 345)  (209 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 345)  (210 345)  routing T_4_21.lc_trk_g1_6 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (212 345)  (212 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (213 345)  (213 345)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.input_2_4
 (35 9)  (215 345)  (215 345)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.input_2_4
 (37 9)  (217 345)  (217 345)  LC_4 Logic Functioning bit
 (39 9)  (219 345)  (219 345)  LC_4 Logic Functioning bit
 (41 9)  (221 345)  (221 345)  LC_4 Logic Functioning bit
 (42 9)  (222 345)  (222 345)  LC_4 Logic Functioning bit
 (27 10)  (207 346)  (207 346)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 346)  (208 346)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 346)  (209 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (212 346)  (212 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (216 346)  (216 346)  LC_5 Logic Functioning bit
 (39 10)  (219 346)  (219 346)  LC_5 Logic Functioning bit
 (41 10)  (221 346)  (221 346)  LC_5 Logic Functioning bit
 (43 10)  (223 346)  (223 346)  LC_5 Logic Functioning bit
 (44 10)  (224 346)  (224 346)  LC_5 Logic Functioning bit
 (22 11)  (202 347)  (202 347)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (204 347)  (204 347)  routing T_4_21.tnl_op_6 <X> T_4_21.lc_trk_g2_6
 (25 11)  (205 347)  (205 347)  routing T_4_21.tnl_op_6 <X> T_4_21.lc_trk_g2_6
 (28 11)  (208 347)  (208 347)  routing T_4_21.lc_trk_g2_1 <X> T_4_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 347)  (209 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (212 347)  (212 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (213 347)  (213 347)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.input_2_5
 (34 11)  (214 347)  (214 347)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.input_2_5
 (35 11)  (215 347)  (215 347)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.input_2_5
 (37 11)  (217 347)  (217 347)  LC_5 Logic Functioning bit
 (39 11)  (219 347)  (219 347)  LC_5 Logic Functioning bit
 (41 11)  (221 347)  (221 347)  LC_5 Logic Functioning bit
 (42 11)  (222 347)  (222 347)  LC_5 Logic Functioning bit
 (15 12)  (195 348)  (195 348)  routing T_4_21.tnl_op_1 <X> T_4_21.lc_trk_g3_1
 (17 12)  (197 348)  (197 348)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (27 12)  (207 348)  (207 348)  routing T_4_21.lc_trk_g3_0 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 348)  (208 348)  routing T_4_21.lc_trk_g3_0 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 348)  (209 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 348)  (212 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (216 348)  (216 348)  LC_6 Logic Functioning bit
 (39 12)  (219 348)  (219 348)  LC_6 Logic Functioning bit
 (41 12)  (221 348)  (221 348)  LC_6 Logic Functioning bit
 (43 12)  (223 348)  (223 348)  LC_6 Logic Functioning bit
 (44 12)  (224 348)  (224 348)  LC_6 Logic Functioning bit
 (14 13)  (194 349)  (194 349)  routing T_4_21.sp4_h_r_24 <X> T_4_21.lc_trk_g3_0
 (15 13)  (195 349)  (195 349)  routing T_4_21.sp4_h_r_24 <X> T_4_21.lc_trk_g3_0
 (16 13)  (196 349)  (196 349)  routing T_4_21.sp4_h_r_24 <X> T_4_21.lc_trk_g3_0
 (17 13)  (197 349)  (197 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (198 349)  (198 349)  routing T_4_21.tnl_op_1 <X> T_4_21.lc_trk_g3_1
 (22 13)  (202 349)  (202 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (203 349)  (203 349)  routing T_4_21.sp4_v_b_42 <X> T_4_21.lc_trk_g3_2
 (24 13)  (204 349)  (204 349)  routing T_4_21.sp4_v_b_42 <X> T_4_21.lc_trk_g3_2
 (28 13)  (208 349)  (208 349)  routing T_4_21.lc_trk_g2_0 <X> T_4_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 349)  (209 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (212 349)  (212 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (213 349)  (213 349)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.input_2_6
 (35 13)  (215 349)  (215 349)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.input_2_6
 (37 13)  (217 349)  (217 349)  LC_6 Logic Functioning bit
 (39 13)  (219 349)  (219 349)  LC_6 Logic Functioning bit
 (41 13)  (221 349)  (221 349)  LC_6 Logic Functioning bit
 (42 13)  (222 349)  (222 349)  LC_6 Logic Functioning bit
 (51 13)  (231 349)  (231 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (26 14)  (206 350)  (206 350)  routing T_4_21.lc_trk_g0_7 <X> T_4_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (207 350)  (207 350)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 350)  (209 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 350)  (210 350)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 350)  (212 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (216 350)  (216 350)  LC_7 Logic Functioning bit
 (39 14)  (219 350)  (219 350)  LC_7 Logic Functioning bit
 (41 14)  (221 350)  (221 350)  LC_7 Logic Functioning bit
 (43 14)  (223 350)  (223 350)  LC_7 Logic Functioning bit
 (44 14)  (224 350)  (224 350)  LC_7 Logic Functioning bit
 (22 15)  (202 351)  (202 351)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (204 351)  (204 351)  routing T_4_21.tnl_op_6 <X> T_4_21.lc_trk_g3_6
 (25 15)  (205 351)  (205 351)  routing T_4_21.tnl_op_6 <X> T_4_21.lc_trk_g3_6
 (26 15)  (206 351)  (206 351)  routing T_4_21.lc_trk_g0_7 <X> T_4_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 351)  (209 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 351)  (210 351)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (212 351)  (212 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (213 351)  (213 351)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.input_2_7
 (34 15)  (214 351)  (214 351)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.input_2_7
 (35 15)  (215 351)  (215 351)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.input_2_7
 (37 15)  (217 351)  (217 351)  LC_7 Logic Functioning bit
 (39 15)  (219 351)  (219 351)  LC_7 Logic Functioning bit
 (41 15)  (221 351)  (221 351)  LC_7 Logic Functioning bit
 (42 15)  (222 351)  (222 351)  LC_7 Logic Functioning bit


LogicTile_6_21

 (5 2)  (293 338)  (293 338)  routing T_6_21.sp4_v_t_37 <X> T_6_21.sp4_h_l_37
 (6 3)  (294 339)  (294 339)  routing T_6_21.sp4_v_t_37 <X> T_6_21.sp4_h_l_37


IO_Tile_0_20

 (14 1)  (3 321)  (3 321)  routing T_0_20.span4_vert_t_12 <X> T_0_20.span4_vert_b_0


IO_Tile_0_17

 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (5 13)  (12 285)  (12 285)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8


