Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar 31 19:05:07 2023
| Host         : EangXPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: aud/clk_counter_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: cartMaster/KHz/new_clock_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: cartMaster/clk/clk_1hz_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cartMaster/digit_count/clk/C0_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cartMaster/digit_count/disp_digit_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cartMaster/digit_count/disp_digit_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cartMaster/digit_count/disp_digit_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clock_1kHz/C0_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clock_20kHz/C0_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock_50MHz/C0_reg/Q (HIGH)

 There are 3421 register/latch pins with no clock driven by root clock pin: clock_oled666/C0_reg/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: d/clock_10/C0_reg/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: d/l/clock_20k/C0_reg/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: d/s/clock_20k/C0_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d/sg_display/count100k/clock_100k/C0_reg/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: d/v/clock_20k/C0_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dbM_btnC/D1/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dbM_btnC/D2/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: indv/mouseClk/new_clock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: indv/nolabel_line51/first_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: indv/nolabel_line51/second_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: indv/nolabel_line56/Oled_clock/C0_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_audio_unit/sclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line116/debounce_clk/new_clock_reg/Q (HIGH)

 There are 798 register/latch pins with no clock driven by root clock pin: nolabel_line129/oled_clock/C0_reg/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: nolabel_line129/segment_clock/C0_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: team/clock/clk_625mhz_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: team/debounce_clk/new_clock_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: team/sgr/seg_clock/C0_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5279 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.015       -0.015                      1                 2402        0.097        0.000                      0                 2402        4.500        0.000                       0                  1373  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.015       -0.015                      1                 2402        0.097        0.000                      0                 2402        4.500        0.000                       0                  1373  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.015ns,  Total Violation       -0.015ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 nolabel_line129/img_outline/abs_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line129/img_outline/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.879ns  (logic 4.805ns (48.638%)  route 5.074ns (51.362%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.650     5.171    nolabel_line129/img_outline/CLK
    DSP48_X1Y7           DSP48E1                                      r  nolabel_line129/img_outline/abs_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.605 r  nolabel_line129/img_outline/abs_reg/P[9]
                         net (fo=30, routed)          1.095     6.700    nolabel_line129/img_outline/abs_reg_n_96
    SLICE_X52Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.824 r  nolabel_line129/img_outline/red[4]_i_77/O
                         net (fo=2, routed)           0.555     7.379    nolabel_line129/img_outline/red[4]_i_77_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.899 r  nolabel_line129/img_outline/red_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.899    nolabel_line129/img_outline/red_reg[4]_i_32_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.222 r  nolabel_line129/img_outline/red_reg[4]_i_30/O[1]
                         net (fo=3, routed)           0.763     8.985    nolabel_line129/img_outline/red_reg[4]_i_30_n_6
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.306     9.291 r  nolabel_line129/img_outline/red[4]_i_31/O
                         net (fo=2, routed)           0.466     9.756    nolabel_line129/img_outline/red[4]_i_31_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I3_O)        0.124     9.880 r  nolabel_line129/img_outline/red[4]_i_6/O
                         net (fo=2, routed)           0.307    10.187    nolabel_line129/img_outline/red[4]_i_6_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I0_O)        0.124    10.311 r  nolabel_line129/img_outline/red[4]_i_10/O
                         net (fo=1, routed)           0.000    10.311    nolabel_line129/img_outline/red[4]_i_10_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.712 r  nolabel_line129/img_outline/red_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.712    nolabel_line129/img_outline/red_reg[4]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.046 r  nolabel_line129/img_outline/red_reg[4]_i_43/O[1]
                         net (fo=3, routed)           0.507    11.553    nolabel_line129_n_806
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    11.856 r  red[4]_i_89/O
                         net (fo=1, routed)           0.000    11.856    red[4]_i_89_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.257 r  red_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.257    red_reg[4]_i_42_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.591 r  red_reg[4]_i_14/O[1]
                         net (fo=3, routed)           0.621    13.212    nolabel_line129/img_outline/abs_reg_45[1]
    SLICE_X50Y19         LUT4 (Prop_lut4_I2_O)        0.303    13.515 r  nolabel_line129/img_outline/red[4]_i_61/O
                         net (fo=1, routed)           0.000    13.515    nolabel_line129/img_outline/red[4]_i_61_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.048 r  nolabel_line129/img_outline/red_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.048    nolabel_line129/img_outline/red_reg[4]_i_20_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.165 r  nolabel_line129/img_outline/red_reg[4]_i_4/CO[3]
                         net (fo=5, routed)           0.761    14.926    nolabel_line129/img_outline/red_reg[4]_i_4_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I3_O)        0.124    15.050 r  nolabel_line129/img_outline/red[1]_i_1/O
                         net (fo=1, routed)           0.000    15.050    nolabel_line129/img_outline/red[1]_i_1_n_0
    SLICE_X51Y21         FDRE                                         r  nolabel_line129/img_outline/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.440    14.781    nolabel_line129/img_outline/CLK
    SLICE_X51Y21         FDRE                                         r  nolabel_line129/img_outline/red_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X51Y21         FDRE (Setup_fdre_C_D)        0.029    15.035    nolabel_line129/img_outline/red_reg[1]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -15.050    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 nolabel_line129/img_outline/abs_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line129/img_outline/red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.913ns  (logic 4.805ns (48.471%)  route 5.108ns (51.529%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.650     5.171    nolabel_line129/img_outline/CLK
    DSP48_X1Y7           DSP48E1                                      r  nolabel_line129/img_outline/abs_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.605 r  nolabel_line129/img_outline/abs_reg/P[9]
                         net (fo=30, routed)          1.095     6.700    nolabel_line129/img_outline/abs_reg_n_96
    SLICE_X52Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.824 r  nolabel_line129/img_outline/red[4]_i_77/O
                         net (fo=2, routed)           0.555     7.379    nolabel_line129/img_outline/red[4]_i_77_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.899 r  nolabel_line129/img_outline/red_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.899    nolabel_line129/img_outline/red_reg[4]_i_32_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.222 r  nolabel_line129/img_outline/red_reg[4]_i_30/O[1]
                         net (fo=3, routed)           0.763     8.985    nolabel_line129/img_outline/red_reg[4]_i_30_n_6
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.306     9.291 r  nolabel_line129/img_outline/red[4]_i_31/O
                         net (fo=2, routed)           0.466     9.756    nolabel_line129/img_outline/red[4]_i_31_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I3_O)        0.124     9.880 r  nolabel_line129/img_outline/red[4]_i_6/O
                         net (fo=2, routed)           0.307    10.187    nolabel_line129/img_outline/red[4]_i_6_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I0_O)        0.124    10.311 r  nolabel_line129/img_outline/red[4]_i_10/O
                         net (fo=1, routed)           0.000    10.311    nolabel_line129/img_outline/red[4]_i_10_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.712 r  nolabel_line129/img_outline/red_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.712    nolabel_line129/img_outline/red_reg[4]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.046 r  nolabel_line129/img_outline/red_reg[4]_i_43/O[1]
                         net (fo=3, routed)           0.507    11.553    nolabel_line129_n_806
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    11.856 r  red[4]_i_89/O
                         net (fo=1, routed)           0.000    11.856    red[4]_i_89_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.257 r  red_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.257    red_reg[4]_i_42_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.591 r  red_reg[4]_i_14/O[1]
                         net (fo=3, routed)           0.621    13.212    nolabel_line129/img_outline/abs_reg_45[1]
    SLICE_X50Y19         LUT4 (Prop_lut4_I2_O)        0.303    13.515 r  nolabel_line129/img_outline/red[4]_i_61/O
                         net (fo=1, routed)           0.000    13.515    nolabel_line129/img_outline/red[4]_i_61_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.048 r  nolabel_line129/img_outline/red_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.048    nolabel_line129/img_outline/red_reg[4]_i_20_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.165 r  nolabel_line129/img_outline/red_reg[4]_i_4/CO[3]
                         net (fo=5, routed)           0.795    14.960    nolabel_line129/img_outline/red_reg[4]_i_4_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I3_O)        0.124    15.084 r  nolabel_line129/img_outline/red[4]_i_1/O
                         net (fo=1, routed)           0.000    15.084    nolabel_line129/img_outline/red[4]_i_1_n_0
    SLICE_X52Y20         FDRE                                         r  nolabel_line129/img_outline/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.441    14.782    nolabel_line129/img_outline/CLK
    SLICE_X52Y20         FDRE                                         r  nolabel_line129/img_outline/red_reg[4]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y20         FDRE (Setup_fdre_C_D)        0.079    15.086    nolabel_line129/img_outline/red_reg[4]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -15.084    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 nolabel_line129/img_outline/abs_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line129/img_outline/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.903ns  (logic 4.805ns (48.520%)  route 5.098ns (51.480%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.650     5.171    nolabel_line129/img_outline/CLK
    DSP48_X1Y7           DSP48E1                                      r  nolabel_line129/img_outline/abs_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.605 r  nolabel_line129/img_outline/abs_reg/P[9]
                         net (fo=30, routed)          1.095     6.700    nolabel_line129/img_outline/abs_reg_n_96
    SLICE_X52Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.824 r  nolabel_line129/img_outline/red[4]_i_77/O
                         net (fo=2, routed)           0.555     7.379    nolabel_line129/img_outline/red[4]_i_77_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.899 r  nolabel_line129/img_outline/red_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.899    nolabel_line129/img_outline/red_reg[4]_i_32_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.222 r  nolabel_line129/img_outline/red_reg[4]_i_30/O[1]
                         net (fo=3, routed)           0.763     8.985    nolabel_line129/img_outline/red_reg[4]_i_30_n_6
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.306     9.291 r  nolabel_line129/img_outline/red[4]_i_31/O
                         net (fo=2, routed)           0.466     9.756    nolabel_line129/img_outline/red[4]_i_31_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I3_O)        0.124     9.880 r  nolabel_line129/img_outline/red[4]_i_6/O
                         net (fo=2, routed)           0.307    10.187    nolabel_line129/img_outline/red[4]_i_6_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I0_O)        0.124    10.311 r  nolabel_line129/img_outline/red[4]_i_10/O
                         net (fo=1, routed)           0.000    10.311    nolabel_line129/img_outline/red[4]_i_10_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.712 r  nolabel_line129/img_outline/red_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.712    nolabel_line129/img_outline/red_reg[4]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.046 r  nolabel_line129/img_outline/red_reg[4]_i_43/O[1]
                         net (fo=3, routed)           0.507    11.553    nolabel_line129_n_806
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    11.856 r  red[4]_i_89/O
                         net (fo=1, routed)           0.000    11.856    red[4]_i_89_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.257 r  red_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.257    red_reg[4]_i_42_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.591 r  red_reg[4]_i_14/O[1]
                         net (fo=3, routed)           0.621    13.212    nolabel_line129/img_outline/abs_reg_45[1]
    SLICE_X50Y19         LUT4 (Prop_lut4_I2_O)        0.303    13.515 r  nolabel_line129/img_outline/red[4]_i_61/O
                         net (fo=1, routed)           0.000    13.515    nolabel_line129/img_outline/red[4]_i_61_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.048 r  nolabel_line129/img_outline/red_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.048    nolabel_line129/img_outline/red_reg[4]_i_20_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.165 r  nolabel_line129/img_outline/red_reg[4]_i_4/CO[3]
                         net (fo=5, routed)           0.785    14.950    nolabel_line129/img_outline/red_reg[4]_i_4_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I3_O)        0.124    15.074 r  nolabel_line129/img_outline/red[3]_i_1/O
                         net (fo=1, routed)           0.000    15.074    nolabel_line129/img_outline/red[3]_i_1_n_0
    SLICE_X52Y20         FDRE                                         r  nolabel_line129/img_outline/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.441    14.782    nolabel_line129/img_outline/CLK
    SLICE_X52Y20         FDRE                                         r  nolabel_line129/img_outline/red_reg[3]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y20         FDRE (Setup_fdre_C_D)        0.079    15.086    nolabel_line129/img_outline/red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -15.074    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 nolabel_line129/img_outline/abs_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line129/img_outline/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.867ns  (logic 4.805ns (48.698%)  route 5.062ns (51.302%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.650     5.171    nolabel_line129/img_outline/CLK
    DSP48_X1Y7           DSP48E1                                      r  nolabel_line129/img_outline/abs_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.605 r  nolabel_line129/img_outline/abs_reg/P[9]
                         net (fo=30, routed)          1.095     6.700    nolabel_line129/img_outline/abs_reg_n_96
    SLICE_X52Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.824 r  nolabel_line129/img_outline/red[4]_i_77/O
                         net (fo=2, routed)           0.555     7.379    nolabel_line129/img_outline/red[4]_i_77_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.899 r  nolabel_line129/img_outline/red_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.899    nolabel_line129/img_outline/red_reg[4]_i_32_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.222 r  nolabel_line129/img_outline/red_reg[4]_i_30/O[1]
                         net (fo=3, routed)           0.763     8.985    nolabel_line129/img_outline/red_reg[4]_i_30_n_6
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.306     9.291 r  nolabel_line129/img_outline/red[4]_i_31/O
                         net (fo=2, routed)           0.466     9.756    nolabel_line129/img_outline/red[4]_i_31_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I3_O)        0.124     9.880 r  nolabel_line129/img_outline/red[4]_i_6/O
                         net (fo=2, routed)           0.307    10.187    nolabel_line129/img_outline/red[4]_i_6_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I0_O)        0.124    10.311 r  nolabel_line129/img_outline/red[4]_i_10/O
                         net (fo=1, routed)           0.000    10.311    nolabel_line129/img_outline/red[4]_i_10_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.712 r  nolabel_line129/img_outline/red_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.712    nolabel_line129/img_outline/red_reg[4]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.046 r  nolabel_line129/img_outline/red_reg[4]_i_43/O[1]
                         net (fo=3, routed)           0.507    11.553    nolabel_line129_n_806
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    11.856 r  red[4]_i_89/O
                         net (fo=1, routed)           0.000    11.856    red[4]_i_89_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.257 r  red_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.257    red_reg[4]_i_42_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.591 r  red_reg[4]_i_14/O[1]
                         net (fo=3, routed)           0.621    13.212    nolabel_line129/img_outline/abs_reg_45[1]
    SLICE_X50Y19         LUT4 (Prop_lut4_I2_O)        0.303    13.515 r  nolabel_line129/img_outline/red[4]_i_61/O
                         net (fo=1, routed)           0.000    13.515    nolabel_line129/img_outline/red[4]_i_61_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.048 r  nolabel_line129/img_outline/red_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.048    nolabel_line129/img_outline/red_reg[4]_i_20_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.165 r  nolabel_line129/img_outline/red_reg[4]_i_4/CO[3]
                         net (fo=5, routed)           0.749    14.914    nolabel_line129/img_outline/red_reg[4]_i_4_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I3_O)        0.124    15.038 r  nolabel_line129/img_outline/red[2]_i_1/O
                         net (fo=1, routed)           0.000    15.038    nolabel_line129/img_outline/red[2]_i_1_n_0
    SLICE_X52Y20         FDRE                                         r  nolabel_line129/img_outline/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.441    14.782    nolabel_line129/img_outline/CLK
    SLICE_X52Y20         FDRE                                         r  nolabel_line129/img_outline/red_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y20         FDRE (Setup_fdre_C_D)        0.081    15.088    nolabel_line129/img_outline/red_reg[2]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -15.038    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 nolabel_line129/img_outline/abs_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line129/img_outline/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.856ns  (logic 4.805ns (48.752%)  route 5.051ns (51.248%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.650     5.171    nolabel_line129/img_outline/CLK
    DSP48_X1Y7           DSP48E1                                      r  nolabel_line129/img_outline/abs_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.605 r  nolabel_line129/img_outline/abs_reg/P[9]
                         net (fo=30, routed)          1.095     6.700    nolabel_line129/img_outline/abs_reg_n_96
    SLICE_X52Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.824 r  nolabel_line129/img_outline/red[4]_i_77/O
                         net (fo=2, routed)           0.555     7.379    nolabel_line129/img_outline/red[4]_i_77_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.899 r  nolabel_line129/img_outline/red_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.899    nolabel_line129/img_outline/red_reg[4]_i_32_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.222 r  nolabel_line129/img_outline/red_reg[4]_i_30/O[1]
                         net (fo=3, routed)           0.763     8.985    nolabel_line129/img_outline/red_reg[4]_i_30_n_6
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.306     9.291 r  nolabel_line129/img_outline/red[4]_i_31/O
                         net (fo=2, routed)           0.466     9.756    nolabel_line129/img_outline/red[4]_i_31_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I3_O)        0.124     9.880 r  nolabel_line129/img_outline/red[4]_i_6/O
                         net (fo=2, routed)           0.307    10.187    nolabel_line129/img_outline/red[4]_i_6_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I0_O)        0.124    10.311 r  nolabel_line129/img_outline/red[4]_i_10/O
                         net (fo=1, routed)           0.000    10.311    nolabel_line129/img_outline/red[4]_i_10_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.712 r  nolabel_line129/img_outline/red_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.712    nolabel_line129/img_outline/red_reg[4]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.046 r  nolabel_line129/img_outline/red_reg[4]_i_43/O[1]
                         net (fo=3, routed)           0.507    11.553    nolabel_line129_n_806
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    11.856 r  red[4]_i_89/O
                         net (fo=1, routed)           0.000    11.856    red[4]_i_89_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.257 r  red_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.257    red_reg[4]_i_42_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.591 r  red_reg[4]_i_14/O[1]
                         net (fo=3, routed)           0.621    13.212    nolabel_line129/img_outline/abs_reg_45[1]
    SLICE_X50Y19         LUT4 (Prop_lut4_I2_O)        0.303    13.515 r  nolabel_line129/img_outline/red[4]_i_61/O
                         net (fo=1, routed)           0.000    13.515    nolabel_line129/img_outline/red[4]_i_61_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.048 r  nolabel_line129/img_outline/red_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.048    nolabel_line129/img_outline/red_reg[4]_i_20_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.165 r  nolabel_line129/img_outline/red_reg[4]_i_4/CO[3]
                         net (fo=5, routed)           0.738    14.903    nolabel_line129/img_outline/red_reg[4]_i_4_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I3_O)        0.124    15.027 r  nolabel_line129/img_outline/red[0]_i_1__0/O
                         net (fo=1, routed)           0.000    15.027    nolabel_line129/img_outline/red[0]_i_1__0_n_0
    SLICE_X52Y20         FDRE                                         r  nolabel_line129/img_outline/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.441    14.782    nolabel_line129/img_outline/CLK
    SLICE_X52Y20         FDRE                                         r  nolabel_line129/img_outline/red_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y20         FDRE (Setup_fdre_C_D)        0.077    15.084    nolabel_line129/img_outline/red_reg[0]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -15.027    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 Mouse/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line116/nolabel_line69/oled_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.805ns  (logic 2.422ns (27.506%)  route 6.383ns (72.494%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.545     5.066    Mouse/CLK
    SLICE_X15Y69         FDRE                                         r  Mouse/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  Mouse/ypos_reg[8]/Q
                         net (fo=18, routed)          1.032     6.554    Mouse/y_input[8]
    SLICE_X15Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.678 r  Mouse/oled_data2_carry_i_9__0/O
                         net (fo=72, routed)          0.829     7.507    Mouse/canvas_reg[32][25][2]_0[1]
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.631 r  Mouse/oled_data2_carry_i_14__0/O
                         net (fo=60, routed)          0.964     8.595    Mouse/nolabel_line116/conv_y[3]
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.150     8.745 r  Mouse/oled_data2_carry_i_22__0/O
                         net (fo=6, routed)           1.056     9.801    Mouse/oled_data2_carry_i_22__0_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I5_O)        0.328    10.129 r  Mouse/i__carry_i_13__2/O
                         net (fo=5, routed)           0.446    10.574    Mouse/i__carry_i_13__2_n_0
    SLICE_X28Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.698 r  Mouse/canvas[22][0][2]_i_2/O
                         net (fo=98, routed)          0.635    11.333    nolabel_line116/xy_conv/ypos_reg[1][0]
    SLICE_X30Y70         LUT4 (Prop_lut4_I1_O)        0.124    11.457 r  nolabel_line116/xy_conv/i__carry_i_4__2/O
                         net (fo=1, routed)           0.519    11.976    nolabel_line116/nolabel_line69/ypos_reg[2][0]
    SLICE_X31Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.502 r  nolabel_line116/nolabel_line69/oled_data2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.502    nolabel_line116/nolabel_line69/oled_data2_inferred__1/i__carry_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.616 r  nolabel_line116/nolabel_line69/oled_data2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.616    nolabel_line116/nolabel_line69/oled_data2_inferred__1/i__carry__0_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.730 r  nolabel_line116/nolabel_line69/oled_data2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.730    nolabel_line116/nolabel_line69/oled_data2_inferred__1/i__carry__1_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.844 f  nolabel_line116/nolabel_line69/oled_data2_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.903    13.747    Mouse/ypos_reg[2]_0[0]
    SLICE_X30Y69         LUT4 (Prop_lut4_I2_O)        0.124    13.871 r  Mouse/oled_data[15]_i_1__5/O
                         net (fo=1, routed)           0.000    13.871    nolabel_line116/nolabel_line69/xpos_reg[1]_2
    SLICE_X30Y69         FDRE                                         r  nolabel_line116/nolabel_line69/oled_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.424    14.765    nolabel_line116/nolabel_line69/CLK
    SLICE_X30Y69         FDRE                                         r  nolabel_line116/nolabel_line69/oled_data_reg[15]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X30Y69         FDRE (Setup_fdre_C_D)        0.077    15.065    nolabel_line116/nolabel_line69/oled_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -13.871    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 Mouse/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            team/nolabel_line77/oled_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.330ns  (logic 2.113ns (25.367%)  route 6.217ns (74.633%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.552     5.073    Mouse/CLK
    SLICE_X12Y64         FDRE                                         r  Mouse/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  Mouse/xpos_reg[6]/Q
                         net (fo=30, routed)          1.390     6.981    Mouse/x_input[6]
    SLICE_X28Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.105 r  Mouse/i__carry_i_26/O
                         net (fo=4, routed)           0.841     7.946    Mouse/i__carry_i_26_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.070 r  Mouse/i__carry_i_22/O
                         net (fo=4, routed)           0.586     8.655    Mouse/i__carry_i_22_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  Mouse/i__carry_i_15/O
                         net (fo=12, routed)          0.714     9.493    Mouse/i__carry_i_15_n_0
    SLICE_X30Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.617 r  Mouse/i__carry_i_13__0/O
                         net (fo=3, routed)           0.438    10.055    Mouse/i__carry_i_13__0_n_0
    SLICE_X28Y60         LUT2 (Prop_lut2_I1_O)        0.124    10.179 r  Mouse/i__carry_i_9__0/O
                         net (fo=16, routed)          0.542    10.721    Mouse/i__carry_i_9__0_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.845 r  Mouse/i__carry_i_1__1/O
                         net (fo=1, routed)           0.610    11.455    team/nolabel_line77/xpos_reg[5][3]
    SLICE_X29Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.840 r  team/nolabel_line77/oled_data2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.840    team/nolabel_line77/oled_data2_inferred__2/i__carry_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.954 r  team/nolabel_line77/oled_data2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.954    team/nolabel_line77/oled_data2_inferred__2/i__carry__0_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  team/nolabel_line77/oled_data2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.068    team/nolabel_line77/oled_data2_inferred__2/i__carry__1_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  team/nolabel_line77/oled_data2_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           1.096    13.279    Mouse/xpos_reg[5]_0[0]
    SLICE_X30Y58         LUT4 (Prop_lut4_I3_O)        0.124    13.403 r  Mouse/oled_data[15]_i_1__2/O
                         net (fo=1, routed)           0.000    13.403    team/nolabel_line77/xpos_reg[9]_0
    SLICE_X30Y58         FDRE                                         r  team/nolabel_line77/oled_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.434    14.775    team/nolabel_line77/CLK
    SLICE_X30Y58         FDRE                                         r  team/nolabel_line77/oled_data_reg[15]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X30Y58         FDRE (Setup_fdre_C_D)        0.077    15.075    team/nolabel_line77/oled_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -13.403    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 nolabel_line129/img_outline/abs_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line129/img_outline/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 2.010ns (27.200%)  route 5.380ns (72.800%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.650     5.171    nolabel_line129/img_outline/CLK
    DSP48_X1Y7           DSP48E1                                      r  nolabel_line129/img_outline/abs_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     5.605 r  nolabel_line129/img_outline/abs_reg/P[11]
                         net (fo=32, routed)          1.460     7.065    nolabel_line129/img_outline/abs_reg_n_94
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.150     7.215 r  nolabel_line129/img_outline/blue[4]_i_11/O
                         net (fo=1, routed)           0.433     7.648    nolabel_line129/img_outline/blue[4]_i_11_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I1_O)        0.326     7.974 r  nolabel_line129/img_outline/blue[4]_i_7/O
                         net (fo=3, routed)           0.510     8.485    nolabel_line129/img_outline/blue[4]_i_7_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.609 r  nolabel_line129/img_outline/blue[4]_i_5/O
                         net (fo=3, routed)           0.860     9.469    nolabel_line129/img_outline/blue[4]_i_5_n_0
    SLICE_X54Y21         LUT3 (Prop_lut3_I2_O)        0.150     9.619 r  nolabel_line129/img_outline/blue[4]_i_2/O
                         net (fo=1, routed)           0.698    10.316    nolabel_line129/img_outline/blue[4]_i_2_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.328    10.644 r  nolabel_line129/img_outline/blue[4]_i_1/O
                         net (fo=4, routed)           0.743    11.387    nolabel_line129/img_outline/p_0_in[4]
    SLICE_X52Y22         LUT3 (Prop_lut3_I2_O)        0.150    11.537 r  nolabel_line129/img_outline/blue[1]_i_2/O
                         net (fo=1, routed)           0.286    11.823    nolabel_line129/img_outline/blue[1]_i_2_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.348    12.171 r  nolabel_line129/img_outline/blue[1]_i_1/O
                         net (fo=2, routed)           0.390    12.560    nolabel_line129/img_outline/p_0_in[1]
    SLICE_X53Y22         FDRE                                         r  nolabel_line129/img_outline/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.438    14.779    nolabel_line129/img_outline/CLK
    SLICE_X53Y22         FDRE                                         r  nolabel_line129/img_outline/blue_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X53Y22         FDRE (Setup_fdre_C_D)       -0.067    14.937    nolabel_line129/img_outline/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 indv/aud_in_indv/peak_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            indv/aud_in_indv/seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 2.107ns (29.567%)  route 5.019ns (70.433%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.625     5.146    indv/aud_in_indv/CLK
    SLICE_X59Y30         FDRE                                         r  indv/aud_in_indv/peak_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  indv/aud_in_indv/peak_reg[0]/Q
                         net (fo=4, routed)           0.830     6.432    indv/aud_in_indv/Q[0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I2_O)        0.124     6.556 r  indv/aud_in_indv/peak[11]_i_29/O
                         net (fo=1, routed)           0.000     6.556    my_audio_unit/peak_reg[7]_3[0]
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.069 r  my_audio_unit/peak_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    my_audio_unit/peak_reg[11]_i_14_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.226 r  my_audio_unit/peak_reg[11]_i_6/CO[1]
                         net (fo=41, routed)          1.009     8.235    my_audio_unit/peak_reg[10]_0[0]
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.332     8.567 f  my_audio_unit/peak[10]_i_1/O
                         net (fo=5, routed)           1.037     9.604    indv/aud_in_indv/D[10]
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.728 r  indv/aud_in_indv/seg[5]_i_17/O
                         net (fo=1, routed)           0.582    10.310    my_audio_unit/peak_reg[9]_0
    SLICE_X61Y34         LUT5 (Prop_lut5_I2_O)        0.124    10.434 f  my_audio_unit/seg[5]_i_6/O
                         net (fo=3, routed)           0.573    11.007    my_audio_unit/seg[5]_i_6_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.131 r  my_audio_unit/led[1]_i_3/O
                         net (fo=3, routed)           0.600    11.731    my_audio_unit/seg_reg[2]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.153    11.884 r  my_audio_unit/seg[2]_i_1/O
                         net (fo=1, routed)           0.388    12.273    indv/aud_in_indv/seg_reg[2]_0
    SLICE_X58Y33         FDRE                                         r  indv/aud_in_indv/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.511    14.852    indv/aud_in_indv/CLK
    SLICE_X58Y33         FDRE                                         r  indv/aud_in_indv/seg_reg[2]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)       -0.250    14.841    indv/aud_in_indv/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 nolabel_line129/img_outline/abs_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line129/img_outline/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 2.134ns (29.235%)  route 5.165ns (70.765%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.650     5.171    nolabel_line129/img_outline/CLK
    DSP48_X1Y7           DSP48E1                                      r  nolabel_line129/img_outline/abs_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     5.605 r  nolabel_line129/img_outline/abs_reg/P[11]
                         net (fo=32, routed)          1.460     7.065    nolabel_line129/img_outline/abs_reg_n_94
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.150     7.215 r  nolabel_line129/img_outline/blue[4]_i_11/O
                         net (fo=1, routed)           0.433     7.648    nolabel_line129/img_outline/blue[4]_i_11_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I1_O)        0.326     7.974 r  nolabel_line129/img_outline/blue[4]_i_7/O
                         net (fo=3, routed)           0.510     8.485    nolabel_line129/img_outline/blue[4]_i_7_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.609 r  nolabel_line129/img_outline/blue[4]_i_5/O
                         net (fo=3, routed)           0.860     9.469    nolabel_line129/img_outline/blue[4]_i_5_n_0
    SLICE_X54Y21         LUT3 (Prop_lut3_I2_O)        0.150     9.619 r  nolabel_line129/img_outline/blue[4]_i_2/O
                         net (fo=1, routed)           0.698    10.316    nolabel_line129/img_outline/blue[4]_i_2_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.328    10.644 r  nolabel_line129/img_outline/blue[4]_i_1/O
                         net (fo=4, routed)           0.743    11.387    nolabel_line129/img_outline/p_0_in[4]
    SLICE_X52Y22         LUT3 (Prop_lut3_I2_O)        0.150    11.537 r  nolabel_line129/img_outline/blue[1]_i_2/O
                         net (fo=1, routed)           0.286    11.823    nolabel_line129/img_outline/blue[1]_i_2_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.348    12.171 r  nolabel_line129/img_outline/blue[1]_i_1/O
                         net (fo=2, routed)           0.176    12.346    nolabel_line129/img_outline/p_0_in[1]
    SLICE_X52Y22         LUT6 (Prop_lut6_I5_O)        0.124    12.470 r  nolabel_line129/img_outline/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    12.470    nolabel_line129/img_outline/p_0_in[0]
    SLICE_X52Y22         FDRE                                         r  nolabel_line129/img_outline/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.438    14.779    nolabel_line129/img_outline/CLK
    SLICE_X52Y22         FDRE                                         r  nolabel_line129/img_outline/blue_reg[0]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X52Y22         FDRE (Setup_fdre_C_D)        0.077    15.081    nolabel_line129/img_outline/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -12.470    
  -------------------------------------------------------------------
                         slack                                  2.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 unc2/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unc2/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.567     1.450    unc2/CLK
    SLICE_X54Y49         FDRE                                         r  unc2/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  unc2/COUNT_reg[14]/Q
                         net (fo=3, routed)           0.127     1.741    unc2/COUNT_reg[14]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  unc2/COUNT_reg[12]_i_1__22/CO[3]
                         net (fo=1, routed)           0.001     1.897    unc2/COUNT_reg[12]_i_1__22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.950 r  unc2/COUNT_reg[16]_i_1__22/O[0]
                         net (fo=1, routed)           0.000     1.950    unc2/COUNT_reg[16]_i_1__22_n_7
    SLICE_X54Y50         FDRE                                         r  unc2/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.835     1.963    unc2/CLK
    SLICE_X54Y50         FDRE                                         r  unc2/COUNT_reg[16]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    unc2/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 team/sgr/sound_clock/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            team/sgr/sound_clock/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.569     1.452    team/sgr/sound_clock/CLK
    SLICE_X56Y49         FDRE                                         r  team/sgr/sound_clock/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  team/sgr/sound_clock/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.127     1.743    team/sgr/sound_clock/COUNT_reg[18]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.899 r  team/sgr/sound_clock/COUNT_reg[16]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.899    team/sgr/sound_clock/COUNT_reg[16]_i_1__8_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.952 r  team/sgr/sound_clock/COUNT_reg[20]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.952    team/sgr/sound_clock/COUNT_reg[20]_i_1__8_n_7
    SLICE_X56Y50         FDRE                                         r  team/sgr/sound_clock/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.835     1.963    team/sgr/sound_clock/CLK
    SLICE_X56Y50         FDRE                                         r  team/sgr/sound_clock/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    team/sgr/sound_clock/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 unc0/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unc0/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.373ns (72.941%)  route 0.138ns (27.059%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.565     1.448    unc0/CLK
    SLICE_X46Y49         FDRE                                         r  unc0/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  unc0/COUNT_reg[6]/Q
                         net (fo=3, routed)           0.138     1.750    unc0/COUNT_reg[6]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.906 r  unc0/COUNT_reg[4]_i_1__20/CO[3]
                         net (fo=1, routed)           0.001     1.907    unc0/COUNT_reg[4]_i_1__20_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.960 r  unc0/COUNT_reg[8]_i_1__20/O[0]
                         net (fo=1, routed)           0.000     1.960    unc0/COUNT_reg[8]_i_1__20_n_7
    SLICE_X46Y50         FDRE                                         r  unc0/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.833     1.960    unc0/CLK
    SLICE_X46Y50         FDRE                                         r  unc0/COUNT_reg[8]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.850    unc0/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 unc2/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unc2/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.567     1.450    unc2/CLK
    SLICE_X54Y49         FDRE                                         r  unc2/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  unc2/COUNT_reg[14]/Q
                         net (fo=3, routed)           0.127     1.741    unc2/COUNT_reg[14]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  unc2/COUNT_reg[12]_i_1__22/CO[3]
                         net (fo=1, routed)           0.001     1.897    unc2/COUNT_reg[12]_i_1__22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.963 r  unc2/COUNT_reg[16]_i_1__22/O[2]
                         net (fo=1, routed)           0.000     1.963    unc2/COUNT_reg[16]_i_1__22_n_5
    SLICE_X54Y50         FDRE                                         r  unc2/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.835     1.963    unc2/CLK
    SLICE_X54Y50         FDRE                                         r  unc2/COUNT_reg[18]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    unc2/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 team/sgr/sound_clock/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            team/sgr/sound_clock/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.569     1.452    team/sgr/sound_clock/CLK
    SLICE_X56Y49         FDRE                                         r  team/sgr/sound_clock/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  team/sgr/sound_clock/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.127     1.743    team/sgr/sound_clock/COUNT_reg[18]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.899 r  team/sgr/sound_clock/COUNT_reg[16]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.899    team/sgr/sound_clock/COUNT_reg[16]_i_1__8_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.965 r  team/sgr/sound_clock/COUNT_reg[20]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     1.965    team/sgr/sound_clock/COUNT_reg[20]_i_1__8_n_5
    SLICE_X56Y50         FDRE                                         r  team/sgr/sound_clock/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.835     1.963    team/sgr/sound_clock/CLK
    SLICE_X56Y50         FDRE                                         r  team/sgr/sound_clock/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    team/sgr/sound_clock/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 d/l/clock_20k/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/l/clock_20k/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.355ns (73.219%)  route 0.130ns (26.781%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.564     1.447    d/l/clock_20k/CLK
    SLICE_X31Y49         FDRE                                         r  d/l/clock_20k/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d/l/clock_20k/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.129     1.717    d/l/clock_20k/COUNT_reg[15]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.877 r  d/l/clock_20k/COUNT_reg[12]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     1.878    d/l/clock_20k/COUNT_reg[12]_i_1__15_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.932 r  d/l/clock_20k/COUNT_reg[16]_i_1__15/O[0]
                         net (fo=1, routed)           0.000     1.932    d/l/clock_20k/COUNT_reg[16]_i_1__15_n_7
    SLICE_X31Y50         FDRE                                         r  d/l/clock_20k/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.830     1.958    d/l/clock_20k/CLK
    SLICE_X31Y50         FDRE                                         r  d/l/clock_20k/COUNT_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    d/l/clock_20k/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 unc0/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unc0/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.386ns (73.611%)  route 0.138ns (26.389%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.565     1.448    unc0/CLK
    SLICE_X46Y49         FDRE                                         r  unc0/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  unc0/COUNT_reg[6]/Q
                         net (fo=3, routed)           0.138     1.750    unc0/COUNT_reg[6]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.906 r  unc0/COUNT_reg[4]_i_1__20/CO[3]
                         net (fo=1, routed)           0.001     1.907    unc0/COUNT_reg[4]_i_1__20_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.973 r  unc0/COUNT_reg[8]_i_1__20/O[2]
                         net (fo=1, routed)           0.000     1.973    unc0/COUNT_reg[8]_i_1__20_n_5
    SLICE_X46Y50         FDRE                                         r  unc0/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.833     1.960    unc0/CLK
    SLICE_X46Y50         FDRE                                         r  unc0/COUNT_reg[10]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.850    unc0/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 unlock_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unlock_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.355ns (71.592%)  route 0.141ns (28.408%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.565     1.448    CLOCK_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  unlock_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  unlock_counter_reg[16]/Q
                         net (fo=4, routed)           0.140     1.729    unlock_counter_reg_n_0_[16]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.889 r  unlock_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.890    unlock_counter_reg[16]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.944 r  unlock_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    data0[17]
    SLICE_X45Y50         FDRE                                         r  unlock_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.833     1.960    CLOCK_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  unlock_counter_reg[17]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    unlock_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 d/l/clock_20k/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/l/clock_20k/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.366ns (73.813%)  route 0.130ns (26.187%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.564     1.447    d/l/clock_20k/CLK
    SLICE_X31Y49         FDRE                                         r  d/l/clock_20k/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d/l/clock_20k/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.129     1.717    d/l/clock_20k/COUNT_reg[15]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.877 r  d/l/clock_20k/COUNT_reg[12]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     1.878    d/l/clock_20k/COUNT_reg[12]_i_1__15_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.943 r  d/l/clock_20k/COUNT_reg[16]_i_1__15/O[2]
                         net (fo=1, routed)           0.000     1.943    d/l/clock_20k/COUNT_reg[16]_i_1__15_n_5
    SLICE_X31Y50         FDRE                                         r  d/l/clock_20k/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.830     1.958    d/l/clock_20k/CLK
    SLICE_X31Y50         FDRE                                         r  d/l/clock_20k/COUNT_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    d/l/clock_20k/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Mouse/Inst_Ps2Interface/delay_20us_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse/Inst_Ps2Interface/delay_20us_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.581     1.464    Mouse/Inst_Ps2Interface/CLK
    SLICE_X3Y76          FDRE                                         r  Mouse/Inst_Ps2Interface/delay_20us_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Mouse/Inst_Ps2Interface/delay_20us_count_reg[7]/Q
                         net (fo=5, routed)           0.076     1.681    Mouse/Inst_Ps2Interface/delay_20us_count_reg__0[7]
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.045     1.726 r  Mouse/Inst_Ps2Interface/delay_20us_count[10]_i_3/O
                         net (fo=1, routed)           0.000     1.726    Mouse/Inst_Ps2Interface/plusOp__0[10]
    SLICE_X2Y76          FDRE                                         r  Mouse/Inst_Ps2Interface/delay_20us_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.848     1.976    Mouse/Inst_Ps2Interface/CLK
    SLICE_X2Y76          FDRE                                         r  Mouse/Inst_Ps2Interface/delay_20us_count_reg[10]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.121     1.598    Mouse/Inst_Ps2Interface/delay_20us_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y7     nolabel_line129/img_outline/abs_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y6     nolabel_line129/img_outline/hor_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y67    Mouse/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y67    Mouse/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y67    Mouse/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y67    Mouse/FSM_onehot_state_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y67    Mouse/FSM_onehot_state_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y67    Mouse/FSM_onehot_state_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y67    Mouse/FSM_onehot_state_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y47   d/l/clock_20k/C0_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y46   d/l/clock_20k/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y48   d/l/clock_20k/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y48   d/l/clock_20k/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y49   d/l/clock_20k/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y49   d/l/clock_20k/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y49   d/l/clock_20k/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y49   d/l/clock_20k/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y46   d/l/clock_20k/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y46   d/l/clock_20k/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y69    Mouse/FSM_onehot_state_reg[17]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X3Y68    Mouse/FSM_onehot_state_reg[18]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X3Y68    Mouse/FSM_onehot_state_reg[19]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y67    Mouse/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X3Y68    Mouse/FSM_onehot_state_reg[20]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X3Y68    Mouse/FSM_onehot_state_reg[21]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y68    Mouse/FSM_onehot_state_reg[22]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y68    Mouse/FSM_onehot_state_reg[23]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y68    Mouse/FSM_onehot_state_reg[24]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y68    Mouse/FSM_onehot_state_reg[25]/C



