read_sverilog ./rtl_src/alu.sv
compile
report_timing
report_area
write list alu-gate.list
write -format verilog -hierarchy -output alu.gate.v
quit
