#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1238af0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x124ca20 .scope module, "tb" "tb" 3 107;
 .timescale -12 -12;
L_0x1236c10 .functor NOT 1, L_0x12965e0, C4<0>, C4<0>, C4<0>;
L_0x1236ed0 .functor XOR 1, L_0x1296290, L_0x1296330, C4<0>, C4<0>;
L_0x1237650 .functor XOR 1, L_0x1236ed0, L_0x1296470, C4<0>, C4<0>;
v0x1285080_0 .net *"_ivl_10", 0 0, L_0x1296470;  1 drivers
v0x1285180_0 .net *"_ivl_12", 0 0, L_0x1237650;  1 drivers
v0x1285260_0 .net *"_ivl_2", 0 0, L_0x12961f0;  1 drivers
v0x1285320_0 .net *"_ivl_4", 0 0, L_0x1296290;  1 drivers
v0x1285400_0 .net *"_ivl_6", 0 0, L_0x1296330;  1 drivers
v0x1285530_0 .net *"_ivl_8", 0 0, L_0x1236ed0;  1 drivers
v0x1285610_0 .var "clk", 0 0;
v0x12856b0_0 .net "data", 0 0, v0x1284200_0;  1 drivers
v0x1285750_0 .net "reset", 0 0, v0x12842a0_0;  1 drivers
v0x1285880_0 .net "start_shifting_dut", 0 0, v0x1284bf0_0;  1 drivers
v0x1285920_0 .net "start_shifting_ref", 0 0, L_0x1296060;  1 drivers
v0x12859c0_0 .var/2u "stats1", 159 0;
v0x1285a60_0 .var/2u "strobe", 0 0;
v0x1285b20_0 .net "tb_match", 0 0, L_0x12965e0;  1 drivers
v0x1285bc0_0 .net "tb_mismatch", 0 0, L_0x1236c10;  1 drivers
v0x1285c60_0 .net "wavedrom_enable", 0 0, v0x1284430_0;  1 drivers
v0x1285d30_0 .net "wavedrom_title", 511 0, v0x12844d0_0;  1 drivers
L_0x12961f0 .concat [ 1 0 0 0], L_0x1296060;
L_0x1296290 .concat [ 1 0 0 0], L_0x1296060;
L_0x1296330 .concat [ 1 0 0 0], v0x1284bf0_0;
L_0x1296470 .concat [ 1 0 0 0], L_0x1296060;
L_0x12965e0 .cmp/eeq 1, L_0x12961f0, L_0x1237650;
S_0x124cbb0 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x124ca20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "data";
    .port_info 3 /OUTPUT 1 "start_shifting";
P_0x12558e0 .param/l "Done" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x1255920 .param/l "S" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1255960 .param/l "S1" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x12559a0 .param/l "S11" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x12559e0 .param/l "S110" 0 3 10, +C4<00000000000000000000000000000011>;
v0x123abd0_0 .net *"_ivl_0", 31 0, L_0x1295e60;  1 drivers
L_0x7f48b1fb1060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1236a40_0 .net *"_ivl_3", 28 0, L_0x7f48b1fb1060;  1 drivers
L_0x7f48b1fb10a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1236ce0_0 .net/2u *"_ivl_4", 31 0, L_0x7f48b1fb10a8;  1 drivers
v0x1236fa0_0 .net "clk", 0 0, v0x1285610_0;  1 drivers
v0x12377a0_0 .net "data", 0 0, v0x1284200_0;  alias, 1 drivers
v0x1237c60_0 .var "next", 2 0;
v0x123b5a0_0 .net "reset", 0 0, v0x12842a0_0;  alias, 1 drivers
v0x1282e70_0 .net "start_shifting", 0 0, L_0x1296060;  alias, 1 drivers
v0x1282f30_0 .var "state", 2 0;
E_0x1249410 .event posedge, v0x1236fa0_0;
E_0x12498c0 .event anyedge, v0x1282f30_0, v0x12377a0_0;
L_0x1295e60 .concat [ 3 29 0 0], v0x1282f30_0, L_0x7f48b1fb1060;
L_0x1296060 .cmp/eq 32, L_0x1295e60, L_0x7f48b1fb10a8;
S_0x1283120 .scope module, "stim1" "stimulus_gen" 3 143, 3 34 0, S_0x124ca20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "data";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
v0x1284080_0 .net "clk", 0 0, v0x1285610_0;  alias, 1 drivers
L_0x7f48b1fb1018 .functor BUFT 1, C4<1110110011>, C4<0>, C4<0>, C4<0>;
v0x1284140_0 .net "d", 0 9, L_0x7f48b1fb1018;  1 drivers
v0x1284200_0 .var "data", 0 0;
v0x12842a0_0 .var "reset", 0 0;
v0x1284340_0 .net "tb_match", 0 0, L_0x12965e0;  alias, 1 drivers
v0x1284430_0 .var "wavedrom_enable", 0 0;
v0x12844d0_0 .var "wavedrom_title", 511 0;
E_0x122e9f0/0 .event negedge, v0x1236fa0_0;
E_0x122e9f0/1 .event posedge, v0x1236fa0_0;
E_0x122e9f0 .event/or E_0x122e9f0/0, E_0x122e9f0/1;
S_0x12833c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 93, 3 93 0, S_0x1283120;
 .timescale -12 -12;
v0x12835c0_0 .var/2s "i", 31 0;
S_0x12836c0 .scope task, "reset_test" "reset_test" 3 42, 3 42 0, S_0x1283120;
 .timescale -12 -12;
v0x12838e0_0 .var/2u "arfail", 0 0;
v0x12839c0_0 .var "async", 0 0;
v0x1283a80_0 .var/2u "datafail", 0 0;
v0x1283b20_0 .var/2u "srfail", 0 0;
E_0x1264ed0 .event negedge, v0x1236fa0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1249410;
    %wait E_0x1249410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12842a0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1249410;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1264ed0;
    %load/vec4 v0x1284340_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1283a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12842a0_0, 0;
    %wait E_0x1249410;
    %load/vec4 v0x1284340_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x12838e0_0, 0, 1;
    %wait E_0x1249410;
    %load/vec4 v0x1284340_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1283b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12842a0_0, 0;
    %load/vec4 v0x1283b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 56 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x12838e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x12839c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1283a80_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x12839c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 58 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1283be0 .scope task, "wavedrom_start" "wavedrom_start" 3 69, 3 69 0, S_0x1283120;
 .timescale -12 -12;
v0x1283dc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1283ea0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 72, 3 72 0, S_0x1283120;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1284650 .scope module, "top_module1" "top_module" 3 154, 4 1 0, S_0x124ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "data";
    .port_info 3 /OUTPUT 1 "start_shifting";
v0x12848e0_0 .net "clk", 0 0, v0x1285610_0;  alias, 1 drivers
v0x12849f0_0 .net "data", 0 0, v0x1284200_0;  alias, 1 drivers
v0x1284b00_0 .net "reset", 0 0, v0x12842a0_0;  alias, 1 drivers
v0x1284bf0_0 .var "start_shifting", 0 0;
v0x1284c90_0 .var "state", 3 0;
E_0x124a3d0 .event posedge, v0x123b5a0_0, v0x1236fa0_0;
S_0x1284e20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 162, 3 162 0, S_0x124ca20;
 .timescale -12 -12;
E_0x1285000 .event anyedge, v0x1285a60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1285a60_0;
    %nor/r;
    %assign/vec4 v0x1285a60_0, 0;
    %wait E_0x1285000;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1283120;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12842a0_0, 0;
    %wait E_0x1249410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12842a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1284200_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1249410;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1284200_0, 0;
    %wait E_0x1249410;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1284200_0, 0;
    %wait E_0x1249410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1284200_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x12839c0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x12836c0;
    %join;
    %fork t_1, S_0x12833c0;
    %jmp t_0;
    .scope S_0x12833c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12835c0_0, 0, 32;
T_4.2 ; Top of for-loop 
    %load/vec4 v0x12835c0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.3, 5;
    %wait E_0x1249410;
    %load/vec4 v0x1284140_0;
    %pushi/vec4 9, 0, 34;
    %load/vec4 v0x12835c0_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %assign/vec4 v0x1284200_0, 0;
T_4.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12835c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x12835c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ; for-loop exit label
    %end;
    .scope S_0x1283120;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1283ea0;
    %join;
    %pushi/vec4 600, 0, 32;
T_4.5 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.6, 5;
    %jmp/1 T_4.6, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x122e9f0;
    %vpi_func 3 98 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x12842a0_0, 0;
    %vpi_func 3 99 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1284200_0, 0;
    %jmp T_4.5;
T_4.6 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 102 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x124cbb0;
T_5 ;
Ewait_0 .event/or E_0x12498c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1282f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x12377a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %pad/s 3;
    %store/vec4 v0x1237c60_0, 0, 3;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x12377a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %pad/s 3;
    %store/vec4 v0x1237c60_0, 0, 3;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x12377a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %pad/s 3;
    %store/vec4 v0x1237c60_0, 0, 3;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x12377a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %pad/s 3;
    %store/vec4 v0x1237c60_0, 0, 3;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1237c60_0, 0, 3;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x124cbb0;
T_6 ;
    %wait E_0x1249410;
    %load/vec4 v0x123b5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1282f30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1237c60_0;
    %assign/vec4 v0x1282f30_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1284650;
T_7 ;
    %wait E_0x124a3d0;
    %load/vec4 v0x1284b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1284c90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1284c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1284c90_0, 0;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x12849f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1284c90_0, 0;
T_7.8 ;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x12849f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1284c90_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x12849f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1284c90_0, 0;
T_7.12 ;
T_7.11 ;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x12849f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x1284c90_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x12849f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1284c90_0, 0;
T_7.16 ;
T_7.15 ;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x12849f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1284c90_0, 0;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0x12849f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1284c90_0, 0;
T_7.20 ;
T_7.19 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1284650;
T_8 ;
    %wait E_0x124a3d0;
    %load/vec4 v0x1284b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1284bf0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1284c90_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1284bf0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1284bf0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x124ca20;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1285610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1285a60_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x124ca20;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x1285610_0;
    %inv;
    %store/vec4 v0x1285610_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x124ca20;
T_11 ;
    %vpi_call/w 3 135 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 136 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1284080_0, v0x1285bc0_0, v0x1285610_0, v0x1285750_0, v0x12856b0_0, v0x1285920_0, v0x1285880_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x124ca20;
T_12 ;
    %load/vec4 v0x12859c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x12859c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12859c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 171 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "start_shifting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 172 "$display", "Hint: Output '%s' has no mismatches.", "start_shifting" {0 0 0};
T_12.1 ;
    %load/vec4 v0x12859c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12859c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 174 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 175 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12859c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12859c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 176 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x124ca20;
T_13 ;
    %wait E_0x122e9f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12859c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12859c0_0, 4, 32;
    %load/vec4 v0x1285b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x12859c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 187 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12859c0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12859c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12859c0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x1285920_0;
    %load/vec4 v0x1285920_0;
    %load/vec4 v0x1285880_0;
    %xor;
    %load/vec4 v0x1285920_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x12859c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 191 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12859c0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x12859c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12859c0_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmseq/review2015_fsmseq_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/review2015_fsmseq/iter3/response0/top_module.sv";
