*******************************************
PASS: The output matches the golden output!
*******************************************
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 921600
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sobel_top glbl -Oenable_linking_all_libraries -prj sobel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s sobel 
Multi-threading is on. Using 30 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel_sparsemux_7_2_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_sparsemux_7_2_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/AESL_axi_s_dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel_LineBuffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_LineBuffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/AESL_axi_slave_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel_sparsemux_5_2_2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_sparsemux_5_2_2_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/AESL_axi_s_src.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_src
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sobel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_CTRL_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel_sobel_Pipeline_VITIS_LOOP_88_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_sobel_Pipeline_VITIS_LOOP_88_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel_sobel_Pipeline_VITIS_LOOP_118_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_sobel_Pipeline_VITIS_LOOP_118_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/AESL_deadlock_idx2_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx2_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.sobel_LineBuffer_RAM_AUTO_1R1W
Compiling module xil_defaultlib.sobel_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.sobel_sobel_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.sobel_sparsemux_7_2_8_1_1(din0_W...
Compiling module xil_defaultlib.sobel_sobel_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.sobel_CTRL_s_axi
Compiling module xil_defaultlib.sobel_sparsemux_5_2_2_1_1(din0_W...
Compiling module xil_defaultlib.sobel_regslice_both
Compiling module xil_defaultlib.sobel_regslice_both(DataWidth=1)
Compiling module xil_defaultlib.sobel
Compiling module xil_defaultlib.fifo(DEPTH=921600)
Compiling module xil_defaultlib.fifo(DEPTH=921600,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_src
Compiling module xil_defaultlib.AESL_axi_s_dst
Compiling module xil_defaultlib.AESL_axi_slave_CTRL
Compiling module xil_defaultlib.AESL_deadlock_idx2_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=10)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_sobel_top
Compiling module work.glbl
Built simulation snapshot sobel

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Oct 11 17:26:14 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/sobel/xsim_script.tcl
# xsim {sobel} -autoloadwcfg -tclbatch {sobel.tcl}
Time resolution is 1 ps
source sobel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "9322905000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 9322965 ns : File "/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/sim/verilog/sobel.autotb.v" Line 412
run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:10 . Memory (MB): peak = 1328.562 ; gain = 0.000 ; free physical = 10503 ; free virtual = 16527
## quit
INFO: xsimkernel Simulation Memory Usage: 498904 KB (Peak: 530668 KB), Simulation CPU Usage: 11180 ms
INFO: [Common 17-206] Exiting xsim at Sat Oct 11 17:26:28 2025...
*******************************************
PASS: The output matches the golden output!
*******************************************
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 921600
