-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                al3515@EEWS104A-002                                 
-- Generated date:              Tue Mar 08 14:47:56 +0000 2016                      

Solution Settings: addition.v1
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/../addition_source/addition.cpp
      $PROJECT_HOME/../addition_source/addition.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/../addition_source/addition.h
      $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/../addition_source/tb_addition.cpp
      $PROJECT_HOME/../addition_source/addition.h
        $MGC_HOME/shared/include/ac_int.h
      $MGC_HOME/shared/include/mc_scverify.h
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /addition/core                      33       5          5            0  1          
    Design Total:                       33       5          5            0  1          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /addition/core           
    
  I/O Data Ranges
    Port          Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ------------- ---- -------- --------- --------- ------- -------- --------
    input_a:rsc.z IN   Unsigned         8                                     
    input_b:rsc.z IN   Unsigned         8                                     
    clk           IN   Unsigned         1                                     
    en            IN   Unsigned         1                                     
    arst_n        IN   Unsigned         1                                     
    output:rsc.z  OUT  Unsigned        40                                     
    
  Memory Resources
    Resource Name: /addition/input_a:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 8
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /addition/input_a     0:7 00000000-00000000 (0-0) 
      
    Resource Name: /addition/input_b:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 8
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /addition/input_b     0:7 00000000-00000000 (0-0) 
      
    Resource Name: /addition/output:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 40
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable         Indices Phys Memory Address     
      ---------------- ------- -----------------------
      /addition/output    0:39 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process        Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    -------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /addition/core main               Infinite       2            5  100.00 ns            1          
    
  Loop Execution Profile
    Process        Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------- ---------------- ------------ -------------------------- ----------------- --------
    /addition/core main                       5                      100.00                5           
    
  End of Report
