module mux2x1(X, A, S);

	input [3:0]A;
	input [1:0]S
	output X;
	
	wire T1, T2, T3, T4;
	
	nand Nand0(T1, A[0], S[0], S[1]);
	nand Nand1(T2, A[1], S[0], S[1]);
	nand Nand2(T3, A[2], S[0], S[1]);
	nand Nand3(T4, A[3], S[0], S[1]);
	
	nand Nand4(X, T1, T2, T3, T4);
	
endmodule 