NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v4.sv","mvau_stream_tb_v4.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v4.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[260,0,3,"Module","Module"],[261,0,4,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[262,0,3,"Signals","Signals"],[263,0,5,"aresetn","aresetn"],[264,0,5,"rready","rready"],[265,0,5,"wready","wready"],[266,0,5,"wmem_wready","wmem_wready"],[267,0,5,"in_v","in_v"],[268,0,5,"in_wgt_v","in_wgt_v"],[269,0,5,"weights","weights"],[270,0,5,"in_wgt_packed","in_wgt_packed"],[271,0,5,"in_wgt_um","in_wgt_um"],[272,0,5,"in_mat","in_mat"],[273,0,5,"in_act","in_act"],[274,0,5,"mvau_beh","mvau_beh"],[275,0,5,"out_v","out_v"],[276,0,5,"out","out"],[277,0,5,"out_packed","out_packed"],[278,0,5,"test_count","test_count"],[279,0,5,"latency","latency"],[280,0,5,"sim_start","sim_start"],[281,0,5,"do_comp","do_comp"],[282,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[283,0,0,"CLK_GEN","CLK_GEN"],[284,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[285,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[286,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[287,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[288,0,2,"CALC_LATENCY","CALC_LATENCY"],[289,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[290,0,1,"Input Ready","Input_Ready"]]);