###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID caddy12)
#  Generated on:      Fri Mar 13 19:31:37 2020
#  Design:            Conv
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   output_serial_rsc_dat[13]                                           
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_13_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                10.000
- Arrival Time                  1.050
= Slack Time                    8.950
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.033 |       |  -0.532 |    8.418 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |    8.426 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |    8.479 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |    8.506 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |    8.561 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |    8.570 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |    8.623 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |    8.637 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |    8.703 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |    8.711 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |    8.781 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |    8.792 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |    8.831 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |    8.831 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    8.892 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.039 | 0.011 |  -0.047 |    8.903 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.031 | 0.067 |   0.020 |    8.969 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.031 | 0.002 |   0.021 |    8.971 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.035 | 0.069 |   0.091 |    9.040 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.035 | 0.000 |   0.091 |    9.041 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.029 | 0.058 |   0.149 |    9.099 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.029 | 0.001 |   0.149 |    9.099 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_13 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q ^   | DFFR_X2       | 0.133 | 0.248 |   0.398 |    9.347 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_13 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.779 | 0.652 |   1.050 |   10.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   output_serial_rsc_dat[8]                                            
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_8_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                10.000
- Arrival Time                  1.049
= Slack Time                    8.951
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.033 |       |  -0.532 |    8.419 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |    8.427 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |    8.481 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |    8.507 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |    8.562 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |    8.572 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |    8.625 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |    8.638 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |    8.705 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |    8.712 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |    8.782 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |    8.793 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |    8.832 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |    8.832 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    8.893 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.039 | 0.011 |  -0.047 |    8.904 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.031 | 0.067 |   0.020 |    8.971 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.031 | 0.002 |   0.021 |    8.972 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.035 | 0.069 |   0.091 |    9.042 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.035 | 0.000 |   0.091 |    9.042 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.029 | 0.058 |   0.149 |    9.100 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.029 | 0.001 |   0.149 |    9.100 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_8_ |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q ^   | DFFR_X2       | 0.132 | 0.248 |   0.398 |    9.349 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_8_ |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.778 | 0.651 |   1.049 |   10.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   output_serial_rsc_dat[15]                                           
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_15_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                10.000
- Arrival Time                  1.047
= Slack Time                    8.953
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.033 |       |  -0.532 |    8.421 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |    8.429 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |    8.482 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |    8.509 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |    8.564 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |    8.573 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |    8.626 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |    8.640 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |    8.706 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |    8.714 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |    8.784 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |    8.795 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |    8.833 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |    8.833 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    8.895 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.039 | 0.011 |  -0.047 |    8.906 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.031 | 0.067 |   0.020 |    8.972 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.031 | 0.002 |   0.021 |    8.974 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.035 | 0.069 |   0.091 |    9.043 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.035 | 0.000 |   0.091 |    9.044 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.029 | 0.058 |   0.149 |    9.102 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.029 | 0.001 |   0.150 |    9.103 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_15 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q ^   | DFFR_X2       | 0.132 | 0.248 |   0.398 |    9.351 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_15 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.775 | 0.649 |   1.047 |   10.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   output_serial_rsc_dat[5]                                            
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_5_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                10.000
- Arrival Time                  1.045
= Slack Time                    8.955
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.033 |       |  -0.532 |    8.423 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |    8.432 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |    8.485 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |    8.511 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |    8.566 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |    8.576 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |    8.629 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |    8.643 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |    8.709 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |    8.716 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |    8.786 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |    8.798 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |    8.836 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |    8.836 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    8.897 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.039 | 0.011 |  -0.047 |    8.908 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.031 | 0.067 |   0.020 |    8.975 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.031 | 0.002 |   0.021 |    8.977 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.035 | 0.069 |   0.091 |    9.046 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.035 | 0.000 |   0.091 |    9.046 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.029 | 0.058 |   0.149 |    9.104 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.029 | 0.001 |   0.150 |    9.105 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_5_ |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q ^   | DFFR_X2       | 0.132 | 0.248 |   0.398 |    9.353 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_5_ |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.773 | 0.647 |   1.045 |   10.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   output_serial_rsc_dat[10]                                           
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_10_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                10.000
- Arrival Time                  1.044
= Slack Time                    8.956
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.033 |       |  -0.532 |    8.423 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |    8.432 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |    8.485 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |    8.511 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |    8.567 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |    8.576 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |    8.629 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |    8.643 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |    8.709 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |    8.717 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |    8.787 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |    8.798 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |    8.836 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |    8.836 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    8.898 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.039 | 0.011 |  -0.047 |    8.909 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.031 | 0.067 |   0.020 |    8.975 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.031 | 0.002 |   0.021 |    8.977 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.035 | 0.069 |   0.091 |    9.046 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.035 | 0.000 |   0.091 |    9.047 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.029 | 0.058 |   0.149 |    9.105 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.029 | 0.001 |   0.150 |    9.106 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_10 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q ^   | DFFR_X2       | 0.132 | 0.248 |   0.398 |    9.353 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_10 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.772 | 0.647 |   1.044 |   10.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   output_serial_rsc_dat[9]                                            
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_9_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                10.000
- Arrival Time                  1.044
= Slack Time                    8.956
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.033 |       |  -0.532 |    8.424 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |    8.432 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |    8.485 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |    8.512 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |    8.567 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |    8.576 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |    8.629 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |    8.643 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |    8.709 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |    8.717 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |    8.787 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |    8.798 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |    8.836 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |    8.836 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    8.898 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.039 | 0.011 |  -0.047 |    8.909 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.031 | 0.067 |   0.020 |    8.975 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.031 | 0.002 |   0.021 |    8.977 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.035 | 0.069 |   0.091 |    9.046 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.035 | 0.000 |   0.091 |    9.047 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.029 | 0.058 |   0.149 |    9.105 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.029 | 0.001 |   0.150 |    9.106 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_9_ |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q ^   | DFFR_X2       | 0.132 | 0.248 |   0.398 |    9.353 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_9_ |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.772 | 0.647 |   1.044 |   10.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   output_serial_rsc_dat[11]                                           
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_11_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                10.000
- Arrival Time                  1.044
= Slack Time                    8.956
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.033 |       |  -0.532 |    8.424 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |    8.433 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |    8.486 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |    8.512 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |    8.568 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |    8.577 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |    8.630 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |    8.644 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |    8.710 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |    8.718 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |    8.787 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |    8.799 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |    8.837 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |    8.837 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    8.898 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.039 | 0.011 |  -0.047 |    8.909 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.031 | 0.067 |   0.020 |    8.976 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.031 | 0.002 |   0.021 |    8.978 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.035 | 0.069 |   0.091 |    9.047 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.035 | 0.000 |   0.091 |    9.047 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.029 | 0.058 |   0.149 |    9.105 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.029 | 0.001 |   0.150 |    9.106 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_11 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q ^   | DFFR_X2       | 0.132 | 0.248 |   0.397 |    9.354 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_11 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.772 | 0.646 |   1.044 |   10.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   output_serial_rsc_dat[12]                                           
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_12_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                10.000
- Arrival Time                  1.043
= Slack Time                    8.957
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.033 |       |  -0.532 |    8.425 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |    8.434 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |    8.487 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |    8.513 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |    8.568 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |    8.578 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |    8.631 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |    8.645 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |    8.711 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |    8.719 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |    8.788 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |    8.800 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |    8.838 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |    8.838 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    8.899 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.039 | 0.011 |  -0.047 |    8.910 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.031 | 0.067 |   0.020 |    8.977 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.031 | 0.002 |   0.021 |    8.979 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.035 | 0.069 |   0.091 |    9.048 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.035 | 0.000 |   0.091 |    9.048 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.029 | 0.058 |   0.149 |    9.106 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.029 | 0.001 |   0.150 |    9.107 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_12 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q ^   | DFFR_X2       | 0.132 | 0.248 |   0.398 |    9.355 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_12 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.770 | 0.645 |   1.043 |   10.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   output_serial_rsc_dat[7]                                            
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_7_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                10.000
- Arrival Time                  1.042
= Slack Time                    8.958
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.033 |       |  -0.532 |    8.426 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |    8.434 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |    8.487 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |    8.514 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |    8.569 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |    8.579 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |    8.631 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |    8.645 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |    8.711 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |    8.719 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |    8.789 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |    8.800 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |    8.839 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |    8.839 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    8.900 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.039 | 0.011 |  -0.047 |    8.911 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.031 | 0.067 |   0.020 |    8.977 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.031 | 0.002 |   0.021 |    8.979 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.035 | 0.069 |   0.091 |    9.048 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.035 | 0.000 |   0.091 |    9.049 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.029 | 0.058 |   0.149 |    9.107 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.029 | 0.001 |   0.150 |    9.108 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_7_ |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q ^   | DFFR_X2       | 0.132 | 0.247 |   0.398 |    9.355 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_7_ |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.769 | 0.645 |   1.042 |   10.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   output_serial_rsc_dat[4]                                            
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_4_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                10.000
- Arrival Time                  1.041
= Slack Time                    8.959
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.033 |       |  -0.532 |    8.426 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |    8.435 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |    8.488 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |    8.514 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |    8.570 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |    8.579 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |    8.632 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |    8.646 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |    8.712 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |    8.720 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |    8.790 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |    8.801 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |    8.839 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |    8.839 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    8.901 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.039 | 0.011 |  -0.047 |    8.912 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.031 | 0.067 |   0.020 |    8.978 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.031 | 0.002 |   0.021 |    8.980 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.035 | 0.069 |   0.091 |    9.049 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.035 | 0.000 |   0.091 |    9.049 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.029 | 0.058 |   0.149 |    9.107 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.029 | 0.001 |   0.150 |    9.108 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_4_ |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q ^   | DFFR_X2       | 0.132 | 0.247 |   0.397 |    9.356 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_4_ |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.769 | 0.644 |   1.041 |   10.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   output_serial_rsc_dat[3]                                            
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_3_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                10.000
- Arrival Time                  1.041
= Slack Time                    8.959
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.033 |       |  -0.532 |    8.427 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |    8.435 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |    8.488 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |    8.515 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |    8.570 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |    8.579 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |    8.632 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |    8.646 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |    8.712 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |    8.720 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |    8.790 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |    8.801 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |    8.839 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |    8.839 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    8.901 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.039 | 0.011 |  -0.047 |    8.912 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.031 | 0.067 |   0.020 |    8.978 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.031 | 0.002 |   0.021 |    8.980 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.035 | 0.069 |   0.091 |    9.049 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.035 | 0.000 |   0.091 |    9.050 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.029 | 0.058 |   0.149 |    9.108 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.029 | 0.001 |   0.150 |    9.109 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_3_ |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q ^   | DFFR_X2       | 0.132 | 0.247 |   0.398 |    9.356 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_3_ |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.768 | 0.644 |   1.041 |   10.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   output_serial_rsc_dat[2]                                            
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_2_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                10.000
- Arrival Time                  1.040
= Slack Time                    8.960
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.033 |       |  -0.532 |    8.428 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |    8.436 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |    8.489 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |    8.516 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |    8.571 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |    8.580 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |    8.633 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |    8.647 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |    8.713 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |    8.721 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |    8.791 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |    8.802 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |    8.840 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |    8.841 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    8.902 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.039 | 0.011 |  -0.047 |    8.913 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.031 | 0.067 |   0.020 |    8.979 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.031 | 0.002 |   0.021 |    8.981 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.035 | 0.069 |   0.091 |    9.050 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.035 | 0.000 |   0.091 |    9.051 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.029 | 0.058 |   0.149 |    9.109 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.029 | 0.001 |   0.150 |    9.110 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_2_ |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q ^   | DFFR_X2       | 0.132 | 0.247 |   0.398 |    9.357 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_2_ |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.767 | 0.643 |   1.040 |   10.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   output_serial_rsc_dat[14]                                           
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_14_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                10.000
- Arrival Time                  1.039
= Slack Time                    8.961
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.033 |       |  -0.532 |    8.429 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |    8.437 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |    8.490 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |    8.517 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |    8.572 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |    8.581 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |    8.634 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |    8.648 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |    8.714 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |    8.722 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |    8.792 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |    8.803 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |    8.842 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |    8.842 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    8.903 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.039 | 0.011 |  -0.047 |    8.914 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.031 | 0.067 |   0.020 |    8.980 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.031 | 0.002 |   0.021 |    8.982 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.035 | 0.069 |   0.091 |    9.051 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.035 | 0.000 |   0.091 |    9.052 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.029 | 0.058 |   0.149 |    9.110 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.029 | 0.001 |   0.150 |    9.111 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_14 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q ^   | DFFR_X2       | 0.132 | 0.247 |   0.397 |    9.358 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_14 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.766 | 0.642 |   1.039 |   10.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   output_serial_rsc_dat[1]                                            
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_1_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                10.000
- Arrival Time                  1.039
= Slack Time                    8.961
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.033 |       |  -0.532 |    8.429 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |    8.437 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |    8.491 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |    8.517 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |    8.572 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |    8.582 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |    8.635 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |    8.648 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |    8.715 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |    8.722 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |    8.792 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |    8.803 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |    8.842 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |    8.842 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    8.903 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.039 | 0.011 |  -0.047 |    8.914 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.031 | 0.067 |   0.020 |    8.981 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.031 | 0.002 |   0.021 |    8.982 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.035 | 0.069 |   0.091 |    9.052 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.035 | 0.000 |   0.091 |    9.052 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.029 | 0.058 |   0.149 |    9.110 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.029 | 0.001 |   0.150 |    9.111 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_1_ |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q ^   | DFFR_X2       | 0.132 | 0.247 |   0.397 |    9.358 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_1_ |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.766 | 0.642 |   1.039 |   10.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   output_serial_rsc_dat[0]                                            
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                10.000
- Arrival Time                  1.038
= Slack Time                    8.962
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.033 |       |  -0.532 |    8.430 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |    8.439 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |    8.492 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |    8.518 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |    8.573 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |    8.583 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |    8.636 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |    8.649 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |    8.716 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |    8.723 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |    8.793 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |    8.804 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |    8.843 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |    8.843 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    8.904 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.039 | 0.011 |  -0.047 |    8.915 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.031 | 0.067 |   0.020 |    8.982 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.031 | 0.002 |   0.021 |    8.984 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.035 | 0.069 |   0.091 |    9.053 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.035 | 0.000 |   0.091 |    9.053 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.029 | 0.058 |   0.149 |    9.111 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.029 | 0.001 |   0.150 |    9.112 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_0_ |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q ^   | DFFR_X2       | 0.132 | 0.247 |   0.397 |    9.359 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_0_ |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.765 | 0.641 |   1.038 |   10.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   output_serial_rsc_dat[6]                                            
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_6_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                10.000
- Arrival Time                  1.037
= Slack Time                    8.963
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.033 |       |  -0.532 |    8.430 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |    8.439 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |    8.492 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |    8.518 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |    8.574 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |    8.583 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |    8.636 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |    8.650 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |    8.716 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |    8.724 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |    8.794 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |    8.805 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |    8.843 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |    8.843 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    8.905 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.039 | 0.011 |  -0.047 |    8.916 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.031 | 0.067 |   0.020 |    8.982 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.031 | 0.002 |   0.021 |    8.984 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.035 | 0.069 |   0.091 |    9.053 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.035 | 0.000 |   0.091 |    9.054 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.029 | 0.058 |   0.149 |    9.112 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.029 | 0.001 |   0.150 |    9.113 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_6_ |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q ^   | DFFR_X2       | 0.132 | 0.247 |   0.397 |    9.360 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_6_ |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.764 | 0.640 |   1.037 |   10.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   paramsIn_rsc_rdy                                                    
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: paramsDeserializer_1/ParamsDeserializer_run_inst/ParamsDeserializer_
run_inputChannel_rsci_inst/ParamsDeserializer_run_inputChannel_rsci_
inputChannel_wait_dp_inst/inputChannel_rsci_bcwt_reg/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                10.000
- Arrival Time                  0.684
= Slack Time                    9.316
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                    | clk ^        |           | 0.033 |       |  -0.532 |    8.784 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3 | 0.033 | 0.009 |  -0.524 |    8.792 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3 | 0.029 | 0.053 |  -0.470 |    8.845 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2 | 0.040 | 0.026 |  -0.444 |    8.872 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2 | 0.028 | 0.055 |  -0.389 |    8.927 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2 | 0.029 | 0.009 |  -0.379 |    8.936 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2 | 0.030 | 0.053 |  -0.326 |    8.989 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2 | 0.033 | 0.014 |  -0.313 |    9.003 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2 | 0.038 | 0.066 |  -0.246 |    9.069 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3 | 0.038 | 0.008 |  -0.239 |    9.077 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3 | 0.037 | 0.070 |  -0.169 |    9.147 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2 | 0.037 | 0.001 |  -0.169 |    9.147 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2 | 0.030 | 0.057 |  -0.112 |    9.204 | 
     | CTS_ccl_buf_01173                                  |              | CLKBUF_X2 | 0.030 | 0.000 |  -0.112 |    9.204 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^   | CLKBUF_X2 | 0.026 | 0.055 |  -0.057 |    9.259 | 
     | CTS_ccl_a_buf_01114                                |              | CLKBUF_X2 | 0.026 | 0.002 |  -0.055 |    9.261 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^   | CLKBUF_X2 | 0.033 | 0.060 |   0.006 |    9.321 | 
     | CTS_ccl_a_buf_00941                                |              | CLKBUF_X2 | 0.033 | 0.003 |   0.009 |    9.324 | 
     | CTS_ccl_a_buf_00941                                | A ^ -> Z ^   | CLKBUF_X2 | 0.034 | 0.066 |   0.074 |    9.390 | 
     | CTS_ccl_a_buf_00046                                |              | CLKBUF_X2 | 0.034 | 0.001 |   0.075 |    9.391 | 
     | CTS_ccl_a_buf_00046                                | A ^ -> Z ^   | CLKBUF_X2 | 0.032 | 0.064 |   0.139 |    9.454 | 
     | paramsDeserializer_1/ParamsDeserializer_run_inst/P |              | DFFR_X1   | 0.032 | 0.002 |   0.141 |    9.457 | 
     | aramsDeserializer_run_inputChannel_rsci_inst/Param |              |           |       |       |         |          | 
     | sDeserializer_run_inputChannel_rsci_inputChannel_w |              |           |       |       |         |          | 
     | ait_dp_inst/inputChannel_rsci_bcwt_reg             |              |           |       |       |         |          | 
     | paramsDeserializer_1/ParamsDeserializer_run_inst/P | CK ^ -> Q ^  | DFFR_X1   | 0.111 | 0.208 |   0.350 |    9.665 | 
     | aramsDeserializer_run_inputChannel_rsci_inst/Param |              |           |       |       |         |          | 
     | sDeserializer_run_inputChannel_rsci_inputChannel_w |              |           |       |       |         |          | 
     | ait_dp_inst/inputChannel_rsci_bcwt_reg             |              |           |       |       |         |          | 
     | paramsDeserializer_1/ParamsDeserializer_run_inst/P |              | NOR2_X1   | 0.111 | 0.001 |   0.351 |    9.667 | 
     | aramsDeserializer_run_inputChannel_rsci_inst/Param |              |           |       |       |         |          | 
     | sDeserializer_run_inputChannel_rsci_inputChannel_w |              |           |       |       |         |          | 
     | ait_ctrl_inst/U2                                   |              |           |       |       |         |          | 
     | paramsDeserializer_1/ParamsDeserializer_run_inst/P | A1 ^ -> ZN v | NOR2_X1   | 0.021 | 0.005 |   0.356 |    9.671 | 
     | aramsDeserializer_run_inputChannel_rsci_inst/Param |              |           |       |       |         |          | 
     | sDeserializer_run_inputChannel_rsci_inputChannel_w |              |           |       |       |         |          | 
     | ait_ctrl_inst/U2                                   |              |           |       |       |         |          | 
     | paramsDeserializer_1/ParamsDeserializer_run_inst/P |              | CLKBUF_X2 | 0.021 | 0.000 |   0.356 |    9.671 | 
     | aramsDeserializer_run_inputChannel_rsci_inst/Param |              |           |       |       |         |          | 
     | sDeserializer_run_inputChannel_rsci_inputChannel_w |              |           |       |       |         |          | 
     | ait_ctrl_inst/FE_OFC134_paramsIn_rsc_rdy           |              |           |       |       |         |          | 
     | paramsDeserializer_1/ParamsDeserializer_run_inst/P | A v -> Z v   | CLKBUF_X2 | 0.057 | 0.063 |   0.419 |    9.735 | 
     | aramsDeserializer_run_inputChannel_rsci_inst/Param |              |           |       |       |         |          | 
     | sDeserializer_run_inputChannel_rsci_inputChannel_w |              |           |       |       |         |          | 
     | ait_ctrl_inst/FE_OFC134_paramsIn_rsc_rdy           |              |           |       |       |         |          | 
     | FE_OFC135_paramsIn_rsc_rdy                         |              | CLKBUF_X2 | 0.083 | 0.065 |   0.484 |    9.800 | 
     | FE_OFC135_paramsIn_rsc_rdy                         | A v -> Z v   | CLKBUF_X2 | 0.047 | 0.075 |   0.559 |    9.875 | 
     |                                                    |              | Conv      | 0.132 | 0.125 |   0.684 |   10.000 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   weight_serial_rsc_rdy                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/
weightDoubleBufferWriter/WeightDoubleBufferWriter_384_16_16_run_inst/reg_din_
rsci_irdy_run_psct_cse_reg/Q (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                10.000
- Arrival Time                  0.667
= Slack Time                    9.333
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.033 |       |  -0.532 |    8.801 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |    8.810 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |    8.863 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |    8.889 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |    8.945 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |    8.954 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |    9.007 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |    9.021 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |    9.087 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |    9.095 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |    9.164 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |    9.165 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |    9.221 | 
     | CTS_ccl_buf_01174                                  |               | CLKBUF_X2     | 0.032 | 0.012 |  -0.100 |    9.233 | 
     | CTS_ccl_buf_01174                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.033 | 0.063 |  -0.037 |    9.296 | 
     | CTS_ccl_a_buf_01149                                |               | CLKBUF_X1     | 0.033 | 0.001 |  -0.036 |    9.297 | 
     | CTS_ccl_a_buf_01149                                | A ^ -> Z ^    | CLKBUF_X1     | 0.021 | 0.054 |   0.018 |    9.351 | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |               | CLKBUF_X2     | 0.021 | 0.000 |   0.018 |    9.352 | 
     | ruct_inst/CTS_ccl_a_buf_01130                      |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.056 |   0.074 |    9.408 | 
     | ruct_inst/CTS_ccl_a_buf_01130                      |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |               | CLKBUF_X2     | 0.030 | 0.002 |   0.076 |    9.410 | 
     | ruct_inst/CTS_ccl_a_buf_00827                      |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | A ^ -> Z ^    | CLKBUF_X2     | 0.023 | 0.053 |   0.130 |    9.463 | 
     | ruct_inst/CTS_ccl_a_buf_00827                      |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |               | CLKGATETST_X4 | 0.023 | 0.001 |   0.131 |    9.464 | 
     | ruct_inst/weightDoubleBufferWriter/WeightDoubleBuf |               |               |       |       |         |          | 
     | ferWriter_384_16_16_run_inst/clk_gate_while_while_ |               |               |       |       |         |          | 
     | for_for_oc0_idx_3_0_sva_2_0_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | CK ^ -> GCK ^ | CLKGATETST_X4 | 0.037 | 0.063 |   0.193 |    9.527 | 
     | ruct_inst/weightDoubleBufferWriter/WeightDoubleBuf |               |               |       |       |         |          | 
     | ferWriter_384_16_16_run_inst/clk_gate_while_while_ |               |               |       |       |         |          | 
     | for_for_oc0_idx_3_0_sva_2_0_reg/latch_clone        |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |               | DFFR_X1       | 0.037 | 0.004 |   0.197 |    9.530 | 
     | ruct_inst/weightDoubleBufferWriter/WeightDoubleBuf |               |               |       |       |         |          | 
     | ferWriter_384_16_16_run_inst/reg_din_rsci_irdy_run |               |               |       |       |         |          | 
     | _psct_cse_reg                                      |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | CK ^ -> Q ^   | DFFR_X1       | 0.016 | 0.119 |   0.316 |    9.650 | 
     | ruct_inst/weightDoubleBufferWriter/WeightDoubleBuf |               |               |       |       |         |          | 
     | ferWriter_384_16_16_run_inst/reg_din_rsci_irdy_run |               |               |       |       |         |          | 
     | _psct_cse_reg                                      |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |               | INV_X1        | 0.016 | 0.000 |   0.316 |    9.650 | 
     | ruct_inst/weightDoubleBufferWriter/WeightDoubleBuf |               |               |       |       |         |          | 
     | ferWriter_384_16_16_run_inst/WeightDoubleBufferWri |               |               |       |       |         |          | 
     | ter_384_16_16_run_din_rsci_inst/WeightDoubleBuffer |               |               |       |       |         |          | 
     | Writer_384_16_16_run_din_rsci_din_wait_ctrl_inst/U |               |               |       |       |         |          | 
     | 1                                                  |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | A ^ -> ZN v   | INV_X1        | 0.006 | 0.009 |   0.325 |    9.659 | 
     | ruct_inst/weightDoubleBufferWriter/WeightDoubleBuf |               |               |       |       |         |          | 
     | ferWriter_384_16_16_run_inst/WeightDoubleBufferWri |               |               |       |       |         |          | 
     | ter_384_16_16_run_din_rsci_inst/WeightDoubleBuffer |               |               |       |       |         |          | 
     | Writer_384_16_16_run_din_rsci_din_wait_ctrl_inst/U |               |               |       |       |         |          | 
     | 1                                                  |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |               | NOR2_X1       | 0.006 | 0.000 |   0.325 |    9.659 | 
     | ruct_inst/weightDoubleBufferWriter/WeightDoubleBuf |               |               |       |       |         |          | 
     | ferWriter_384_16_16_run_inst/WeightDoubleBufferWri |               |               |       |       |         |          | 
     | ter_384_16_16_run_din_rsci_inst/WeightDoubleBuffer |               |               |       |       |         |          | 
     | Writer_384_16_16_run_din_rsci_din_wait_ctrl_inst/U |               |               |       |       |         |          | 
     | 2                                                  |               |               |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | A2 v -> ZN ^  | NOR2_X1       | 0.060 | 0.078 |   0.404 |    9.737 | 
     | ruct_inst/weightDoubleBufferWriter/WeightDoubleBuf |               |               |       |       |         |          | 
     | ferWriter_384_16_16_run_inst/WeightDoubleBufferWri |               |               |       |       |         |          | 
     | ter_384_16_16_run_din_rsci_inst/WeightDoubleBuffer |               |               |       |       |         |          | 
     | Writer_384_16_16_run_din_rsci_din_wait_ctrl_inst/U |               |               |       |       |         |          | 
     | 2                                                  |               |               |       |       |         |          | 
     | FE_OFC1801_weight_serial_rsc_rdy                   |               | CLKBUF_X1     | 0.060 | 0.002 |   0.405 |    9.739 | 
     | FE_OFC1801_weight_serial_rsc_rdy                   | A ^ -> Z ^    | CLKBUF_X1     | 0.069 | 0.114 |   0.519 |    9.852 | 
     | FE_OFC1802_weight_serial_rsc_rdy                   |               | CLKBUF_X2     | 0.070 | 0.008 |   0.528 |    9.861 | 
     | FE_OFC1802_weight_serial_rsc_rdy                   | A ^ -> Z ^    | CLKBUF_X2     | 0.063 | 0.078 |   0.606 |    9.939 | 
     |                                                    |               | Conv          | 0.084 | 0.061 |   0.667 |   10.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   input_serial_rsc_rdy                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/
inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/reg_din_rsci_
irdy_run_psct_cse_reg/Q (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                10.000
- Arrival Time                  0.586
= Slack Time                    9.414
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.033 |       |  -0.532 |    8.882 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |    8.891 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |    8.944 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |    8.970 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |    9.025 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |    9.035 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |    9.088 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |    9.101 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |    9.168 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |    9.175 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |    9.245 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.037 | 0.001 |  -0.169 |    9.246 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.057 |  -0.112 |    9.302 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.030 | 0.000 |  -0.112 |    9.303 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.026 | 0.055 |  -0.057 |    9.358 | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | CLKBUF_X3     | 0.026 | 0.002 |  -0.054 |    9.360 | 
     | ct_inst/CTS_ccl_a_buf_01147                        |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^    | CLKBUF_X3     | 0.025 | 0.050 |  -0.004 |    9.410 | 
     | ct_inst/CTS_ccl_a_buf_01147                        |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | CLKBUF_X1     | 0.029 | 0.014 |   0.010 |    9.425 | 
     | ct_inst/CTS_ccl_a_buf_01116                        |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^    | CLKBUF_X1     | 0.032 | 0.065 |   0.075 |    9.490 | 
     | ct_inst/CTS_ccl_a_buf_01116                        |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | CLKBUF_X3     | 0.032 | 0.000 |   0.076 |    9.490 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |               |               |       |       |         |          | 
     | riter_512_16_16_run_inst/CTS_ccl_a_buf_00841       |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^    | CLKBUF_X3     | 0.024 | 0.058 |   0.134 |    9.548 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |               |               |       |       |         |          | 
     | riter_512_16_16_run_inst/CTS_ccl_a_buf_00841       |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | CLKGATETST_X8 | 0.024 | 0.001 |   0.135 |    9.549 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |               |               |       |       |         |          | 
     | riter_512_16_16_run_inst/clk_gate_while_while_for_ |               |               |       |       |         |          | 
     | for_ic0_idx_3_0_sva_2_0_reg/latch                  |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | CK ^ -> GCK ^ | CLKGATETST_X8 | 0.022 | 0.047 |   0.182 |    9.596 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |               |               |       |       |         |          | 
     | riter_512_16_16_run_inst/clk_gate_while_while_for_ |               |               |       |       |         |          | 
     | for_ic0_idx_3_0_sva_2_0_reg/latch                  |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | DFFR_X1       | 0.022 | 0.001 |   0.183 |    9.597 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |               |               |       |       |         |          | 
     | riter_512_16_16_run_inst/reg_din_rsci_irdy_run_psc |               |               |       |       |         |          | 
     | t_cse_reg                                          |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | CK ^ -> Q ^   | DFFR_X1       | 0.012 | 0.111 |   0.294 |    9.708 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |               |               |       |       |         |          | 
     | riter_512_16_16_run_inst/reg_din_rsci_irdy_run_psc |               |               |       |       |         |          | 
     | t_cse_reg                                          |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | INV_X1        | 0.012 | 0.000 |   0.294 |    9.708 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |               |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |               |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_inst/InputDoubleBufferWriter |               |               |       |       |         |          | 
     | _512_16_16_run_din_rsci_din_wait_ctrl_inst/U1      |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> ZN v   | INV_X1        | 0.005 | 0.008 |   0.302 |    9.716 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |               |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |               |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_inst/InputDoubleBufferWriter |               |               |       |       |         |          | 
     | _512_16_16_run_din_rsci_din_wait_ctrl_inst/U1      |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | NOR2_X1       | 0.005 | 0.000 |   0.302 |    9.716 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |               |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |               |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_inst/InputDoubleBufferWriter |               |               |       |       |         |          | 
     | _512_16_16_run_din_rsci_din_wait_ctrl_inst/U2      |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A2 v -> ZN ^  | NOR2_X1       | 0.015 | 0.026 |   0.328 |    9.742 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |               |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |               |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_inst/InputDoubleBufferWriter |               |               |       |       |         |          | 
     | _512_16_16_run_din_rsci_din_wait_ctrl_inst/U2      |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |               | CLKBUF_X2     | 0.015 | 0.000 |   0.328 |    9.742 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |               |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |               |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_inst/InputDoubleBufferWriter |               |               |       |       |         |          | 
     | _512_16_16_run_din_rsci_din_wait_ctrl_inst/FE_OFC1 |               |               |       |       |         |          | 
     | 799_input_serial_rsc_rdy                           |               |               |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^    | CLKBUF_X2     | 0.061 | 0.073 |   0.400 |    9.814 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |               |               |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |               |               |       |       |         |          | 
     | 12_16_16_run_din_rsci_inst/InputDoubleBufferWriter |               |               |       |       |         |          | 
     | _512_16_16_run_din_rsci_din_wait_ctrl_inst/FE_OFC1 |               |               |       |       |         |          | 
     | 799_input_serial_rsc_rdy                           |               |               |       |       |         |          | 
     | FE_OFC1800_input_serial_rsc_rdy                    |               | CLKBUF_X2     | 0.065 | 0.029 |   0.429 |    9.844 | 
     | FE_OFC1800_input_serial_rsc_rdy                    | A ^ -> Z ^    | CLKBUF_X2     | 0.060 | 0.073 |   0.503 |    9.917 | 
     |                                                    |               | Conv          | 0.099 | 0.083 |   0.586 |   10.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   output_serial_rsc_vld                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
reg_serialOutChannel_rsci_ivld_run_psct_cse_reg/Q (^) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
= Required Time                10.000
- Arrival Time                  0.539
= Slack Time                    9.461
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.532
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.033 |       |  -0.532 |    8.929 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.033 | 0.009 |  -0.524 |    8.937 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.029 | 0.053 |  -0.470 |    8.990 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.040 | 0.026 |  -0.444 |    9.017 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.028 | 0.055 |  -0.389 |    9.072 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.029 | 0.009 |  -0.379 |    9.081 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.030 | 0.053 |  -0.326 |    9.134 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.033 | 0.014 |  -0.313 |    9.148 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.038 | 0.066 |  -0.246 |    9.214 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.038 | 0.008 |  -0.239 |    9.222 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.037 | 0.070 |  -0.169 |    9.292 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.038 | 0.011 |  -0.158 |    9.303 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.008 | 0.038 |  -0.119 |    9.342 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.008 | 0.000 |  -0.119 |    9.342 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.038 | 0.061 |  -0.058 |    9.403 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.039 | 0.011 |  -0.047 |    9.414 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.031 | 0.067 |   0.020 |    9.480 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.031 | 0.002 |   0.021 |    9.482 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.035 | 0.069 |   0.091 |    9.551 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X1 | 0.035 | 0.000 |   0.091 |    9.552 | 
     | TYPE_16_run_inst/clk_gate_for_i_4_0_sva_1_3_0_reg/ |               |               |       |       |         |          | 
     | latch                                              |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X1 | 0.020 | 0.049 |   0.140 |    9.601 | 
     | TYPE_16_run_inst/clk_gate_for_i_4_0_sva_1_3_0_reg/ |               |               |       |       |         |          | 
     | latch                                              |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X1       | 0.020 | 0.000 |   0.141 |    9.601 | 
     | TYPE_16_run_inst/reg_serialOutChannel_rsci_ivld_ru |               |               |       |       |         |          | 
     | n_psct_cse_reg                                     |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q ^   | DFFR_X1       | 0.027 | 0.131 |   0.271 |    9.732 | 
     | TYPE_16_run_inst/reg_serialOutChannel_rsci_ivld_ru |               |               |       |       |         |          | 
     | n_psct_cse_reg                                     |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | INV_X1        | 0.027 | 0.001 |   0.272 |    9.733 | 
     | TYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_OD |               |               |       |       |         |          | 
     | TYPE_16_run_serialOutChannel_rsci_inst/Serializer_ |               |               |       |       |         |          | 
     | PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel |               |               |       |       |         |          | 
     | _rsci_serialOutChannel_wait_ctrl_inst/U1           |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> ZN v   | INV_X1        | 0.009 | 0.014 |   0.286 |    9.747 | 
     | TYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_OD |               |               |       |       |         |          | 
     | TYPE_16_run_serialOutChannel_rsci_inst/Serializer_ |               |               |       |       |         |          | 
     | PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel |               |               |       |       |         |          | 
     | _rsci_serialOutChannel_wait_ctrl_inst/U1           |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | NOR2_X2       | 0.009 | 0.000 |   0.286 |    9.747 | 
     | TYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_OD |               |               |       |       |         |          | 
     | TYPE_16_run_serialOutChannel_rsci_inst/Serializer_ |               |               |       |       |         |          | 
     | PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel |               |               |       |       |         |          | 
     | _rsci_serialOutChannel_wait_ctrl_inst/U2           |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A2 v -> ZN ^  | NOR2_X2       | 0.073 | 0.079 |   0.366 |    9.826 | 
     | TYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_OD |               |               |       |       |         |          | 
     | TYPE_16_run_serialOutChannel_rsci_inst/Serializer_ |               |               |       |       |         |          | 
     | PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel |               |               |       |       |         |          | 
     | _rsci_serialOutChannel_wait_ctrl_inst/U2           |               |               |       |       |         |          | 
     | FE_OFC131_output_serial_rsc_vld                    |               | CLKBUF_X2     | 0.074 | 0.018 |   0.384 |    9.844 | 
     | FE_OFC131_output_serial_rsc_vld                    | A ^ -> Z ^    | CLKBUF_X2     | 0.053 | 0.068 |   0.452 |    9.912 | 
     |                                                    |               | Conv          | 0.102 | 0.088 |   0.539 |   10.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

